Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar 14 16:38:13 2024
| Host         : StaaBuG15 running 64-bit major release  (build 9200)
| Command      : report_methodology -file preadd532_methodology_drc_routed.rpt -pb preadd532_methodology_drc_routed.pb -rpx preadd532_methodology_drc_routed.rpx
| Design       : preadd532
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 219
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 56         |
| TIMING-18 | Warning  | Missing input or output delay | 163        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.350 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.499 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.515 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.589 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.610 ns between multipland_reg[1]_replica/C (clocked by clk) and out_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.801 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.860 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.912 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.919 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.108 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.124 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.198 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.219 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.249 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.360 ns between sum_reg[3]_replica_5/C (clocked by clk) and out_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.639 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.699 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[32]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.910 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[33]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -5.021 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[34]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -5.082 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[35]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -5.141 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[36]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -5.275 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[37]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -5.291 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[39]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -5.365 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[40]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.386 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[38]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.389 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[41]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.405 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[43]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.479 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[44]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.500 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[42]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.503 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[45]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.519 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[47]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.593 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[48]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.614 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[46]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.617 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[49]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.633 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[51]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.707 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[52]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.728 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[50]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.731 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[53]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.747 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[55]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.821 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[56]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.842 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[54]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.845 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[57]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.861 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[59]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.935 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[60]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.956 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[58]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.968 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[61]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.984 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[63]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.058 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[64]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.079 ns between sum_reg[1]_replica_4/C (clocked by clk) and out_reg[62]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_a[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_a[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_a[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_a[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_a[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_a[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_a[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_a[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_a[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_a[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on in_a[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on in_a[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on in_a[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on in_a[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on in_a[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on in_a[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on in_a[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on in_a[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on in_a[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on in_a[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on in_a[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on in_a[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on in_a[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on in_a[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on in_a[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on in_a[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on in_a[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on in_a[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on in_a[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on in_a[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on in_a[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on in_a[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on in_b[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on in_b[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on in_b[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on in_b[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on in_b[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on in_b[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on in_b[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on in_b[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on in_b[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on in_b[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on in_b[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on in_b[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on in_b[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on in_b[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on in_b[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on in_b[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on in_b[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on in_b[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on in_b[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on in_b[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on in_b[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on in_b[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on in_b[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on in_b[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on in_b[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on in_b[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on in_b[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on in_b[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on in_b[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on in_b[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on in_b[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on in_b[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on in_c[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on in_c[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on in_c[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on in_c[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on in_c[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on in_c[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on in_c[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on in_c[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on in_c[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on in_c[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on in_c[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on in_c[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on in_c[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on in_c[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on in_c[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on in_c[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on in_c[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on in_c[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on in_c[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on in_c[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on in_c[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on in_c[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on in_c[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on in_c[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on in_c[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on in_c[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on in_c[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on in_c[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on in_c[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on in_c[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on in_c[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on in_c[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on in_vld relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on out[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on out[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on out[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on out[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on out[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on out[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on out[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on out[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on out[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on out[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on out[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on out[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on out[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on out[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on out[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on out[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on out[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on out[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on out[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on out[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on out[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on out[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on out[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on out[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on out[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on out[32] relative to clock(s) clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on out[33] relative to clock(s) clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on out[34] relative to clock(s) clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on out[35] relative to clock(s) clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on out[36] relative to clock(s) clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on out[37] relative to clock(s) clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on out[38] relative to clock(s) clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on out[39] relative to clock(s) clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on out[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on out[40] relative to clock(s) clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on out[41] relative to clock(s) clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on out[42] relative to clock(s) clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on out[43] relative to clock(s) clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on out[44] relative to clock(s) clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on out[45] relative to clock(s) clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on out[46] relative to clock(s) clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on out[47] relative to clock(s) clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on out[48] relative to clock(s) clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on out[49] relative to clock(s) clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on out[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on out[50] relative to clock(s) clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on out[51] relative to clock(s) clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on out[52] relative to clock(s) clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on out[53] relative to clock(s) clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on out[54] relative to clock(s) clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on out[55] relative to clock(s) clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on out[56] relative to clock(s) clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on out[57] relative to clock(s) clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on out[58] relative to clock(s) clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on out[59] relative to clock(s) clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on out[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on out[60] relative to clock(s) clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on out[61] relative to clock(s) clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on out[62] relative to clock(s) clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on out[63] relative to clock(s) clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on out[64] relative to clock(s) clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on out[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on out[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An output delay is missing on out[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An output delay is missing on out[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An output delay is missing on out_vld relative to clock(s) clk
Related violations: <none>


