// Seed: 1050156003
module module_0 (
    input supply1 id_0
);
  assign id_2 = -1 ? -1 : id_2;
  assign module_1.id_2 = 0;
  wire id_3 = id_3;
  assign id_2 = 1;
  wand id_4, id_5;
  module_2 modCall_1 ();
  assign id_4 = 'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    input tri id_4,
    input wand id_5
);
  wire id_7;
  xor primCall (id_3, id_0, id_4, id_7, id_5, id_1);
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  assign module_0.type_6 = 0;
  wire id_5;
  supply1 id_6 = -1'b0;
  id_7(
      .id_0(id_2)
  );
endmodule
