// Seed: 1291987573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge -1) id_8 + id_7)
  else $clog2(20);
  ;
  integer id_9 = id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wor id_6;
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_1
  );
  inout wire id_1;
  assign id_6 = -1;
  localparam id_7 = 1;
  wire [id_5  ==  id_5 : 1 'd0] id_8;
endmodule
