// Function: ctor_356_0
// Address: 0x50c890
//
__int64 ctor_356_0()
{
  __int64 result; // rax
  _DWORD v1[13]; // [rsp+Ch] [rbp-34h] BYREF

  v1[0] = 0;
  unk_4FD0600 = "fma-level=0";
  unk_4FD0608 = "See definition in NVPTXISelLowering.cpp";
  sub_2149EA0(&unk_4FD0610, v1, 1);
  unk_4FD0648 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0628 = 0;
  unk_4FD0640 = "fma-level=1";
  unk_4FD0630 = 0;
  unk_4FD0638 = 0;
  v1[0] = 1;
  sub_2149EA0(&unk_4FD0650, v1, 1);
  unk_4FD0688 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0680 = "fma-level=2";
  unk_4FD0668 = 0;
  unk_4FD0670 = 0;
  unk_4FD0678 = 0;
  v1[0] = 2;
  sub_2149EA0(&unk_4FD0690, v1, 1);
  unk_4FD06C8 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD06C0 = "prec-divf32=0";
  unk_4FD06A8 = 0;
  unk_4FD06B0 = 0;
  unk_4FD06B8 = 0;
  v1[0] = 11;
  sub_2149EA0(&unk_4FD06D0, v1, 1);
  unk_4FD0708 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0700 = "prec-divf32=1";
  unk_4FD06E8 = 0;
  unk_4FD06F0 = 0;
  unk_4FD06F8 = 0;
  v1[0] = 12;
  sub_2149EA0(&unk_4FD0710, v1, 1);
  unk_4FD0748 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0740 = "prec-divf32=2";
  unk_4FD0728 = 0;
  unk_4FD0730 = 0;
  unk_4FD0738 = 0;
  v1[0] = 13;
  sub_2149EA0(&unk_4FD0750, v1, 1);
  unk_4FD0788 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0780 = "prec-divf32=3";
  unk_4FD0768 = 0;
  unk_4FD0770 = 0;
  unk_4FD0778 = 0;
  v1[0] = 14;
  sub_2149EA0(&unk_4FD0790, v1, 1);
  unk_4FD07C8 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD07C0 = "prec-sqrtf32=0";
  unk_4FD07A8 = 0;
  unk_4FD07B0 = 0;
  unk_4FD07B8 = 0;
  v1[0] = 15;
  sub_2149EA0(&unk_4FD07D0, v1, 1);
  unk_4FD0808 = "See definition in NVPTXISelLowering.cpp";
  unk_4FD0800 = "prec-sqrtf32=1";
  unk_4FD07E8 = 0;
  unk_4FD07F0 = 0;
  unk_4FD07F8 = 0;
  v1[0] = 16;
  sub_2149EA0(&unk_4FD0810, v1, 1);
  unk_4FD0828 = 0;
  unk_4FD0840 = "ptx32";
  unk_4FD0848 = "Use PTX version 3.2";
  unk_4FD0830 = 0;
  unk_4FD0838 = 0;
  v1[0] = 3;
  sub_2149EA0(&unk_4FD0850, v1, 1);
  unk_4FD0868 = 0;
  unk_4FD0880 = "ptx40";
  unk_4FD0888 = "Use PTX version 4.0";
  unk_4FD0870 = 0;
  unk_4FD0878 = 0;
  v1[0] = 4;
  sub_2149EA0(&unk_4FD0890, v1, 1);
  unk_4FD08A8 = 0;
  unk_4FD08C0 = "ptx41";
  unk_4FD08C8 = "Use PTX version 4.1";
  unk_4FD08B0 = 0;
  unk_4FD08B8 = 0;
  v1[0] = 5;
  sub_2149EA0(&unk_4FD08D0, v1, 1);
  unk_4FD08E8 = 0;
  unk_4FD0900 = "ptx42";
  unk_4FD0908 = "Use PTX version 4.2";
  unk_4FD08F0 = 0;
  unk_4FD08F8 = 0;
  v1[0] = 6;
  sub_2149EA0(&unk_4FD0910, v1, 1);
  unk_4FD0928 = 0;
  unk_4FD0940 = "ptx43";
  unk_4FD0948 = "Use PTX version 4.3";
  unk_4FD0930 = 0;
  unk_4FD0938 = 0;
  v1[0] = 7;
  sub_2149EA0(&unk_4FD0950, v1, 1);
  unk_4FD0968 = 0;
  unk_4FD0980 = "ptx50";
  unk_4FD0988 = "Use PTX version 5.0";
  unk_4FD0970 = 0;
  unk_4FD0978 = 0;
  v1[0] = 8;
  sub_2149EA0(&unk_4FD0990, v1, 1);
  unk_4FD09A8 = 0;
  unk_4FD09C0 = "ptx60";
  unk_4FD09C8 = "Use PTX version 6.0";
  unk_4FD09B0 = 0;
  unk_4FD09B8 = 0;
  v1[0] = 9;
  sub_2149EA0(&unk_4FD09D0, v1, 1);
  unk_4FD09E8 = 0;
  unk_4FD0A00 = "ptx61";
  unk_4FD0A08 = "Use PTX version 6.1";
  unk_4FD09F0 = 0;
  unk_4FD09F8 = 0;
  v1[0] = 10;
  sub_2149EA0(&unk_4FD0A10, v1, 1);
  unk_4FD0A28 = 0;
  unk_4FD0A40 = "sharedmem32bitptr";
  unk_4FD0A48 = "Use 32 bit ptrs for Shared Memory";
  unk_4FD0A30 = 0;
  unk_4FD0A38 = 0;
  v1[0] = 53;
  sub_2149EA0(&unk_4FD0A50, v1, 1);
  unk_4FD0A80 = "sm_100";
  unk_4FD0A88 = "Target SM 10.0";
  unk_4FD0A68 = 0;
  unk_4FD0A70 = 0;
  unk_4FD0A78 = 0;
  v1[0] = 41;
  sub_2149EA0(&unk_4FD0A90, v1, 1);
  unk_4FD0AC0 = "sm_100a";
  unk_4FD0AC8 = "Accelerated Target SM 10.0";
  unk_4FD0AA8 = 0;
  unk_4FD0AB0 = 0;
  unk_4FD0AB8 = 0;
  v1[0] = 42;
  sub_2149EA0(&unk_4FD0AD0, v1, 1);
  unk_4FD0B00 = "sm_101";
  unk_4FD0B08 = "Target SM 10.1";
  unk_4FD0AE8 = 0;
  unk_4FD0AF0 = 0;
  unk_4FD0AF8 = 0;
  v1[0] = 43;
  sub_2149EA0(&unk_4FD0B10, v1, 1);
  unk_4FD0B40 = "sm_101a";
  unk_4FD0B48 = "Accelerated Target SM 10.1";
  unk_4FD0B28 = 0;
  unk_4FD0B30 = 0;
  unk_4FD0B38 = 0;
  v1[0] = 44;
  sub_2149EA0(&unk_4FD0B50, v1, 1);
  unk_4FD0B80 = "sm_103";
  unk_4FD0B88 = "Target SM 10.3";
  unk_4FD0B68 = 0;
  unk_4FD0B70 = 0;
  unk_4FD0B78 = 0;
  v1[0] = 45;
  sub_2149EA0(&unk_4FD0B90, v1, 1);
  unk_4FD0BC0 = "sm_103a";
  unk_4FD0BC8 = "Accelerated Target SM 10.3";
  unk_4FD0BA8 = 0;
  unk_4FD0BB0 = 0;
  unk_4FD0BB8 = 0;
  v1[0] = 46;
  sub_2149EA0(&unk_4FD0BD0, v1, 1);
  unk_4FD0C00 = "sm_110";
  unk_4FD0C08 = "Target SM 11.0";
  unk_4FD0BE8 = 0;
  unk_4FD0BF0 = 0;
  unk_4FD0BF8 = 0;
  v1[0] = 47;
  sub_2149EA0(&unk_4FD0C10, v1, 1);
  unk_4FD0C28 = 0;
  unk_4FD0C40 = "sm_110a";
  unk_4FD0C48 = "Accelerated Target SM 11.0";
  unk_4FD0C30 = 0;
  unk_4FD0C38 = 0;
  v1[0] = 48;
  sub_2149EA0(&unk_4FD0C50, v1, 1);
  unk_4FD0C88 = "Target SM 12.0";
  unk_4FD0C80 = "sm_120";
  unk_4FD0C68 = 0;
  unk_4FD0C70 = 0;
  unk_4FD0C78 = 0;
  v1[0] = 49;
  sub_2149EA0(&unk_4FD0C90, v1, 1);
  unk_4FD0CC0 = "sm_120a";
  unk_4FD0CC8 = "Accelerated Target SM 12.0";
  unk_4FD0CA8 = 0;
  unk_4FD0CB0 = 0;
  unk_4FD0CB8 = 0;
  v1[0] = 50;
  sub_2149EA0(&unk_4FD0CD0, v1, 1);
  unk_4FD0D00 = "sm_121";
  unk_4FD0D08 = "Target SM 12.1";
  unk_4FD0CE8 = 0;
  unk_4FD0CF0 = 0;
  unk_4FD0CF8 = 0;
  v1[0] = 51;
  sub_2149EA0(&unk_4FD0D10, v1, 1);
  unk_4FD0D40 = "sm_121a";
  unk_4FD0D48 = "Accelerated Target SM 12.1";
  unk_4FD0D28 = 0;
  unk_4FD0D30 = 0;
  unk_4FD0D38 = 0;
  v1[0] = 52;
  sub_2149EA0(&unk_4FD0D50, v1, 1);
  unk_4FD0D80 = "sm_20";
  unk_4FD0D88 = "Target SM 2.0";
  unk_4FD0D68 = 0;
  unk_4FD0D70 = 0;
  unk_4FD0D78 = 0;
  v1[0] = 17;
  sub_2149EA0(&unk_4FD0D90, v1, 1);
  unk_4FD0DC0 = "sm_21";
  unk_4FD0DC8 = "Target SM 2.1";
  unk_4FD0DA8 = 0;
  unk_4FD0DB0 = 0;
  unk_4FD0DB8 = 0;
  v1[0] = 18;
  sub_2149EA0(&unk_4FD0DD0, v1, 1);
  unk_4FD0E08 = "Target SM 3.0";
  unk_4FD0E00 = "sm_30";
  unk_4FD0DE8 = 0;
  unk_4FD0DF0 = 0;
  unk_4FD0DF8 = 0;
  v1[0] = 19;
  sub_2149EA0(&unk_4FD0E10, v1, 1);
  unk_4FD0E40 = "sm_32";
  unk_4FD0E48 = "Target SM 3.2";
  unk_4FD0E28 = 0;
  unk_4FD0E30 = 0;
  unk_4FD0E38 = 0;
  v1[0] = 20;
  sub_2149EA0(&unk_4FD0E50, v1, 1);
  unk_4FD0E80 = "sm_35";
  unk_4FD0E88 = "Target SM 3.5";
  unk_4FD0E68 = 0;
  unk_4FD0E70 = 0;
  unk_4FD0E78 = 0;
  v1[0] = 21;
  sub_2149EA0(&unk_4FD0E90, v1, 1);
  unk_4FD0EC0 = "sm_37";
  unk_4FD0EC8 = "Target SM 3.7";
  unk_4FD0EA8 = 0;
  unk_4FD0EB0 = 0;
  unk_4FD0EB8 = 0;
  v1[0] = 22;
  sub_2149EA0(&unk_4FD0ED0, v1, 1);
  unk_4FD0F00 = "sm_50";
  unk_4FD0F08 = "Target SM 5.0";
  unk_4FD0EE8 = 0;
  unk_4FD0EF0 = 0;
  unk_4FD0EF8 = 0;
  v1[0] = 23;
  sub_2149EA0(&unk_4FD0F10, v1, 1);
  unk_4FD0F40 = "sm_52";
  unk_4FD0F48 = "Target SM 5.2";
  unk_4FD0F28 = 0;
  unk_4FD0F30 = 0;
  unk_4FD0F38 = 0;
  v1[0] = 24;
  sub_2149EA0(&unk_4FD0F50, v1, 1);
  unk_4FD0F68 = 0;
  unk_4FD0F80 = "sm_53";
  unk_4FD0F88 = "Target SM 5.3";
  unk_4FD0F70 = 0;
  unk_4FD0F78 = 0;
  v1[0] = 25;
  sub_2149EA0(&unk_4FD0F90, v1, 1);
  unk_4FD0FA8 = 0;
  unk_4FD0FC0 = "sm_60";
  unk_4FD0FC8 = "Target SM 6.0";
  unk_4FD0FB0 = 0;
  unk_4FD0FB8 = 0;
  v1[0] = 26;
  sub_2149EA0(&unk_4FD0FD0, v1, 1);
  unk_4FD1008 = "Target SM 6.1";
  unk_4FD1000 = "sm_61";
  unk_4FD0FE8 = 0;
  unk_4FD0FF0 = 0;
  unk_4FD0FF8 = 0;
  v1[0] = 27;
  sub_2149EA0(&unk_4FD1010, v1, 1);
  unk_4FD1040 = "sm_62";
  unk_4FD1048 = "Target SM 6.2";
  unk_4FD1028 = 0;
  unk_4FD1030 = 0;
  unk_4FD1038 = 0;
  v1[0] = 28;
  sub_2149EA0(&unk_4FD1050, v1, 1);
  unk_4FD1080 = "sm_70";
  unk_4FD1088 = "Target SM 7.0";
  unk_4FD1068 = 0;
  unk_4FD1070 = 0;
  unk_4FD1078 = 0;
  v1[0] = 29;
  sub_2149EA0(&unk_4FD1090, v1, 1);
  unk_4FD10C0 = "sm_72";
  unk_4FD10C8 = "Target SM 7.2";
  unk_4FD10A8 = 0;
  unk_4FD10B0 = 0;
  unk_4FD10B8 = 0;
  v1[0] = 30;
  sub_2149EA0(&unk_4FD10D0, v1, 1);
  unk_4FD1100 = "sm_73";
  unk_4FD1108 = "Target SM 7.3";
  unk_4FD10E8 = 0;
  unk_4FD10F0 = 0;
  unk_4FD10F8 = 0;
  v1[0] = 31;
  sub_2149EA0(&unk_4FD1110, v1, 1);
  unk_4FD1140 = "sm_75";
  unk_4FD1148 = "Target SM 7.5";
  unk_4FD1128 = 0;
  unk_4FD1130 = 0;
  unk_4FD1138 = 0;
  v1[0] = 32;
  sub_2149EA0(&unk_4FD1150, v1, 1);
  unk_4FD1180 = "sm_80";
  unk_4FD1188 = "Target SM 8.0";
  unk_4FD1168 = 0;
  unk_4FD1170 = 0;
  unk_4FD1178 = 0;
  v1[0] = 33;
  sub_2149EA0(&unk_4FD1190, v1, 1);
  unk_4FD11C0 = "sm_82";
  unk_4FD11C8 = "Target SM 8.2";
  unk_4FD11A8 = 0;
  unk_4FD11B0 = 0;
  unk_4FD11B8 = 0;
  v1[0] = 34;
  sub_2149EA0(&unk_4FD11D0, v1, 1);
  unk_4FD1200 = "sm_86";
  unk_4FD1208 = "Target SM 8.6";
  unk_4FD11E8 = 0;
  unk_4FD11F0 = 0;
  unk_4FD11F8 = 0;
  v1[0] = 35;
  sub_2149EA0(&unk_4FD1210, v1, 1);
  unk_4FD1240 = "sm_87";
  unk_4FD1248 = "Target SM 8.7";
  unk_4FD1228 = 0;
  unk_4FD1230 = 0;
  unk_4FD1238 = 0;
  v1[0] = 36;
  sub_2149EA0(&unk_4FD1250, v1, 1);
  unk_4FD1280 = "sm_88";
  unk_4FD1288 = "Target SM 8.8";
  unk_4FD1268 = 0;
  unk_4FD1270 = 0;
  unk_4FD1278 = 0;
  v1[0] = 37;
  sub_2149EA0(&unk_4FD1290, v1, 1);
  unk_4FD12C0 = "sm_89";
  unk_4FD12C8 = "Target SM 8.9";
  unk_4FD12A8 = 0;
  unk_4FD12B0 = 0;
  unk_4FD12B8 = 0;
  v1[0] = 38;
  sub_2149EA0(&unk_4FD12D0, v1, 1);
  unk_4FD1300 = "sm_90";
  unk_4FD1308 = "Target SM 9.0";
  unk_4FD12E8 = 0;
  unk_4FD12F0 = 0;
  unk_4FD12F8 = 0;
  v1[0] = 39;
  sub_2149EA0(&unk_4FD1310, v1, 1);
  unk_4FD1328 = 0;
  unk_4FD1340 = "sm_90a";
  unk_4FD1348 = "Accelerated Target SM 9.0";
  unk_4FD1330 = 0;
  unk_4FD1338 = 0;
  v1[0] = 40;
  sub_2149EA0(&unk_4FD1350, v1, 1);
  unk_4FD1368 = 0;
  unk_4FD1370 = 0;
  unk_4FD1378 = 0;
  v1[0] = 41;
  unk_4FCFD00 = "sm_100";
  unk_4FCFD08 = "Select the sm_100 processor";
  sub_2149EA0(&unk_4FCFD10, v1, 1);
  unk_4FCFD28 = 0;
  unk_4FCFD40 = "sm_100a";
  unk_4FCFD48 = "Select the sm_100a processor";
  unk_4FCFD30 = 0;
  unk_4FCFD38 = 0;
  v1[0] = 42;
  sub_2149EA0(&unk_4FCFD50, v1, 1);
  unk_4FCFD80 = "sm_101";
  unk_4FCFD88 = "Select the sm_101 processor";
  unk_4FCFD68 = 0;
  unk_4FCFD70 = 0;
  unk_4FCFD78 = 0;
  v1[0] = 43;
  sub_2149EA0(&unk_4FCFD90, v1, 1);
  unk_4FCFDC0 = "sm_101a";
  unk_4FCFDC8 = "Select the sm_101a processor";
  unk_4FCFDA8 = 0;
  unk_4FCFDB0 = 0;
  unk_4FCFDB8 = 0;
  v1[0] = 44;
  sub_2149EA0(&unk_4FCFDD0, v1, 1);
  unk_4FCFE00 = "sm_103";
  unk_4FCFE08 = "Select the sm_103 processor";
  unk_4FCFDE8 = 0;
  unk_4FCFDF0 = 0;
  unk_4FCFDF8 = 0;
  v1[0] = 45;
  sub_2149EA0(&unk_4FCFE10, v1, 1);
  unk_4FCFE28 = 0;
  unk_4FCFE40 = "sm_103a";
  unk_4FCFE48 = "Select the sm_103a processor";
  unk_4FCFE30 = 0;
  unk_4FCFE38 = 0;
  v1[0] = 46;
  sub_2149EA0(&unk_4FCFE50, v1, 1);
  unk_4FCFE88 = "Select the sm_110 processor";
  unk_4FCFE80 = "sm_110";
  unk_4FCFE68 = 0;
  unk_4FCFE70 = 0;
  unk_4FCFE78 = 0;
  v1[0] = 47;
  sub_2149EA0(&unk_4FCFE90, v1, 1);
  unk_4FCFEA8 = 0;
  unk_4FCFEC0 = "sm_110a";
  unk_4FCFEC8 = "Select the sm_110a processor";
  unk_4FCFEB0 = 0;
  unk_4FCFEB8 = 0;
  v1[0] = 48;
  sub_2149EA0(&unk_4FCFED0, v1, 1);
  unk_4FCFEE8 = 0;
  unk_4FCFF00 = "sm_120";
  unk_4FCFF08 = "Select the sm_120 processor";
  unk_4FCFEF0 = 0;
  unk_4FCFEF8 = 0;
  v1[0] = 49;
  sub_2149EA0(&unk_4FCFF10, v1, 1);
  unk_4FCFF40 = "sm_120a";
  unk_4FCFF48 = "Select the sm_120a processor";
  unk_4FCFF28 = 0;
  unk_4FCFF30 = 0;
  unk_4FCFF38 = 0;
  v1[0] = 50;
  sub_2149EA0(&unk_4FCFF50, v1, 1);
  unk_4FCFF80 = "sm_121";
  unk_4FCFF88 = "Select the sm_121 processor";
  unk_4FCFF68 = 0;
  unk_4FCFF70 = 0;
  unk_4FCFF78 = 0;
  v1[0] = 51;
  sub_2149EA0(&unk_4FCFF90, v1, 1);
  unk_4FCFFC0 = "sm_121a";
  unk_4FCFFC8 = "Select the sm_121a processor";
  unk_4FCFFA8 = 0;
  unk_4FCFFB0 = 0;
  unk_4FCFFB8 = 0;
  v1[0] = 52;
  sub_2149EA0(&unk_4FCFFD0, v1, 1);
  unk_4FD0000 = "sm_20";
  unk_4FD0008 = "Select the sm_20 processor";
  unk_4FCFFE8 = 0;
  unk_4FCFFF0 = 0;
  unk_4FCFFF8 = 0;
  v1[0] = 17;
  sub_2149EA0(&unk_4FD0010, v1, 1);
  unk_4FD0040 = "sm_21";
  unk_4FD0048 = "Select the sm_21 processor";
  unk_4FD0028 = 0;
  unk_4FD0030 = 0;
  unk_4FD0038 = 0;
  v1[0] = 18;
  sub_2149EA0(&unk_4FD0050, v1, 1);
  unk_4FD0080 = "sm_30";
  unk_4FD0088 = "Select the sm_30 processor";
  unk_4FD0068 = 0;
  unk_4FD0070 = 0;
  unk_4FD0078 = 0;
  v1[0] = 19;
  sub_2149EA0(&unk_4FD0090, v1, 1);
  unk_4FD00C0 = "sm_32";
  unk_4FD00C8 = "Select the sm_32 processor";
  unk_4FD00A8 = 0;
  unk_4FD00B0 = 0;
  unk_4FD00B8 = 0;
  v1[0] = 20;
  sub_2149EA0(&unk_4FD00D0, v1, 1);
  unk_4FD0100 = "sm_35";
  unk_4FD0108 = "Select the sm_35 processor";
  unk_4FD00E8 = 0;
  unk_4FD00F0 = 0;
  unk_4FD00F8 = 0;
  v1[0] = 21;
  sub_2149EA0(&unk_4FD0110, v1, 1);
  unk_4FD0140 = "sm_37";
  unk_4FD0148 = "Select the sm_37 processor";
  unk_4FD0128 = 0;
  unk_4FD0130 = 0;
  unk_4FD0138 = 0;
  v1[0] = 22;
  sub_2149EA0(&unk_4FD0150, v1, 1);
  unk_4FD0168 = 0;
  unk_4FD0180 = "sm_50";
  unk_4FD0188 = "Select the sm_50 processor";
  unk_4FD0170 = 0;
  unk_4FD0178 = 0;
  v1[0] = 23;
  sub_2149EA0(&unk_4FD0190, v1, 1);
  unk_4FD01C0 = "sm_52";
  unk_4FD01C8 = "Select the sm_52 processor";
  unk_4FD01A8 = 0;
  unk_4FD01B0 = 0;
  unk_4FD01B8 = 0;
  v1[0] = 24;
  sub_2149EA0(&unk_4FD01D0, v1, 1);
  unk_4FD0208 = "Select the sm_53 processor";
  unk_4FD0200 = "sm_53";
  unk_4FD01E8 = 0;
  unk_4FD01F0 = 0;
  unk_4FD01F8 = 0;
  v1[0] = 25;
  sub_2149EA0(&unk_4FD0210, v1, 1);
  unk_4FD0228 = 0;
  unk_4FD0240 = "sm_60";
  unk_4FD0248 = "Select the sm_60 processor";
  unk_4FD0230 = 0;
  unk_4FD0238 = 0;
  v1[0] = 26;
  sub_2149EA0(&unk_4FD0250, v1, 1);
  unk_4FD0268 = 0;
  unk_4FD0280 = "sm_61";
  unk_4FD0288 = "Select the sm_61 processor";
  unk_4FD0270 = 0;
  unk_4FD0278 = 0;
  v1[0] = 27;
  sub_2149EA0(&unk_4FD0290, v1, 1);
  unk_4FD02C0 = "sm_62";
  unk_4FD02C8 = "Select the sm_62 processor";
  unk_4FD02A8 = 0;
  unk_4FD02B0 = 0;
  unk_4FD02B8 = 0;
  v1[0] = 28;
  sub_2149EA0(&unk_4FD02D0, v1, 1);
  unk_4FD02E8 = 0;
  unk_4FD0300 = "sm_70";
  unk_4FD0308 = "Select the sm_70 processor";
  unk_4FD02F0 = 0;
  unk_4FD02F8 = 0;
  v1[0] = 29;
  sub_2149EA0(&unk_4FD0310, v1, 1);
  unk_4FD0340 = "sm_72";
  unk_4FD0348 = "Select the sm_72 processor";
  unk_4FD0328 = 0;
  unk_4FD0330 = 0;
  unk_4FD0338 = 0;
  v1[0] = 30;
  sub_2149EA0(&unk_4FD0350, v1, 1);
  unk_4FD0368 = 0;
  unk_4FD0380 = "sm_73";
  unk_4FD0388 = "Select the sm_73 processor";
  unk_4FD0370 = 0;
  unk_4FD0378 = 0;
  v1[0] = 31;
  sub_2149EA0(&unk_4FD0390, v1, 1);
  unk_4FD03C0 = "sm_75";
  unk_4FD03C8 = "Select the sm_75 processor";
  unk_4FD03A8 = 0;
  unk_4FD03B0 = 0;
  unk_4FD03B8 = 0;
  v1[0] = 32;
  sub_2149EA0(&unk_4FD03D0, v1, 1);
  unk_4FD0400 = "sm_80";
  unk_4FD0408 = "Select the sm_80 processor";
  unk_4FD03E8 = 0;
  unk_4FD03F0 = 0;
  unk_4FD03F8 = 0;
  v1[0] = 33;
  sub_2149EA0(&unk_4FD0410, v1, 1);
  unk_4FD0440 = "sm_82";
  unk_4FD0448 = "Select the sm_82 processor";
  unk_4FD0428 = 0;
  unk_4FD0430 = 0;
  unk_4FD0438 = 0;
  v1[0] = 34;
  sub_2149EA0(&unk_4FD0450, v1, 1);
  unk_4FD0480 = "sm_86";
  unk_4FD0488 = "Select the sm_86 processor";
  unk_4FD0468 = 0;
  unk_4FD0470 = 0;
  unk_4FD0478 = 0;
  v1[0] = 35;
  sub_2149EA0(&unk_4FD0490, v1, 1);
  unk_4FD04C0 = "sm_87";
  unk_4FD04C8 = "Select the sm_87 processor";
  unk_4FD04A8 = 0;
  unk_4FD04B0 = 0;
  unk_4FD04B8 = 0;
  v1[0] = 36;
  sub_2149EA0(&unk_4FD04D0, v1, 1);
  unk_4FD0500 = "sm_88";
  unk_4FD0508 = "Select the sm_88 processor";
  unk_4FD04E8 = 0;
  unk_4FD04F0 = 0;
  unk_4FD04F8 = 0;
  v1[0] = 37;
  sub_2149EA0(&unk_4FD0510, v1, 1);
  unk_4FD0540 = "sm_89";
  unk_4FD0548 = "Select the sm_89 processor";
  unk_4FD0528 = 0;
  unk_4FD0530 = 0;
  unk_4FD0538 = 0;
  v1[0] = 38;
  sub_2149EA0(&unk_4FD0550, v1, 1);
  unk_4FD0580 = "sm_90";
  unk_4FD0588 = "Select the sm_90 processor";
  unk_4FD0568 = 0;
  unk_4FD0570 = 0;
  unk_4FD0578 = 0;
  v1[0] = 39;
  sub_2149EA0(&unk_4FD0590, v1, 1);
  unk_4FD05C0 = "sm_90a";
  unk_4FD05A8 = 0;
  unk_4FD05B0 = 0;
  unk_4FD05B8 = 0;
  unk_4FD05C8 = "Select the sm_90a processor";
  v1[0] = 40;
  result = sub_2149EA0(&unk_4FD05D0, v1, 1);
  unk_4FD05E8 = 0;
  unk_4FD05F0 = 0;
  unk_4FD05F8 = 0;
  return result;
}
