Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue May 19 14:48:06 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.719        0.000                      0                 6771        0.082        0.000                      0                 6771        0.922        0.000                       0                   637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                  {0.000 5.000}        10.000          100.000         
  ClkMandelxCO_clk_mandelbrot                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_clk_mandelbrot                                                          {0.000 5.000}        10.000          100.000         
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                 {0.000 1.538}        3.077           325.000         
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                  {0.000 7.692}        15.385          65.000          
  clkfbout_clk_vga_hdmi_1024x768                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI                                                                                                                                                                                    3.000        0.000                       0                     1  
  ClkMandelxCO_clk_mandelbrot                                                            1.719        0.000                      0                 3751        0.082        0.000                      0                 3751        4.500        0.000                       0                   343  
  clkfbout_clk_mandelbrot                                                                                                                                                                                                            7.845        0.000                       0                     3  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x768                                                                                                                                                                                                   0.922        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x768                                                        1.759        0.000                      0                 3020        0.265        0.000                      0                 3020        7.192        0.000                       0                   274  
  clkfbout_clk_vga_hdmi_1024x768                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
  To Clock:  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkMandelxCO_clk_mandelbrot
  To Clock:  ClkMandelxCO_clk_mandelbrot

Setup :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 0.456ns (5.900%)  route 7.272ns (94.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 11.747 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.660     1.660    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y156        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE (Prop_fdce_C_Q)         0.456     2.116 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=170, routed)         7.272     9.388    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.747    11.747    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.747    
                         clock uncertainty           -0.074    11.673    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.107    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 0.456ns (6.023%)  route 7.114ns (93.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 11.740 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=170, routed)         7.114     9.222    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.740    11.740    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.740    
                         clock uncertainty           -0.074    11.666    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    11.100    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.100    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 0.456ns (6.064%)  route 7.064ns (93.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 11.763 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=170, routed)         7.064     9.172    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X6Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.763    11.763    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.763    
                         clock uncertainty           -0.074    11.689    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    11.123    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 0.456ns (6.104%)  route 7.014ns (93.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 11.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=170, routed)         7.014     9.122    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.737    11.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.737    
                         clock uncertainty           -0.074    11.663    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    11.097    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.097    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 0.642ns (8.516%)  route 6.897ns (91.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.659     1.659    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X42Y156        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE (Prop_fdce_C_Q)         0.518     2.177 f  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[5]/Q
                         net (fo=338, routed)         6.364     8.541    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[15]
    SLICE_X103Y62        LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_225_LOPT_REMAP/O
                         net (fo=1, routed)           0.533     9.198    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_113
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.758    11.758    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.758    
                         clock uncertainty           -0.074    11.684    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    11.241    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.456ns (6.170%)  route 6.934ns (93.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.660     1.660    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y156        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE (Prop_fdce_C_Q)         0.456     2.116 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=170, routed)         6.934     9.050    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X3Y13         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.742    11.742    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    11.742    
                         clock uncertainty           -0.074    11.668    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.102    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.102    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.518ns (7.095%)  route 6.783ns (92.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.657     1.657    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X46Y161        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDCE (Prop_fdce_C_Q)         0.518     2.175 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=171, routed)         6.783     8.958    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X7Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.669    11.669    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.669    
                         clock uncertainty           -0.074    11.594    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    11.028    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.456ns (6.183%)  route 6.919ns (93.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=170, routed)         6.919     9.027    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.758    11.758    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.758    
                         clock uncertainty           -0.074    11.684    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    11.118    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.456ns (6.249%)  route 6.841ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=170, routed)         6.841     8.949    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X4Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.739    11.739    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.739    
                         clock uncertainty           -0.074    11.665    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    11.099    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.099    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkMandelxCO_clk_mandelbrot rise@10.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.456ns (6.270%)  route 6.817ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.761     1.761    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    -1.939 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -0.096    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.652     1.652    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y166        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y166        FDCE (Prop_fdce_C_Q)         0.456     2.108 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[2]/Q
                         net (fo=170, routed)         6.817     8.925    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X4Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    10.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           1.643    11.643    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     8.149 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.909    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         1.724    11.724    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.724    
                         clock uncertainty           -0.074    11.650    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    11.084    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  2.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.179%)  route 0.201ns (58.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.577     0.577    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y168        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.141     0.718 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=170, routed)         0.201     0.919    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.888     0.888    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.654    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.837    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandelBrot_computer/iterations_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.487%)  route 0.338ns (72.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.584     0.584    FpgaUserCDxB.mandelBrot_computer/ClkMandelxCO
    SLICE_X49Y156        FDCE                                         r  FpgaUserCDxB.mandelBrot_computer/iterations_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDCE (Prop_fdce_C_Q)         0.128     0.712 r  FpgaUserCDxB.mandelBrot_computer/iterations_o_reg[3]/Q
                         net (fo=24, routed)          0.338     1.049    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.896     0.896    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.662    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     0.905    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.883%)  route 0.275ns (66.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.584     0.584    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y156        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE (Prop_fdce_C_Q)         0.141     0.725 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[4]/Q
                         net (fo=170, routed)         0.275     1.000    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.896     0.896    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.662    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.845    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.584     0.584    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y156        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDCE (Prop_fdce_C_Q)         0.141     0.725 r  FpgaUserCDxB.ComplexValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=170, routed)         0.283     1.007    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.896     0.896    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y31         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.662    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.845    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.708%)  route 0.277ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.577     0.577    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y168        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.141     0.718 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[8]/Q
                         net (fo=170, routed)         0.277     0.995    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.882     0.882    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.831    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.091%)  route 0.298ns (67.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.578     0.578    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y167        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y167        FDCE (Prop_fdce_C_Q)         0.141     0.719 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[5]/Q
                         net (fo=170, routed)         0.298     1.017    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.888     0.888    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.654    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.837    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.444%)  route 0.307ns (68.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.577     0.577    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y168        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.141     0.718 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=170, routed)         0.307     1.025    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.892     0.892    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.658    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.841    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.709%)  route 0.304ns (68.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.578     0.578    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X47Y167        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y167        FDCE (Prop_fdce_C_Q)         0.141     0.719 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[6]/Q
                         net (fo=170, routed)         0.304     1.022    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.888     0.888    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y33         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.234     0.654    
    RAMB36_X2Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.837    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.261%)  route 0.288ns (63.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.582     0.582    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X46Y161        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDCE (Prop_fdce_C_Q)         0.164     0.746 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=171, routed)         0.288     1.034    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.892     0.892    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y32         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.658    
    RAMB36_X2Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.841    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkMandelxCO_clk_mandelbrot  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkMandelxCO_clk_mandelbrot
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkMandelxCO_clk_mandelbrot rise@0.000ns - ClkMandelxCO_clk_mandelbrot rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.444%)  route 0.307ns (68.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.610     0.610    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.577     0.577    FpgaUserCDxB.ComplexValueGeneratorxI/CLK
    SLICE_X45Y168        FDCE                                         r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y168        FDCE (Prop_fdce_C_Q)         0.141     0.718 r  FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=170, routed)         0.307     1.025    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ClkMandelxCO_clk_mandelbrot rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  FpgaUserCDxB.BUFGClkSysToClkMandelxI/O
                         net (fo=1, routed)           0.879     0.879    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502    -0.624 r  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.029    FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO_clk_mandelbrot
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  FpgaUserCDxB.ClkMandelbrotxI/inst/clkout1_buf/O
                         net (fo=341, routed)         0.882     0.882    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y34         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.831    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkMandelxCO_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y38     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y34     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X8Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y26     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X7Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y22     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y39     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y164    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y164    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y171    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y171    FpgaUserCDxB.mandelBrot_computer/cReal_s_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y160    FpgaUserCDxB.mandelBrot_computer/cnt_iter_s_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y160    FpgaUserCDxB.mandelBrot_computer/cnt_iter_s_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y161    FpgaUserCDxB.ComplexValueGeneratorxI/posx_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y162    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y160    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y161    FpgaUserCDxB.mandelBrot_computer/cImag_s_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mandelbrot
  To Clock:  clkfbout_clk_mandelbrot

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mandelbrot
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    FpgaUserCDxB.ClkMandelbrotxI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  FpgaUserCDxB.ClkMandelbrotxI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x768

Setup :            0  Failing Endpoints,  Worst Slack        1.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.721ns (35.876%)  route 8.438ns (64.124%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 16.918 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.520    13.347    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X92Y127        LUT4 (Prop_lut4_I1_O)        0.326    13.673 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.718    14.392    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_10
    SLICE_X94Y128        LUT5 (Prop_lut5_I2_O)        0.124    14.516 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1__1/O
                         net (fo=1, routed)           0.522    15.037    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]_1[0]
    SLICE_X94Y127        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.533    16.918    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X94Y127        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    16.921    
                         clock uncertainty           -0.079    16.842    
    SLICE_X94Y127        FDRE (Setup_fdre_C_D)       -0.045    16.797    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -15.037    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.201ns  (logic 4.949ns (37.488%)  route 8.252ns (62.512%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 16.917 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.902    13.729    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_1
    SLICE_X93Y126        LUT5 (Prop_lut5_I0_O)        0.352    14.081 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_3__1/O
                         net (fo=1, routed)           0.672    14.753    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_3__1_n_0
    SLICE_X92Y126        LUT6 (Prop_lut6_I1_O)        0.326    15.079 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.079    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[3]_i_1__0_n_0
    SLICE_X92Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.532    16.917    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X92Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    16.920    
                         clock uncertainty           -0.079    16.841    
    SLICE_X92Y126        FDRE (Setup_fdre_C_D)        0.079    16.920    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         16.920    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 4.971ns (37.843%)  route 8.165ns (62.157%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 16.917 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.988    13.815    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X92Y126        LUT5 (Prop_lut5_I1_O)        0.352    14.167 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_4__1/O
                         net (fo=1, routed)           0.499    14.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_4__1_n_0
    SLICE_X93Y126        LUT6 (Prop_lut6_I3_O)        0.348    15.014 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1/O
                         net (fo=1, routed)           0.000    15.014    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[2]
    SLICE_X93Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.532    16.917    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X93Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]/C
                         clock pessimism              0.003    16.920    
                         clock uncertainty           -0.079    16.841    
    SLICE_X93Y126        FDRE (Setup_fdre_C_D)        0.032    16.873    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 4.721ns (36.022%)  route 8.385ns (63.978%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 16.920 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.902    13.729    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X96Y128        LUT6 (Prop_lut6_I2_O)        0.326    14.055 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2/O
                         net (fo=1, routed)           0.804    14.860    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2_n_0
    SLICE_X95Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.984 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.984    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]_1[1]
    SLICE_X95Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.535    16.920    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X95Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]/C
                         clock pessimism              0.003    16.923    
                         clock uncertainty           -0.079    16.844    
    SLICE_X95Y128        FDRE (Setup_fdre_C_D)        0.029    16.873    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.974ns  (logic 4.953ns (38.176%)  route 8.021ns (61.824%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 16.917 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.819    13.646    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]_1
    SLICE_X93Y126        LUT2 (Prop_lut2_I1_O)        0.355    14.001 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD[1]_i_2__0/O
                         net (fo=1, routed)           0.524    14.525    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_3
    SLICE_X92Y126        LUT6 (Prop_lut6_I1_O)        0.327    14.852 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_1/O
                         net (fo=1, routed)           0.000    14.852    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[1]
    SLICE_X92Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.532    16.917    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X92Y126        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]/C
                         clock pessimism              0.003    16.920    
                         clock uncertainty           -0.079    16.841    
    SLICE_X92Y126        FDRE (Setup_fdre_C_D)        0.077    16.918    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[1]
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                         -14.852    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 4.525ns (34.919%)  route 8.433ns (65.081%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 16.920 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.446    11.721    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y129        LUT6 (Prop_lut6_I1_O)        0.124    11.845 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_6/O
                         net (fo=7, routed)           0.829    12.674    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_6_n_0
    SLICE_X93Y128        LUT5 (Prop_lut5_I1_O)        0.124    12.798 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_3__1/O
                         net (fo=6, routed)           0.807    13.605    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]_4
    SLICE_X94Y128        LUT6 (Prop_lut6_I2_O)        0.124    13.729 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_7__0/O
                         net (fo=1, routed)           0.983    14.712    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_7__0_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I5_O)        0.124    14.836 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.836    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD[3]_i_1__1_n_0
    SLICE_X92Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.535    16.920    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X92Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]/C
                         clock pessimism              0.003    16.923    
                         clock uncertainty           -0.079    16.844    
    SLICE_X92Y128        FDRE (Setup_fdre_C_D)        0.077    16.921    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[3]
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 4.721ns (36.700%)  route 8.143ns (63.300%))
  Logic Levels:           9  (LUT4=4 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 16.921 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.773    13.600    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X97Y127        LUT4 (Prop_lut4_I1_O)        0.326    13.926 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.692    14.618    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_5
    SLICE_X95Y129        LUT4 (Prop_lut4_I1_O)        0.124    14.742 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.742    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]_0
    SLICE_X95Y129        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.536    16.921    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X95Y129        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]/C
                         clock pessimism              0.003    16.924    
                         clock uncertainty           -0.079    16.845    
    SLICE_X95Y129        FDRE (Setup_fdre_C_D)        0.031    16.876    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[1]
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 4.721ns (36.564%)  route 8.191ns (63.436%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 16.920 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.773    13.600    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X97Y127        LUT4 (Prop_lut4_I1_O)        0.326    13.926 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.740    14.666    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_5
    SLICE_X94Y128        LUT5 (Prop_lut5_I2_O)        0.124    14.790 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.000    14.790    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[2]_1[0]
    SLICE_X94Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.535    16.920    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxCI
    SLICE_X94Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    16.923    
                         clock uncertainty           -0.079    16.844    
    SLICE_X94Y128        FDRE (Setup_fdre_C_D)        0.081    16.925    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC1xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.861ns  (logic 4.721ns (36.709%)  route 8.140ns (63.291%))
  Logic Levels:           9  (LUT4=3 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 16.925 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.630    13.457    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X94Y127        LUT4 (Prop_lut4_I2_O)        0.326    13.783 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4__1/O
                         net (fo=14, routed)          0.831    14.615    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_0
    SLICE_X97Y130        LUT5 (Prop_lut5_I2_O)        0.124    14.739 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.739    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]_0[0]
    SLICE_X97Y130        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.540    16.925    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X97Y130        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
                         clock pessimism              0.003    16.928    
                         clock uncertainty           -0.079    16.849    
    SLICE_X97Y130        FDRE (Setup_fdre_C_D)        0.029    16.878    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@15.385ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        12.851ns  (logic 4.721ns (36.737%)  route 8.130ns (63.263%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 16.925 - 15.385 ) 
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.878     1.878    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.750 r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.815    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.240 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.023     7.263    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_6[0]
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.387 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.350     8.737    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I2_O)        0.124     8.861 f  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=8, routed)           1.498    10.360    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X92Y126        LUT4 (Prop_lut4_I2_O)        0.153    10.513 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8/O
                         net (fo=1, routed)           0.432    10.944    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_8_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I5_O)        0.331    11.275 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3__1/O
                         net (fo=59, routed)          0.683    11.959    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_3
    SLICE_X93Y128        LUT5 (Prop_lut5_I3_O)        0.124    12.083 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8/O
                         net (fo=7, routed)           0.627    12.709    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_8_n_0
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.118    12.827 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_2__1/O
                         net (fo=30, routed)          0.630    13.457    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_8
    SLICE_X94Y127        LUT4 (Prop_lut4_I2_O)        0.326    13.783 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_4__1/O
                         net (fo=14, routed)          0.821    14.605    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[2]_0
    SLICE_X97Y129        LUT6 (Prop_lut6_I0_O)        0.124    14.729 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[1]_i_1/O
                         net (fo=1, routed)           0.000    14.729    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]_0[1]
    SLICE_X97Y129        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    17.356    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    12.720 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    15.294    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.385 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         1.540    16.925    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X97Y129        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
                         clock pessimism              0.003    16.928    
                         clock uncertainty           -0.079    16.849    
    SLICE_X97Y129        FDRE (Setup_fdre_C_D)        0.029    16.878    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]
  -------------------------------------------------------------------
                         required time                         16.878    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  2.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.585     0.585    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X111Y117       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDCE (Prop_fdce_C_Q)         0.141     0.726 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.170     0.896    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]_0
    SLICE_X111Y117       LUT6 (Prop_lut6_I5_O)        0.045     0.941 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.941    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X111Y117       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.854     0.854    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X111Y117       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X111Y117       FDCE (Hold_fdce_C_D)         0.091     0.676    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.583     0.583    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X108Y119       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDCE (Prop_fdce_C_Q)         0.164     0.747 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.177     0.924    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X108Y119       LUT6 (Prop_lut6_I5_O)        0.045     0.969 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.969    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X108Y119       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.852     0.852    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X108Y119       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.269     0.583    
    SLICE_X108Y119       FDCE (Hold_fdce_C_D)         0.120     0.703    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.748%)  route 0.386ns (73.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.586     0.586    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.141     0.727 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.386     1.113    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.891     0.891    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y23         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.657    
    RAMB36_X6Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.840    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.588     0.588    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X112Y113       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDCE (Prop_fdce_C_Q)         0.164     0.752 f  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/Q
                         net (fo=5, routed)           0.187     0.939    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountCtrl2StripxD[0]
    SLICE_X112Y113       LUT1 (Prop_lut1_I0_O)        0.045     0.984 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]_i_1/O
                         net (fo=1, routed)           0.000     0.984    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD[0]
    SLICE_X112Y113       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.858     0.858    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X112Y113       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X112Y113       FDCE (Hold_fdce_C_D)         0.120     0.708    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.586     0.586    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X110Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDCE (Prop_fdce_C_Q)         0.141     0.727 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/Q
                         net (fo=47, routed)          0.209     0.936    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg_0
    SLICE_X110Y116       LUT5 (Prop_lut5_I4_O)        0.045     0.981 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1/O
                         net (fo=1, routed)           0.000     0.981    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_i_1_n_0
    SLICE_X110Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.855     0.855    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X110Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg/C
                         clock pessimism             -0.269     0.586    
    SLICE_X110Y116       FDCE (Hold_fdce_C_D)         0.091     0.677    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VidOnxS_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.570     0.570    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X95Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/Q
                         net (fo=6, routed)           0.242     0.953    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]_1[2]
    SLICE_X95Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.998    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]_1[2]
    SLICE_X95Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.838     0.838    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxCI
    SLICE_X95Y128        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.268     0.570    
    SLICE_X95Y128        FDRE (Hold_fdre_C_D)         0.092     0.662    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.244%)  route 0.254ns (57.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.570     0.570    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X95Y127        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_fdre_C_Q)         0.141     0.711 r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/Q
                         net (fo=6, routed)           0.254     0.965    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[0]_4[2]
    SLICE_X95Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.010    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X95Y127        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.837     0.837    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxCI
    SLICE_X95Y127        FDRE                                         r  VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.267     0.570    
    SLICE_X95Y127        FDRE (Hold_fdre_C_D)         0.092     0.662    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.270%)  route 0.492ns (77.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.586     0.586    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.141     0.727 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.492     1.219    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.896     0.896    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y22         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.662    
    RAMB36_X6Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.845    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.270%)  route 0.492ns (77.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.586     0.586    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.141     0.727 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.492     1.219    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.886     0.886    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y24         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.652    
    RAMB36_X6Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.835    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x768  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x768
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x768 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.824%)  route 0.810ns (85.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.586     0.586    VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/ClkVgaxCO
    SLICE_X109Y116       FDCE                                         r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDCE (Prop_fdce_C_Q)         0.141     0.727 r  VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=175, routed)         0.810     1.537    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X6Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x768 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x768
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkout1_buf/O
                         net (fo=272, routed)         0.968     0.968    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y19         RAMB36E1                                     r  VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.005     0.963    
    RAMB36_X6Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.146    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.391    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y21     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X4Y38     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X6Y31     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X4Y34     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X8Y23     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X4Y26     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X7Y19     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X3Y18     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X4Y22     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         15.385      12.493     RAMB36_X4Y39     VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X80Y131    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_472_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X94Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X94Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X97Y129    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y134    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_457_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X80Y131    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_472_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X80Y131    VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_472_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X94Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X94Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X95Y127    VgaHdmiCDxB.HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x768
  To Clock:  clkfbout_clk_vga_hdmi_1024x768

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x768
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.ClkVgaHdmi1024x768xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  FpgaUserCDxB.BUFGClkSysToClkMandelxI/I
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x768xG.BUFGClkSysToClkVgaHdmixI/I



