// Seed: 1784122832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  wire id_13;
  always
  `define pp_14 (  pp_15  ,  pp_16  )  0
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    output uwire id_8,
    output uwire id_9,
    output uwire id_10,
    output wire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    output supply1 id_16,
    input supply1 id_17,
    inout tri id_18,
    output uwire id_19,
    output tri0 id_20,
    input wire id_21,
    input tri1 id_22,
    id_27 = 1 ^ -1,
    input uwire id_23,
    output tri1 id_24,
    output supply0 id_25
);
  assign id_20 = 1;
  id_28 :
  assert property (@(posedge id_27 or 1) -1) begin : LABEL_0
    id_27 = -1;
  end
  wire id_29, id_30 = -1;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_29,
      id_28,
      id_29,
      id_28,
      id_27,
      id_29,
      id_27,
      id_29
  );
  assign id_28 = 1;
  id_31(
      .min(id_28), .id_0(id_16 - id_0), .id_1(-1)
  );
endmodule
