/* m33mu -- an ARMv8-M Emulator
 *
 * Copyright (C) 2025  Daniele Lacamera <root@danielinux.net>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero General Public License as published
 * by the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU Affero General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 *
 * SPDX-License-Identifier: AGPL-3.0-or-later
 *
 */

#include <stdint.h>
#include <stddef.h>
#include <stdio.h>

extern uint32_t _sidata;
extern uint32_t _sdata;
extern uint32_t _edata;
extern uint32_t _sbss;
extern uint32_t _ebss;
extern uint32_t _estack;
extern void __libc_init_array(void);

#define SYSCLK_HZ 64000000u

/* RCC */
#define RCC_BASE          0x44020C00u
#define RCC_AHB2ENR       (*(volatile uint32_t *)(RCC_BASE + 0x8Cu))
#define RCC_APB1LENR      (*(volatile uint32_t *)(RCC_BASE + 0x9Cu))
#define RCC_APB2ENR       (*(volatile uint32_t *)(RCC_BASE + 0xA0u))

/* GPIOA/GPIOB/GPIOD */
#define GPIOA_BASE        0x42020000u
#define GPIOB_BASE        0x42020400u
#define GPIOD_BASE        0x42020C00u
#define GPIO_MODER(x)     (*(volatile uint32_t *)((x) + 0x00u))
#define GPIO_OTYPER(x)    (*(volatile uint32_t *)((x) + 0x04u))
#define GPIO_OSPEEDR(x)   (*(volatile uint32_t *)((x) + 0x08u))
#define GPIO_PUPDR(x)     (*(volatile uint32_t *)((x) + 0x0Cu))
#define GPIO_IDR(x)       (*(volatile uint32_t *)((x) + 0x10u))
#define GPIO_ODR(x)       (*(volatile uint32_t *)((x) + 0x14u))
#define GPIO_BSRR(x)      (*(volatile uint32_t *)((x) + 0x18u))
#define GPIO_AFRL(x)      (*(volatile uint32_t *)((x) + 0x20u))
#define GPIO_AFRH(x)      (*(volatile uint32_t *)((x) + 0x24u))

/* USART3 */
#define USART3_BASE       0x40004800u
#define USART_CR1(b)      (*(volatile uint32_t *)((b) + 0x00u))
#define USART_CR2(b)      (*(volatile uint32_t *)((b) + 0x04u))
#define USART_CR3(b)      (*(volatile uint32_t *)((b) + 0x08u))
#define USART_BRR(b)      (*(volatile uint32_t *)((b) + 0x0Cu))
#define USART_ISR(b)      (*(volatile uint32_t *)((b) + 0x1Cu))
#define USART_ICR(b)      (*(volatile uint32_t *)((b) + 0x20u))
#define USART_RDR(b)      (*(volatile uint32_t *)((b) + 0x24u))
#define USART_TDR(b)      (*(volatile uint32_t *)((b) + 0x28u))

/* SPI1 (STM32H5 style SPI) */
#define SPI1_BASE         0x40013000u
#define SPI_CR1(b)        (*(volatile uint32_t *)((b) + 0x00u))
#define SPI_CR2(b)        (*(volatile uint32_t *)((b) + 0x04u))
#define SPI_CFG1(b)       (*(volatile uint32_t *)((b) + 0x08u))
#define SPI_CFG2(b)       (*(volatile uint32_t *)((b) + 0x0Cu))
#define SPI_SR(b)         (*(volatile uint32_t *)((b) + 0x14u))
#define SPI_IFCR(b)       (*(volatile uint32_t *)((b) + 0x18u))
#define SPI_TXDR(b)       (*(volatile uint32_t *)((b) + 0x20u))
#define SPI_RXDR(b)       (*(volatile uint32_t *)((b) + 0x30u))

#define SPI_CR1_SPE       (1u << 0)
#define SPI_CR1_CSTART    (1u << 9)
#define SPI_SR_RXP        (1u << 0)
#define SPI_SR_EOT        (1u << 3)

/* TPM TIS registers (locality 0) */
#define TPM_ACCESS        0x0000u
#define TPM_STS           0x0018u
#define TPM_DATA_FIFO     0x0024u
#define TPM_BURST_COUNT   0x0019u

#define TPM_STS_VALID     0x80u
#define TPM_STS_COMMAND_READY 0x40u
#define TPM_STS_GO        0x20u
#define TPM_STS_DATA_AVAIL 0x10u

/* SysTick */
#define SYST_CSR          (*(volatile uint32_t *)0xE000E010u)
#define SYST_RVR          (*(volatile uint32_t *)0xE000E014u)
#define SYST_CVR          (*(volatile uint32_t *)0xE000E018u)

/* TIM2..TIM5 */
#define TIM2_BASE         0x40000000u
#define TIM3_BASE         0x40000400u
#define TIM4_BASE         0x40000800u
#define TIM5_BASE         0x40000C00u
#define TIM_CR1(b)        (*(volatile uint32_t *)((b) + 0x00u))
#define TIM_DIER(b)       (*(volatile uint32_t *)((b) + 0x0Cu))
#define TIM_SR(b)         (*(volatile uint32_t *)((b) + 0x10u))
#define TIM_EGR(b)        (*(volatile uint32_t *)((b) + 0x14u))
#define TIM_CNT(b)        (*(volatile uint32_t *)((b) + 0x24u))
#define TIM_PSC(b)        (*(volatile uint32_t *)((b) + 0x28u))
#define TIM_ARR(b)        (*(volatile uint32_t *)((b) + 0x2Cu))

#define TIM_CR1_CEN       (1u << 0)
#define TIM_DIER_UIE      (1u << 0)
#define TIM_SR_UIF        (1u << 0)
#define TIM_EGR_UG        (1u << 0)

/* NVIC (for USART3 IRQ if needed later) */
#define NVIC_ISER1        (*(volatile uint32_t *)0xE000E104u)

static volatile uint32_t global_counter = 0;
static uint32_t static_buf[4] = { 1u, 2u, 3u, 4u };
static uint32_t zero_buf[4];
volatile uint32_t systick_ms = 0;
static volatile uint32_t tim2_ticks = 0;
static volatile uint32_t tim3_ticks = 0;
static volatile uint32_t tim4_ticks = 0;
static volatile uint32_t tim5_ticks = 0;

static uint32_t add_pair(uint32_t a, uint32_t b)
{
    return a + b;
}

static void touch_stack(uint32_t *sp_before, uint32_t *sp_after)
{
    uint32_t tmp = 0xAA55AA55u;
    *sp_before = (uint32_t)__builtin_frame_address(0);
    tmp ^= 0x11111111u;
    *sp_after = (uint32_t)__builtin_frame_address(0);
    global_counter += tmp;
}

static void tests(void)
{
    uint32_t sp1 = 0;
    uint32_t sp2 = 0;
    uint32_t sum = 0;

    sum = add_pair(static_buf[0], static_buf[3]);
    static_buf[1] = sum;

    touch_stack(&sp1, &sp2);

    if (sp1 != 0u) {
        global_counter += 1u;
    }
    if (sp2 != 0u) {
        global_counter += 1u;
    }

    if (zero_buf[0] == 0 && zero_buf[3] == 0) {
        global_counter += 1u;
    }

    /* ISA sweeper disabled for now */
}

static void gpio_config_usart3_pd8_pd9(void)
{
    uint32_t v;
    /* Enable GPIOD clock (AHB2ENR bit3) */
    RCC_AHB2ENR |= (1u << 3);
    /* PD8/PD9 to AF7 */
    v = GPIO_MODER(GPIOD_BASE);
    v &= ~((3u << (8u * 2u)) | (3u << (9u * 2u)));
    v |= (2u << (8u * 2u)) | (2u << (9u * 2u)); /* AF mode */
    GPIO_MODER(GPIOD_BASE) = v;

    v = GPIO_OTYPER(GPIOD_BASE);
    v &= ~((1u << 8) | (1u << 9));
    GPIO_OTYPER(GPIOD_BASE) = v;

    v = GPIO_OSPEEDR(GPIOD_BASE);
    v &= ~((3u << (8u * 2u)) | (3u << (9u * 2u)));
    v |= (2u << (8u * 2u)) | (2u << (9u * 2u)); /* high speed */
    GPIO_OSPEEDR(GPIOD_BASE) = v;

    v = GPIO_PUPDR(GPIOD_BASE);
    v &= ~((3u << (8u * 2u)) | (3u << (9u * 2u)));
    v |= (1u << (9u * 2u)); /* pull-up RX, none TX */
    GPIO_PUPDR(GPIOD_BASE) = v;

    /* AFRH pins 8..15 */
    v = GPIO_AFRH(GPIOD_BASE);
    v &= ~((0xFu << ((8u - 8u) * 4u)) | (0xFu << ((9u - 8u) * 4u)));
    v |= (7u << ((8u - 8u) * 4u)) | (7u << ((9u - 8u) * 4u));
    GPIO_AFRH(GPIOD_BASE) = v;
}

static void gpio_config_spi1_pa4_pa7(void)
{
    uint32_t v;
    /* Enable GPIOA clock (AHB2ENR bit0) */
    RCC_AHB2ENR |= (1u << 0);

    /* PA4..PA7 to AF5 (SPI1_NSS/SCK/MISO/MOSI) */
    v = GPIO_MODER(GPIOA_BASE);
    v &= ~((3u << (4u * 2u)) | (3u << (5u * 2u)) | (3u << (6u * 2u)) | (3u << (7u * 2u)));
    v |= (2u << (4u * 2u)) | (2u << (5u * 2u)) | (2u << (6u * 2u)) | (2u << (7u * 2u));
    GPIO_MODER(GPIOA_BASE) = v;

    v = GPIO_OTYPER(GPIOA_BASE);
    v &= ~((1u << 4) | (1u << 5) | (1u << 6) | (1u << 7));
    GPIO_OTYPER(GPIOA_BASE) = v;

    v = GPIO_OSPEEDR(GPIOA_BASE);
    v &= ~((3u << (4u * 2u)) | (3u << (5u * 2u)) | (3u << (6u * 2u)) | (3u << (7u * 2u)));
    v |= (2u << (4u * 2u)) | (2u << (5u * 2u)) | (2u << (6u * 2u)) | (2u << (7u * 2u));
    GPIO_OSPEEDR(GPIOA_BASE) = v;

    v = GPIO_PUPDR(GPIOA_BASE);
    v &= ~((3u << (4u * 2u)) | (3u << (5u * 2u)) | (3u << (6u * 2u)) | (3u << (7u * 2u)));
    GPIO_PUPDR(GPIOA_BASE) = v;

    v = GPIO_AFRL(GPIOA_BASE);
    v &= ~((0xFu << (4u * 4u)) | (0xFu << (5u * 4u)) | (0xFu << (6u * 4u)) | (0xFu << (7u * 4u)));
    v |= (5u << (4u * 4u)) | (5u << (5u * 4u)) | (5u << (6u * 4u)) | (5u << (7u * 4u));
    GPIO_AFRL(GPIOA_BASE) = v;
}

static void gpio_config_spi_cs_pb0(void)
{
    uint32_t v;
    /* Enable GPIOB clock (AHB2ENR bit1) */
    RCC_AHB2ENR |= (1u << 1);
    /* PB0 as general purpose output */
    v = GPIO_MODER(GPIOB_BASE);
    v &= ~(3u << (0u * 2u));
    v |= (1u << (0u * 2u));
    GPIO_MODER(GPIOB_BASE) = v;
    /* push-pull */
    v = GPIO_OTYPER(GPIOB_BASE);
    v &= ~(1u << 0);
    GPIO_OTYPER(GPIOB_BASE) = v;
    /* high speed */
    v = GPIO_OSPEEDR(GPIOB_BASE);
    v &= ~(3u << (0u * 2u));
    v |= (2u << (0u * 2u));
    GPIO_OSPEEDR(GPIOB_BASE) = v;
    /* no pull */
    v = GPIO_PUPDR(GPIOB_BASE);
    v &= ~(3u << (0u * 2u));
    GPIO_PUPDR(GPIOB_BASE) = v;
    /* default CS high */
    GPIO_BSRR(GPIOB_BASE) = (1u << 0);
}

static void gpio_config_tpm_cs_pb1(void)
{
    uint32_t v;
    /* Enable GPIOB clock (AHB2ENR bit1) */
    RCC_AHB2ENR |= (1u << 1);
    /* PB1 as general purpose output */
    v = GPIO_MODER(GPIOB_BASE);
    v &= ~(3u << (1u * 2u));
    v |= (1u << (1u * 2u));
    GPIO_MODER(GPIOB_BASE) = v;
    /* push-pull */
    v = GPIO_OTYPER(GPIOB_BASE);
    v &= ~(1u << 1);
    GPIO_OTYPER(GPIOB_BASE) = v;
    /* high speed */
    v = GPIO_OSPEEDR(GPIOB_BASE);
    v &= ~(3u << (1u * 2u));
    v |= (2u << (1u * 2u));
    GPIO_OSPEEDR(GPIOB_BASE) = v;
    /* no pull */
    v = GPIO_PUPDR(GPIOB_BASE);
    v &= ~(3u << (1u * 2u));
    GPIO_PUPDR(GPIOB_BASE) = v;
    /* default CS high */
    GPIO_BSRR(GPIOB_BASE) = (1u << 1);
}

static void spi_cs_assert(void)
{
    GPIO_BSRR(GPIOB_BASE) = (1u << (0 + 16));
}

static void spi_cs_deassert(void)
{
    GPIO_BSRR(GPIOB_BASE) = (1u << 0);
}

static void tpm_cs_assert(void)
{
    GPIO_BSRR(GPIOB_BASE) = (1u << (1 + 16));
}

static void tpm_cs_deassert(void)
{
    GPIO_BSRR(GPIOB_BASE) = (1u << 1);
}

static void usart3_init_115200(void)
{
    uint32_t brr;
    /* Enable USART3 clock (APB1LENR bit18) */
    RCC_APB1LENR |= (1u << 18);
    /* Disable before config */
    USART_CR1(USART3_BASE) = 0;
    USART_CR2(USART3_BASE) = 0;
    USART_CR3(USART3_BASE) = 0;
    /* Baudrate */
    brr = SYSCLK_HZ / 115200u;
    USART_BRR(USART3_BASE) = brr;
    /* 8N1: UE, TE, RE */
    USART_CR1(USART3_BASE) = (1u << 0) | (1u << 2) | (1u << 3);
}

void usart3_putc(char c)
{
    while ((USART_ISR(USART3_BASE) & (1u << 7)) == 0u) {
    }
    USART_TDR(USART3_BASE) = (uint32_t)c;
}

static void spi1_init(void)
{
    /* Enable SPI1 clock (APB2ENR bit12) */
    RCC_APB2ENR |= (1u << 12);
    gpio_config_spi1_pa4_pa7();
    gpio_config_spi_cs_pb0();
    gpio_config_tpm_cs_pb1();

    /* Minimal SPI setup: enable peripheral, keep defaults for size/mode */
    SPI_CR1(SPI1_BASE) = 0;
    SPI_CFG1(SPI1_BASE) = 0;
    SPI_CFG2(SPI1_BASE) = 0;
    SPI_CR1(SPI1_BASE) = SPI_CR1_SPE;
}

static void spi1_xfer_bytes(const uint8_t *tx, uint8_t *rx, uint32_t len)
{
    uint32_t i;
    uint8_t in;
    if (len == 0u) {
        return;
    }
    SPI_CR2(SPI1_BASE) = (SPI_CR2(SPI1_BASE) & ~0xFFFFu) | (len & 0xFFFFu);
    SPI_CR1(SPI1_BASE) |= SPI_CR1_CSTART;
    for (i = 0; i < len; ++i) {
        uint8_t out = tx ? tx[i] : 0xFFu;
        SPI_TXDR(SPI1_BASE) = out;
        while ((SPI_SR(SPI1_BASE) & SPI_SR_RXP) == 0u) {
        }
        in = (uint8_t)SPI_RXDR(SPI1_BASE);
        if (rx != 0) {
            rx[i] = in;
        }
    }
    while ((SPI_SR(SPI1_BASE) & SPI_SR_EOT) == 0u) {
    }
    SPI_IFCR(SPI1_BASE) = (1u << 3);
}

static uint8_t spi1_xfer_byte(uint8_t out)
{
    uint8_t in = 0;
    spi1_xfer_bytes(&out, &in, 1u);
    return in;
}

static void spiflash_write_enable(void)
{
    uint8_t cmd = 0x06u;
    spi_cs_assert();
    spi1_xfer_bytes(&cmd, 0, 1u);
    spi_cs_deassert();
}

static void spiflash_read_id(uint8_t *id)
{
    uint8_t tx[4] = { 0x9Fu, 0xFFu, 0xFFu, 0xFFu };
    spi_cs_assert();
    spi1_xfer_bytes(tx, id, 4u);
    spi_cs_deassert();
}

static void spiflash_read_id_no_cs(uint8_t *id)
{
    uint8_t tx[4] = { 0x9Fu, 0xFFu, 0xFFu, 0xFFu };
    spi1_xfer_bytes(tx, id, 4u);
}

static int tpm_tis_wait_ready(void)
{
    uint32_t i;
    for (i = 0; i < 32u; ++i) {
        uint8_t v = spi1_xfer_byte(0xFFu);
        if (v == 0x01u) {
            return 1;
        }
    }
    return 0;
}

static void tpm_tis_read(uint16_t addr, uint8_t *buf, uint32_t len)
{
    uint8_t hdr[4];
    uint32_t i;
    if (len == 0u) {
        return;
    }
    hdr[0] = (uint8_t)(0x80u | (uint8_t)(len - 1u));
    hdr[1] = 0xD4u;
    hdr[2] = (uint8_t)(addr >> 8);
    hdr[3] = (uint8_t)(addr & 0xFFu);
    tpm_cs_assert();
    spi1_xfer_bytes(hdr, 0, 4u);
    (void)tpm_tis_wait_ready();
    for (i = 0; i < len; ++i) {
        buf[i] = spi1_xfer_byte(0xFFu);
    }
    tpm_cs_deassert();
}

static void tpm_tis_write(uint16_t addr, const uint8_t *buf, uint32_t len)
{
    uint8_t hdr[4];
    uint32_t i;
    if (len == 0u) {
        return;
    }
    hdr[0] = (uint8_t)(len - 1u);
    hdr[1] = 0xD4u;
    hdr[2] = (uint8_t)(addr >> 8);
    hdr[3] = (uint8_t)(addr & 0xFFu);
    tpm_cs_assert();
    spi1_xfer_bytes(hdr, 0, 4u);
    (void)tpm_tis_wait_ready();
    for (i = 0; i < len; ++i) {
        (void)spi1_xfer_byte(buf[i]);
    }
    tpm_cs_deassert();
}

static uint32_t spiflash_size_from_jedec(uint8_t density)
{
    /* JEDEC density encodes size in bits as 2^N. Convert to bytes. */
    if (density >= 3u && density < 32u) {
        return 1u << (density - 3u);
    }
    return 0u;
}

static void spiflash_print_size(uint32_t size_bytes)
{
    uint32_t size_bits = size_bytes * 8u;
    if (size_bytes == 0u) {
        printf("Flash size: unknown\r\n");
        return;
    }
    printf("Flash size: %lu bits\r\n", (unsigned long)size_bits);
    if (size_bytes >= (1024u * 1024u)) {
        uint32_t mb = size_bytes / (1024u * 1024u);
        printf("Flash size: %lu MB\r\n", (unsigned long)mb);
    } else if (size_bytes >= 1024u) {
        uint32_t kb = size_bytes / 1024u;
        printf("Flash size: %lu KB\r\n", (unsigned long)kb);
    } else {
        printf("Flash size: %lu bytes\r\n", (unsigned long)size_bytes);
    }
}

static void spiflash_sector_erase(uint32_t addr)
{
    uint8_t tx[4];
    tx[0] = 0x20u;
    tx[1] = (uint8_t)(addr >> 16);
    tx[2] = (uint8_t)(addr >> 8);
    tx[3] = (uint8_t)(addr);
    spiflash_write_enable();
    spi_cs_assert();
    spi1_xfer_bytes(tx, 0, 4u);
    spi_cs_deassert();
}

static void spiflash_page_program(uint32_t addr, const uint8_t *data, uint32_t len)
{
    uint8_t tx[4 + 32];
    uint32_t i;
    if (len > 32u) {
        len = 32u;
    }
    tx[0] = 0x02u;
    tx[1] = (uint8_t)(addr >> 16);
    tx[2] = (uint8_t)(addr >> 8);
    tx[3] = (uint8_t)(addr);
    for (i = 0; i < len; ++i) {
        tx[4u + i] = data[i];
    }
    spiflash_write_enable();
    spi_cs_assert();
    spi1_xfer_bytes(tx, 0, 4u + len);
    spi_cs_deassert();
}

static void spiflash_read(uint32_t addr, uint8_t *data, uint32_t len)
{
    uint8_t tx[4 + 32];
    uint8_t rx[4 + 32];
    uint32_t i;
    if (len > 32u) {
        len = 32u;
    }
    tx[0] = 0x03u;
    tx[1] = (uint8_t)(addr >> 16);
    tx[2] = (uint8_t)(addr >> 8);
    tx[3] = (uint8_t)(addr);
    for (i = 0; i < len; ++i) {
        tx[4u + i] = 0xFFu;
    }
    spi_cs_assert();
    spi1_xfer_bytes(tx, rx, 4u + len);
    spi_cs_deassert();
    for (i = 0; i < len; ++i) {
        data[i] = rx[4u + i];
    }
}

void SysTick_Handler(void)
{
    systick_ms++;
}

void TIM2_IRQHandler(void)
{
    TIM_SR(TIM2_BASE) &= ~TIM_SR_UIF;
    tim2_ticks++;
}

void TIM3_IRQHandler(void)
{
    TIM_SR(TIM3_BASE) &= ~TIM_SR_UIF;
    tim3_ticks++;
}

void TIM4_IRQHandler(void)
{
    TIM_SR(TIM4_BASE) &= ~TIM_SR_UIF;
    tim4_ticks++;
}

void TIM5_IRQHandler(void)
{
    TIM_SR(TIM5_BASE) &= ~TIM_SR_UIF;
    tim5_ticks++;
}

static void systick_init_1ms(void)
{
    /* Use processor clock, 1ms tick */
    SYST_CSR = 0;
    SYST_RVR = (SYSCLK_HZ / 1000u) - 1u;
    SYST_CVR = 0;
    SYST_CSR = (1u << 0) | (1u << 1) | (1u << 2); /* ENABLE | TICKINT | CLKSOURCE */
}

static void delay_ms(uint32_t ms)
{
    uint32_t start = systick_ms;
    while ((uint32_t)(systick_ms - start) < ms) {
        __asm volatile("wfi");
    }
}

static void tim_init_basic(void)
{
    uint32_t psc = (SYSCLK_HZ / 1000000u) - 1u; /* 1 MHz timer clock */
    /* Enable TIM2-5 clocks */
    RCC_APB1LENR |= (1u << 0) | (1u << 1) | (1u << 2) | (1u << 3);

    /* TIM2: 10 ms */
    TIM_CR1(TIM2_BASE) = 0;
    TIM_PSC(TIM2_BASE) = psc;
    TIM_ARR(TIM2_BASE) = 10000u - 1u;
    TIM_EGR(TIM2_BASE) = TIM_EGR_UG;
    TIM_DIER(TIM2_BASE) = TIM_DIER_UIE;
    TIM_CR1(TIM2_BASE) = TIM_CR1_CEN;

    /* TIM3: 20 ms */
    TIM_CR1(TIM3_BASE) = 0;
    TIM_PSC(TIM3_BASE) = psc;
    TIM_ARR(TIM3_BASE) = 20000u - 1u;
    TIM_EGR(TIM3_BASE) = TIM_EGR_UG;
    TIM_DIER(TIM3_BASE) = TIM_DIER_UIE;
    TIM_CR1(TIM3_BASE) = TIM_CR1_CEN;

    /* TIM4: 40 ms */
    TIM_CR1(TIM4_BASE) = 0;
    TIM_PSC(TIM4_BASE) = psc;
    TIM_ARR(TIM4_BASE) = 40000u - 1u;
    TIM_EGR(TIM4_BASE) = TIM_EGR_UG;
    TIM_DIER(TIM4_BASE) = TIM_DIER_UIE;
    TIM_CR1(TIM4_BASE) = TIM_CR1_CEN;

    /* TIM5: 80 ms */
    TIM_CR1(TIM5_BASE) = 0;
    TIM_PSC(TIM5_BASE) = psc;
    TIM_ARR(TIM5_BASE) = 80000u - 1u;
    TIM_EGR(TIM5_BASE) = TIM_EGR_UG;
    TIM_DIER(TIM5_BASE) = TIM_DIER_UIE;
    TIM_CR1(TIM5_BASE) = TIM_CR1_CEN;

    /* Enable TIM2..TIM5 IRQs in NVIC (IRQs 45-48) */
    NVIC_ISER1 = (1u << 13) | (1u << 14) | (1u << 15) | (1u << 16);
}

int main(void)
{
    const uint32_t test_addr = 0u;
    uint8_t jedec[4] = { 0 };
    uint8_t jedec_no_cs[4] = { 0 };
    uint8_t tx_data[16];
    uint8_t rx_data[16];
    uint32_t size_bytes = 0;
    uint32_t i;
    uint32_t errors = 0;
    volatile uint8_t *mmap = (volatile uint8_t *)0x60000000u;
    uint8_t tpm_buf[16];

    gpio_config_usart3_pd8_pd9();
    usart3_init_115200();
    systick_init_1ms();
    delay_ms(2000u);
    printf("Test started.\r\n");
    printf("Testing timers...\r\n");
    tests();
    tim_init_basic();
    {
        uint32_t last = 0;
        uint32_t prints = 0;
        uint32_t timers_ok = 0;
        for (;;) {
            uint32_t now = systick_ms;
            if (!timers_ok) {
                if (tim2_ticks >= 5u && tim3_ticks >= 3u && tim4_ticks >= 2u && tim5_ticks >= 1u) {
                    printf("Timers OK\r\n");
                    timers_ok = 1u;
                }
                __asm volatile("wfi");
                continue;
            }
            if ((now - last) >= 1000u) {
                if (last == 0) {
                    printf("Testing Systick...\r\n");
                    /* SPI flash probe + basic erase/write/read + mmap readback */
                    printf("SPI flash test start\r\n");
                    spi1_init();
                    printf("JEDEC read without CS (expect FF):\r\n");
                    spiflash_read_id_no_cs(jedec_no_cs);
                    printf("JEDEC no-CS: %02x %02x %02x\r\n",
                           jedec_no_cs[0], jedec_no_cs[1], jedec_no_cs[2]);
                    spiflash_read_id(jedec);
                    size_bytes = spiflash_size_from_jedec(jedec[3]);
                    printf("JEDEC ID: %02x %02x %02x\r\n", jedec[0], jedec[1], jedec[2]);
                    if (size_bytes != 0u) {
                        spiflash_print_size(size_bytes);
                    } else {
                        printf("Flash size: unknown (density 0x%02x)\r\n", jedec[3]);
                    }

                    for (i = 0; i < sizeof(tx_data); ++i) {
                        tx_data[i] = (uint8_t)(0xA5u ^ (uint8_t)i);
                    }

                    spiflash_sector_erase(test_addr);
                    delay_ms(10u);
                    spiflash_page_program(test_addr, tx_data, sizeof(tx_data));
                    spiflash_read(test_addr, rx_data, sizeof(rx_data));
                    for (i = 0; i < sizeof(tx_data); ++i) {
                        if (rx_data[i] != tx_data[i]) {
                            errors++;
                        }
                    }
                    if (errors == 0u) {
                        printf("SPI read/write OK\r\n");
                    } else {
                        printf("SPI read/write errors: %lu\r\n", (unsigned long)errors);
                        __asm volatile("bkpt #0x7e");
                    }

                    printf("MMAP read @0x60000000:\r\n");
                    for (i = 0; i < sizeof(tx_data); ++i) {
                        printf("%02x ", mmap[i]);
                    }
                    printf("\r\n");

                    printf("TPM TIS test start\r\n");
                    tpm_tis_read(TPM_ACCESS, tpm_buf, 1u);
                    printf("TPM_ACCESS: %02x\r\n", tpm_buf[0]);
                    if (tpm_buf[0] == 0xFFu) {
                        __asm volatile("bkpt #0x7e");
                    }
                    tpm_buf[0] = 0x02u; /* request locality */
                    tpm_tis_write(TPM_ACCESS, tpm_buf, 1u);
                    tpm_tis_read(TPM_STS, tpm_buf, 1u);
                    printf("TPM_STS: %02x\r\n", tpm_buf[0]);
                    if (tpm_buf[0] == 0xFFu) {
                        __asm volatile("bkpt #0x7e");
                    }
                    tpm_tis_read(TPM_BURST_COUNT, tpm_buf, 2u);
                    printf("TPM_BURST: %02x%02x\r\n", tpm_buf[1], tpm_buf[0]);
                    if (tpm_buf[0] == 0xFFu && tpm_buf[1] == 0xFFu) {
                        __asm volatile("bkpt #0x7e");
                    }

                    {
                        uint8_t cmd[12] = {
                            0x80u, 0x01u, 0x00u, 0x00u, 0x00u, 0x0Cu,
                            0x00u, 0x00u, 0x01u, 0x44u, 0x00u, 0x00u
                        };
                        uint8_t sts = TPM_STS_COMMAND_READY;
                        tpm_tis_write(TPM_STS, &sts, 1u);
                        tpm_tis_write(TPM_DATA_FIFO, cmd, sizeof(cmd));
                        sts = TPM_STS_GO;
                        tpm_tis_write(TPM_STS, &sts, 1u);
                        for (i = 0; i < 64u; ++i) {
                            tpm_tis_read(TPM_STS, tpm_buf, 1u);
                            if ((tpm_buf[0] & TPM_STS_DATA_AVAIL) != 0u) {
                                break;
                            }
                        }
                        tpm_tis_read(TPM_DATA_FIFO, tpm_buf, 10u);
                        printf("TPM2_Startup rsp: ");
                        for (i = 0; i < 10u; ++i) {
                            printf("%02x ", tpm_buf[i]);
                        }
                        printf("\r\n");
                        {
                            uint32_t all_ff = 1u;
                            for (i = 0; i < 10u; ++i) {
                                if (tpm_buf[i] != 0xFFu) {
                                    all_ff = 0u;
                                    break;
                                }
                            }
                            if (all_ff) {
                                __asm volatile("bkpt #0x7e");
                            }
                        }
                    }
                }
                last = now;
                printf("Hello, world!\r\n");
                prints++;
                if (prints >= 5u) {
                    printf("Systick test OK!\r\n");
                    delay_ms(2000u);
                    __asm volatile("bkpt #0x7f");
                }
            }
            __asm volatile("wfi");
        }
    }
    asm volatile("bkpt #0x7e");
    while (1) {
        /* stay here */
    }

}

void Reset_Handler(void)
{
    uint32_t *src;
    uint32_t *dst;

    /* Copy .data from flash to RAM */
    src = &_sidata;
    for (dst = &_sdata; dst < &_edata; ) {
        *dst++ = *src++;
    }

    /* Zero .bss */
    for (dst = &_sbss; dst < &_ebss; ) {
        *dst++ = 0u;
    }

    __libc_init_array();
    main();
}

void HardFault_Handler(void)
{
    __asm volatile("bkpt #0x7e");
    while (1) {
        /* stay here */
    }
}

void UsageFault_Handler(void)
{
    __asm volatile("bkpt #0x7e");
    while (1) {
        /* stay here */
    }
}
