<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>3.936</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.936</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>3.936</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>1.064</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>1.064</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>1.064</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>1.064</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>2</BRAM>
      <CLB>0</CLB>
      <DSP>12</DSP>
      <FF>3508</FF>
      <LATCH>0</LATCH>
      <LUT>2220</LUT>
      <SRL>124</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="SgdLR" DISPNAME="inst" RTLNAME="SgdLR">
      <SubModules count="9">faddfsub_32ns_32ns_32_10_full_dsp_1_U16 fdiv_32ns_32ns_32_30_no_dsp_1_U17 fexp_32ns_32ns_32_31_full_dsp_1_U19 fmul_32ns_32ns_32_8_max_dsp_1_U20 gradient_U grp_SgdLR_Pipeline_DOT_fu_93 grp_SgdLR_Pipeline_GRAD_fu_103 grp_SgdLR_Pipeline_UPDATE_fu_112 sitofp_32ns_32_7_no_dsp_1_U18</SubModules>
      <Resources BRAM="2" DSP="12" FF="3508" LUT="2220"/>
      <LocalResources FF="289" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U16" BINDMODULE="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_10_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U16" RTLNAME="SgdLR_faddfsub_32ns_32ns_32_10_full_dsp_1">
      <Resources DSP="2" FF="362" LUT="193"/>
      <LocalResources FF="97" LUT="2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="EPOCH_TRAINING_INST" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U16" SOURCE="benchmarks/rosetta/spam-filter/src/sgd.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="EPOCH_TRAINING_INST" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U16" SOURCE="benchmarks/rosetta/spam-filter/src/sgd.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_assign"/>
    </RtlModule>
    <RtlModule CELL="inst/fdiv_32ns_32ns_32_30_no_dsp_1_U17" BINDMODULE="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_30_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U17" RTLNAME="SgdLR_fdiv_32ns_32ns_32_30_no_dsp_1">
      <Resources FF="1412" LUT="773"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="EPOCH_TRAINING_INST" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U17" SOURCE="benchmarks/rosetta/spam-filter/src/sgd.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="prob"/>
    </RtlModule>
    <RtlModule CELL="inst/fexp_32ns_32ns_32_31_full_dsp_1_U19" BINDMODULE="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="fexp_32ns_32ns_32_31_full_dsp_1" DISPNAME="fexp_32ns_32ns_32_31_full_dsp_1_U19" RTLNAME="SgdLR_fexp_32ns_32ns_32_31_full_dsp_1">
      <Resources DSP="7" FF="669" LUT="693"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="30" LOOP="EPOCH_TRAINING_INST" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_31_full_dsp_1_U19" SOURCE="benchmarks/rosetta/spam-filter/src/sgd.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_8_max_dsp_1_U20" BINDMODULE="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="fmul_32ns_32ns_32_8_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_8_max_dsp_1_U20" RTLNAME="SgdLR_fmul_32ns_32ns_32_8_max_dsp_1">
      <Resources DSP="3" FF="223" LUT="84"/>
      <LocalResources FF="96" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/gradient_U" BINDMODULE="SgdLR_gradient_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="gradient_RAM_AUTO_1R1W" DISPNAME="gradient_U" RTLNAME="SgdLR_gradient_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="gradient_U" SOURCE="benchmarks/rosetta/spam-filter/src/sgd.cpp:56" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="gradient"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93" DEPTH="1" TYPE="function" MODULENAME="SgdLR_Pipeline_DOT" DISPNAME="grp_SgdLR_Pipeline_DOT_fu_93" RTLNAME="SgdLR_SgdLR_Pipeline_DOT">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="206" LUT="188"/>
      <LocalResources FF="204" LUT="156"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_DOT_fu_93/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SgdLR_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103" DEPTH="1" TYPE="function" MODULENAME="SgdLR_Pipeline_GRAD" DISPNAME="grp_SgdLR_Pipeline_GRAD_fu_103" RTLNAME="SgdLR_SgdLR_Pipeline_GRAD">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="76" LUT="67"/>
      <LocalResources FF="74" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_GRAD_fu_103/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SgdLR_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112" DEPTH="1" TYPE="function" MODULENAME="SgdLR_Pipeline_UPDATE" DISPNAME="grp_SgdLR_Pipeline_UPDATE_fu_112" RTLNAME="SgdLR_SgdLR_Pipeline_UPDATE">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="82" LUT="78"/>
      <LocalResources FF="80" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U" BINDMODULE="SgdLR_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="SgdLR_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="47"/>
    </RtlModule>
    <RtlModule CELL="inst/sitofp_32ns_32_7_no_dsp_1_U18" BINDMODULE="SgdLR_sitofp_32ns_32_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="sitofp_32ns_32_7_no_dsp_1" DISPNAME="sitofp_32ns_32_7_no_dsp_1_U18" RTLNAME="SgdLR_sitofp_32ns_32_7_no_dsp_1">
      <Resources FF="189" LUT="125"/>
      <LocalResources FF="8"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.929" DATAPATH_LOGIC_DELAY="1.061" DATAPATH_NET_DELAY="2.868" ENDPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D" LOGIC_LEVELS="3" MAX_FANOUT="99" SLACK="1.064" STARTPOINT_PIN="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/C">
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g10_b21" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="select_ln60_reg_256_reg[0]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="training_id_fu_64_reg[4]/C">
      <CELL NAME="training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
      <CELL NAME="select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="select_ln60_reg_256_reg[1]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="training_id_fu_64_reg[4]/C">
      <CELL NAME="training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
      <CELL NAME="select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="select_ln60_reg_256_reg[2]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="training_id_fu_64_reg[4]/C">
      <CELL NAME="training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
      <CELL NAME="select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.173" DATAPATH_LOGIC_DELAY="0.937" DATAPATH_NET_DELAY="2.236" ENDPOINT_PIN="select_ln60_reg_256_reg[3]/R" LOGIC_LEVELS="2" MAX_FANOUT="7" SLACK="1.219" STARTPOINT_PIN="training_id_fu_64_reg[4]/C">
      <CELL NAME="training_id_fu_64_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="589"/>
      <CELL NAME="select_ln60_reg_256[6]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256[6]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="select_ln60_reg_256_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="616"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/SgdLR_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/SgdLR_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/SgdLR_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/SgdLR_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/SgdLR_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/SgdLR_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Jun 23 07:21:03 -03 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="spam"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

