Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb  3 16:33:41 2026
| Host         : SFH0760-CSGBX74 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file trafficLight_top_timing_summary_routed.rpt -pb trafficLight_top_timing_summary_routed.pb -rpx trafficLight_top_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficLight_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.333        0.000                      0                   82        0.242        0.000                      0                   82        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.333        0.000                      0                   82        0.242        0.000                      0                   82        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 2.786ns (49.182%)  route 2.879ns (50.817%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  DUT/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    DUT/cnt_reg[24]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.816 r  DUT/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.816    DUT/cnt_reg[28]_i_1_n_6
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    DUT/CLK
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[29]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    DUT/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.765ns (48.993%)  route 2.879ns (51.007%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  DUT/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    DUT/cnt_reg[24]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.795 r  DUT/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.795    DUT/cnt_reg[28]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    DUT/CLK
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    DUT/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.691ns (48.316%)  route 2.879ns (51.684%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  DUT/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    DUT/cnt_reg[24]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.721 r  DUT/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.721    DUT/cnt_reg[28]_i_1_n_5
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    DUT/CLK
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[30]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    DUT/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 2.675ns (48.167%)  route 2.879ns (51.833%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  DUT/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.482    DUT/cnt_reg[24]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.705 r  DUT/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.705    DUT/cnt_reg[28]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    DUT/CLK
    SLICE_X1Y21          FDRE                                         r  DUT/cnt_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.062    15.149    DUT/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.672ns (48.139%)  route 2.879ns (51.861%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  DUT/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.702    DUT/cnt_reg[24]_i_1_n_6
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.651ns (47.942%)  route 2.879ns (52.058%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.681 r  DUT/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.681    DUT/cnt_reg[24]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.577ns (47.236%)  route 2.879ns (52.764%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.607 r  DUT/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.607    DUT/cnt_reg[24]_i_1_n_5
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.561ns (47.081%)  route 2.879ns (52.919%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  DUT/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.368    DUT/cnt_reg[20]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.591 r  DUT/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.591    DUT/cnt_reg[24]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.558ns (47.051%)  route 2.879ns (52.949%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.588 r  DUT/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.588    DUT/cnt_reg[20]_i_1_n_6
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 DUT/cntmax_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.537ns (46.846%)  route 2.879ns (53.154%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    DUT/CLK
    SLICE_X3Y16          FDRE                                         r  DUT/cntmax_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  DUT/cntmax_reg[27]/Q
                         net (fo=10, routed)          1.281     6.889    DUT/cntmax_reg_n_0_[27]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.124     7.013 r  DUT/cnt1_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.013    DUT/cnt1_carry__2_i_8_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.545 f  DUT/cnt1_carry__2/CO[3]
                         net (fo=37, routed)          1.597     9.142    DUT/cnt1_carry__2_n_0
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.124     9.266 r  DUT/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.266    DUT/cnt[0]_i_7_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.798 r  DUT/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.798    DUT/cnt_reg[0]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.912 r  DUT/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    DUT/cnt_reg[4]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.026 r  DUT/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.026    DUT/cnt_reg[8]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.140 r  DUT/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    DUT/cnt_reg[12]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  DUT/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    DUT/cnt_reg[16]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.567 r  DUT/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.567    DUT/cnt_reg[20]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    DUT/CLK
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    DUT/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DUT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  DUT/FSM_sequential_state_reg[2]/Q
                         net (fo=12, routed)          0.117     1.737    DUT/state[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.098     1.835 r  DUT/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    DUT/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.593    DUT/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 DUT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.212ns (50.832%)  route 0.205ns (49.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  DUT/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.205     1.841    DUT/state[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.048     1.889 r  DUT/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    DUT/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131     1.603    DUT/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 DUT/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/light_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.212ns (48.682%)  route 0.223ns (51.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  DUT/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.223     1.860    DUT/state[1]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.048     1.908 r  DUT/light[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    DUT/light[3]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  DUT/light_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    DUT/CLK
    SLICE_X2Y16          FDRE                                         r  DUT/light_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.618    DUT/light_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DUT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.475%)  route 0.205ns (49.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  DUT/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.205     1.841    DUT/state[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.886 r  DUT/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    DUT/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.120     1.592    DUT/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 DUT/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/light_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.326%)  route 0.223ns (51.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X2Y17          FDRE                                         r  DUT/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  DUT/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.223     1.860    DUT/state[1]
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.045     1.905 r  DUT/light[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    DUT/light[2]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  DUT/light_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    DUT/CLK
    SLICE_X2Y16          FDRE                                         r  DUT/light_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.608    DUT/light_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 DUT/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    DUT/CLK
    SLICE_X1Y17          FDRE                                         r  DUT/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUT/cnt_reg[15]/Q
                         net (fo=2, routed)           0.169     1.782    DUT/cnt_reg[15]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  DUT/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    DUT/cnt[12]_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  DUT/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    DUT/cnt_reg[12]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  DUT/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    DUT/CLK
    SLICE_X1Y17          FDRE                                         r  DUT/cnt_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    DUT/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DUT/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    DUT/CLK
    SLICE_X1Y16          FDRE                                         r  DUT/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DUT/cnt_reg[11]/Q
                         net (fo=3, routed)           0.170     1.784    DUT/cnt_reg[11]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  DUT/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    DUT/cnt[8]_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  DUT/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    DUT/cnt_reg[8]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  DUT/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    DUT/CLK
    SLICE_X1Y16          FDRE                                         r  DUT/cnt_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    DUT/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DUT/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    DUT/CLK
    SLICE_X1Y18          FDRE                                         r  DUT/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DUT/cnt_reg[19]/Q
                         net (fo=3, routed)           0.170     1.782    DUT/cnt_reg[19]
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  DUT/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.827    DUT/cnt[16]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  DUT/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    DUT/cnt_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  DUT/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    DUT/CLK
    SLICE_X1Y18          FDRE                                         r  DUT/cnt_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    DUT/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DUT/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    DUT/CLK
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DUT/cnt_reg[23]/Q
                         net (fo=2, routed)           0.170     1.781    DUT/cnt_reg[23]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  DUT/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.826    DUT/cnt[20]_i_2_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  DUT/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    DUT/cnt_reg[20]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    DUT/CLK
    SLICE_X1Y19          FDRE                                         r  DUT/cnt_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    DUT/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 DUT/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  DUT/cnt_reg[27]/Q
                         net (fo=3, routed)           0.170     1.780    DUT/cnt_reg[27]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  DUT/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.825    DUT/cnt[24]_i_2_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  DUT/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    DUT/cnt_reg[24]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    DUT/CLK
    SLICE_X1Y20          FDRE                                         r  DUT/cnt_reg[27]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    DUT/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    DUT/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    DUT/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    DUT/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    DUT/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DUT/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    DUT/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    DUT/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    DUT/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    DUT/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    DUT/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    DUT/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    DUT/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    DUT/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    DUT/cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    DUT/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DUT/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DUT/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    DUT/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    DUT/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    DUT/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    DUT/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    DUT/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    DUT/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    DUT/cnt_reg[14]/C



