
class Verilog():
    def __init__(self):
        pass