INFO-FLOW: Workspace /home/centos/Desktop/KS-FPGA/hw_fpga/solution1 opened at Thu Apr 22 14:23:46 UTC 2021
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcvu9p-flgb2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.1/data:/opt/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 1.3 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.34 sec.
Execute     ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.45 sec.
Execute   set_part xcvu9p-flgb2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.1/data:/opt/Xilinx/Vitis/2020.1/data
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     get_default_platform 
Execute   create_clock -period 8 -name default 
Execute   config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
Execute   source ./hw_fpga/solution1/directives.tcl 
Execute     set_directive_top -name runOnfpga runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'baseline/codes/accel/src/fpga_model.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling baseline/codes/accel/src/fpga_model.cpp as C++
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E baseline/codes/accel/src/fpga_model.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top runOnfpga -name=runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
Execute       source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
INFO-FLOW: Setting directive 'TOP' name=runOnfpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/.systemc_flag -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.48 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/all.directive.json -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.err.log 
Command         ap_eval done; 0.9 sec.
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.93 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.err.log 
Command         ap_eval done; 0.43 sec.
Command       clang_tidy done; 0.43 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.err.log 
Command         ap_eval done; 0.44 sec.
Command       clang_tidy done; 0.44 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpga_model.pp.0.cpp.diag.yml /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpga_model.pp.0.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.fpga_model.pp.0.cpp.err.log 
Command       ap_eval done; 0.42 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang-tidy.fpga_model.pp.0.cpp.err.log 
Command         ap_eval done; 0.53 sec.
Command       clang_tidy done; 0.53 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.pragma.2.cpp.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.fpga_model.pragma.2.cpp.err.log 
Command       ap_eval done; 0.44 sec.
WARNING: [HLS 207-5324] unused parameter 'env': baseline/codes/accel/src/fpga_model.cpp:175:107
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/fpga_model.g.bc -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.0.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.35 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.35 sec.
Execute       run_link_or_opt -opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runOnfpga -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=runOnfpga -reflow-float-conversion -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.04 sec.
Execute       run_link_or_opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.31 sec.
Execute       run_link_or_opt -opt -out /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runOnfpga 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=runOnfpga -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=runOnfpga -mllvm -hls-db-dir -mllvm /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=true -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -x ir /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/a.g.lto.bc > /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/centos/Desktop/KS-FPGA/hw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
