

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 11 20:16:51 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution3_reshape_array
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 9.512 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.160 us | 0.160 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       10|       10|         3|          1|          1|     9|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      2|      -|      -|    -|
|Expression       |        -|      0|      0|    115|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     75|    -|
|Register         |        -|      -|     56|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|     56|    190|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U2  |matrixmul_mac_mulcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_300_p2            |     *    |      0|  0|  41|           8|           8|
    |add_ln54_fu_140_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln57_fu_283_p2       |     +    |      0|  0|   8|           5|           5|
    |i_fu_146_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_184_p2              |     +    |      0|  0|  10|           1|           2|
    |sub_ln57_fu_274_p2       |     -    |      0|  0|   8|           5|           5|
    |icmp_ln54_fu_134_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln56_fu_152_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln57_1_fu_166_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln57_fu_158_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 115|          35|          35|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_116_p4  |   9|          2|    2|          4|
    |i_0_reg_112                   |   9|          2|    2|          4|
    |indvar_flatten_reg_101        |   9|          2|    4|          8|
    |j_0_reg_123                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   13|         28|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln60_reg_362                     |  16|   0|   16|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |i_0_reg_112                          |   2|   0|    2|          0|
    |icmp_ln54_reg_316                    |   1|   0|    1|          0|
    |icmp_ln54_reg_316_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_reg_101               |   4|   0|    4|          0|
    |j_0_reg_123                          |   2|   0|    2|          0|
    |select_ln57_1_reg_330                |   2|   0|    2|          0|
    |select_ln57_1_reg_330_pp0_iter1_reg  |   2|   0|    2|          0|
    |select_ln57_reg_325                  |   2|   0|    2|          0|
    |select_ln57_reg_325_pp0_iter1_reg    |   2|   0|    2|          0|
    |tmp_4_reg_352                        |   8|   0|    8|          0|
    |tmp_5_reg_357                        |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  56|   0|   56|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    2|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   24|  ap_memory |       a      |     array    |
|b_address0    | out |    2|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   24|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

