INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sim_1/new/test_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
