question,A,B,C,D,E,answer,explanation
<p>The counter which require maximum number of FF for a given mod counter is</p>,Ripple counter,BCD counter,Ring counter,Programmed counter,,C,
"<p>Four inputs A, B, C, D are fed to a NOR gate. The output of NOR gate is fed to an inverter. The output of inverter is</p>",A + B + C + D,"<span style=""text-decoration:overline;"">A + B + C + D</span>",ABCD,"<span style=""text-decoration:overline;"">ABCD</span>",,A," <p>Output = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/67-285.png""/> = A + B + C + D.</p> "
"<p>The content of which of the following determines the state of the CPU at the end of the execute cycle (when the interrupt is recognized)? <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">Program counter</li><li style=""padding-top:10px;"">Processor register</li><li style=""padding-top:10px;"">Certain status conditions</li></ol> Select the correct answer using the codes given below :</p>",1 and 2,2 and 3,1 and 3,"1, 2 and 3",,C, <p>It is the state at which interrupt is recognized program counter and certain status condition.</p> 
<p>In a gate output is Low if and only if all inputs are High. The gate is</p>,OR,AND,NOR,NAND,,D,
"<p>With on-chip decoding, <i>n</i> address lines can access</p>",2<i>n</i> memory locations,2<i>n</i><sup>2</sup> memory locations,2<i><sup>n</sup></i> memory locations,<i>n</i><sup>2</sup> memory location,,C,
"<p>The circuit in the figure is has two CMOS-NOR gates. This circuit functions as a<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/40-581u.png""/></p>",flip-flop,schmitt trigger,monostable multivibrator,astable multivibrator,,C, <p>It is simple monostable multivibrator.</p> 
"<p>A 6 bit DAC uses binary weighted resistors. If MSB resistor is 20 k ohm, the value of LSB resistor is</p>",20 k ohm,80 k ohm,320 k ohm,640 k ohm,,D," <p>Resistances are R, 2R, 4R, 8R, 16R and 32R. </p>
<p>LSB resistance = 32R = 32 x 20 = 640 K ohm.</p> "
"<p>A 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000). Then, what will be input, if the output register shows 100111 at the end of conversion.</p>",5.85 V,6 V,5 V,10 V,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-559.png""/> </p>
<p>I/P voltage and reference voltage arc of opposite polarity.</p> "
"<p>In the TTL circuit in the figure, S<sub>2</sub> to S<sub>0</sub> are select lines and X<sub>7</sub> to X<sub>0</sub> are input lines. S<sub>0</sub> and X<sub>0</sub> are LSBs. The output Y is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/39-575.png""/></p>",Indeterminate,A ⊕ B,"<span style=""text-decoration:overline;"">A ⊕ B</span>","<span style=""text-decoration:overline;"">C</span> . <span style=""text-decoration:overline;"">A ⊕ B</span> + C . (A ⊕ B)",,B," <p>The MUX is made up of TTL circuit. For TTL circuit open terminal is taken high, since S<sub>2</sub> select line is connected to OR gate whose one terminal connected to C and the other is open (high) so OR gate output is S<sub>2</sub> = 1 + C = 1.
</p>
<pre style=""line-height:90%"">S<sub>2</sub> = 1 S<sub>1</sub>(B) S0(A)  Y
1       0     0     0
1       0     1     1
1       1     0     1
1       1     1     0</pre>
<p>Y = S<sub>0</sub>⊕S<sub>1</sub> =&gt; A⊕B.</p> "
<p>The number of accumulators in 6800 are</p>,2,3,1,4,,A,
"<p>If an analog voltage is expressed in binary using 4 bits, each successive binary count would represent</p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/19-189-1.png""/> of total voltage","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/19-189-2.png""/> of total voltage","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/19-189-3.png""/> of total voltage","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/19-189-4.png""/> of total voltage",,C," <p>Since 1111= decimal 15, each successive binary count represent 1/15 of total voltage.</p> "
"<p>In a 4 input AND gate, the total number of High outputs for 16 input states are</p>",16,8,4,1,,D, <p>In only one combination are all inputs high.</p> 
<p>Symmetrical square wave of time period 100 μs can be obtained from square wave of time period 10 μs by using</p>,divide by 5 circuit,divide by 2 circuit,divide by 5 circuit followed by divide by 2 circuit,BCD counter,,C, <p>Frequency has to be divided by 10.</p> 
"<p>The Boolean expression for the shaded area in the Venn diagram is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/50-821.png""/></p>","<span style=""text-decoration:overline;"">X</span> + <span style=""text-decoration:overline;"">Y</span> + Z","X<span style=""text-decoration:overline;"">Y</span> + Z + <span style=""text-decoration:overline;"">X</span> YZ","<span style=""text-decoration:overline;"">X</span> <span style=""text-decoration:overline;"">Y</span> Z + XY",X + Y + Z,,C,
<p>The initial state of a Mod-16 counter is 0110. After 37 clock pulses the state of counter will be</p>,1011,0110,010,0001,,A," <p>After 37 clock pulses the state will be the same as after (37 - 32), <i>i.e., </i> 5 clock pulses. 6 + 5 = 11. Hence 1011.</p> "
<p>A 14 pin AND gate IC has __________ AND gates.</p>,8,6,4,2,,C," <p>Each AND gates requires 3 pins, 2 inputs and one output, 1 supply pin and 1 ground pin. Hence 4 AND gates.</p> "
"<p>In 8085 microprocessor, how many lines are there in data bus?</p>",6,8,2,16,,B,
<p>The basic shift register operations are</p>,serial in - serial out,serial in - parallel out,parallel in - serial out,all of the above,,D,
<p>The hexadecimal number 'A0' has the decimal value</p>,80,256,100,160,,D, <p>'Ao' = 10 x 16<sup>1</sup> + 0 = 160.</p> 
<p>A 4 bit ripple counter is in 0000 state. The clock pulses are applied and then removed. The counter reads 0011. The number of clock pulses which have occurred are</p>,3,3 or 19,3 or 19 or 35,none of the above,,C, <p>After 16 pulses the counter resets. 0011 is 3. Hence clock pulses can be 3 or 3 + 16 or 3 + 16 + 16.</p> 
<p>TTL logic is preferred to DRL logic because</p>,greater fan-out is possible,greater logic levels are possible,greater fan-in is possible,less power consumption is achieve,,A,
"<p><p><b>Assertion (A):</b>  Schottky transistors are preferred over normal transistors in digital circuits </p><p><b>Reason (R):</b> A Schottky transistor when used as a switch, between cutoff and active region.</p></p>",Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,A, <p>Schottky transistors are fast switching because saturation is avoided.</p> 
"<p>The inputs A and B of the given figure are applied to a two input NOR gate. The output waveform is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-275.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-275-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-275-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-275-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/23-275-4.png""/>",,B,
"<p>In the circuit of the given figure, V<sub>0</sub> =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-421.png""/></p>",5 V,3.1 V,2.5 V,0,,A, <p>Transistor is off and circuit current is zero.</p> 
<p>A parallel in-parallel out shift register can be used to introduce delay in digital circuits.</p>,True,False,,,,B, <p>No time delay in this shift register since all bits are loaded and read simultaneously.</p> 
"<p>In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/44-658.png""/></p>",0000,0101,1010,1110,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/71-658.png""/></p> "
"<p>For the logic circuit of the given figure, the minimized expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/29-396.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/30-396.png""/>",Y = A + B + C,Y = A + B,Y = ABC,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-396.png""/> + <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">C</span> = <span style=""text-decoration:overline;"">A</span> + B + <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">C</span> = <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">B</span> </p>
<p>= <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-396.png""/></p> "
<p>Binary multiplication can be done by repeated addition.</p>,True,False,,,,A,
<p><p><b>Assertion (A):</b>  In totem pole output the output impedance is low.</p><p><b>Reason (R):</b> TTL gate with active pull up should not be used in wired AND connection.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>A 4 bit synchronous counter uses flip flops with a delay time of 15 ns each. The time required for change of state is</p>,15 ns,30 ns,45 ns,60 ns,,A, <p>In a synchronous counter clock input is applied to all flip flops simultaneously. Hence total delay time is 15 ns.</p> 
"<p>The inputs to a NAND gate are as shown in the given figure. The waveform of output is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-419.png""/></p>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-419-1.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-419-2.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-419-3.png""/>","<img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/31-419-4.png""/>",,A, <p>NAND gate gives high output when both inputs are Low.</p> 
<p>What do the contents of instruction register specify?</p>,Operand for the instruction being executed,Op code for the instruction being executed,Op code for the instruction to be executed next,Operand for the instruction to be executed next,,B,
"<p>In the decimal number 27, the digital 2 represents</p>",2,20,0.2,200,,B, <p>2 x 10 = 20.</p> 
<p>Which of the following is true?</p>,SOP is a two level logic,POS is a two level logic,Both SOP and POS are two level logic,Hybrid function is two level logic,,C,
<p>E7F6<sub>16</sub> = __________ .</p>,600000<sub>10</sub>,59382<sub>10</sub>,9382<sub>10</sub>,382<sub>10</sub>,,B, <p>E7 F6 in hexadecimal = 14 x 16<sup>3</sup> + 7 x 16<sup>2</sup> + 15 x 16 + 6 = 59382 in decimal.</p> 
<p>What is the normal range of analog input voltage?</p>,0 to 1 V,0 to 5 V,5 to 15 V,15V to 30V,,B,
<p><p><b>Assertion (A):</b>  The propagation delay in ECL is minimum </p><p><b>Reason (R):</b> Transistors used in ECL switch between active and cutoff regions.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,A, <p>Since saturation is avoided switching speed is high.</p> 
"<p>For the design of a sequential circuit having 9 states, minimum number of memory elements required is</p>",3,4,5,9,,B, <p>2<sup>3</sup> = 8 and 2<sup>4</sup> = 16. Hence minimum of 4 memory elements.</p> 
<p>ICs are</p>,analog,digital,both analog and digital,mostly analog,,C, <p>Op-amp is an analog IC.</p> 
"<p>In a 5 x 7 dot matrix, format, to store 64 alphanumeric characters we require</p>",1120 bits,2240 bits,33 bits,64 bits,,B,
"<p>A digital system is required to amplify a binary encoded audio signal. The user should be able to control the gain of the amplifier from a minimum to a maximum in 100 increments. The minimum number of bits required to encode, in straight binary is,</p>",8,6,5,7,,D," <p>Let 6 bit required = 2<sup>6</sup> = 64, which indicate 64 increment. </p>
<p>If 7 bit = 2<sup>7</sup> = 128, for 100 increment, 7 bit required.</p> "
<p>A 4 bit transistor register has output voltage of high-low-high-low. The binary number stored and its decimal equivalent are</p>,0101 and 5,0101 and 10,1010 and 5,1010 and 10,,D, <p>1010 in binary and 8 + 2 = 10 in decimal.</p> 
<p><p><b>Assertion (A):</b>  A demultiplexer cannot be used as a decoder </p><p><b>Reason (R):</b> A multiplexer selects one of many outputs whereas a decoder selects on output corresponding to coded input.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,D, <p>Demux can be used as a decoder.</p> 
<p>Hexadecimal number F is called to octal number</p>,15,16,17,18,,C, <p>F = 15 in decimal notation = 17 in octal notation (8 + 7 = 15).</p> 
<p>A half adder can be used only for adding</p>,1 s,2 s,4 s,8 s,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-123.png""/></p> "
"<p>In the 8421 BCD code, the decimal number 125, is written as</p>",1111101,0001 0010 0101,7 D,none of these,,A,
<p>110.11<sub>2</sub> x 110<sub>2</sub> = __________ <sub>10</sub></p>,40.5,30.5,20.5,10.5,,A, <p>110.11 =6.75 and 110 = 6 and 6.75 x 6 = 40.5 in decimal.</p> 
"<p>Y = A + <span style=""text-decoration:overline;"">A</span> B is the same as</p>",Y = AB,Y = A + B,"Y = <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>","Y = <span style=""text-decoration:overline;"">A</span> + B",,B, <p>Verify by preparing truth table.</p> 
<p><p><b>Assertion (A):</b>  Different symbols are used for different gates</p><p><b>Reason (R):</b> IEEE symbols are the same as traditional symbols for gates.</p></p>,Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,C, <p>IEEE symbols are different than traditional symbols.</p> 
