1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab02-mux/scale_mux_test.sv
1727138470 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab02-mux/scale_mux.sv
