initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 1
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 8307
gpu_sim_insn = 1407631
gpu_ipc =     169.4512
gpu_tot_sim_cycle = 8307
gpu_tot_sim_insn = 1407631
gpu_tot_ipc =     169.4512
gpu_tot_issued_cta = 938
gpu_occupancy = 36.1565% 
gpu_tot_occupancy = 36.1565% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7649
partiton_level_parallism_total  =       2.7649
partiton_level_parallism_util =       9.0354
partiton_level_parallism_util_total  =       9.0354
L2_BW  =     100.1556 GB/Sec
L2_BW_total  =     100.1556 GB/Sec
gpu_total_sim_rate=351907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 304
	L1D_cache_core[1]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 252
	L1D_cache_core[2]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 306
	L1D_cache_core[3]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 269
	L1D_cache_core[4]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 330
	L1D_cache_core[5]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 249
	L1D_cache_core[6]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 336
	L1D_cache_core[7]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 272
	L1D_cache_core[8]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 315
	L1D_cache_core[9]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 252
	L1D_cache_core[10]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 339
	L1D_cache_core[11]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 269
	L1D_cache_core[12]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 342
	L1D_cache_core[13]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 249
	L1D_cache_core[14]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 275
	L1D_cache_core[15]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 272
	L1D_cache_core[16]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 304
	L1D_cache_core[17]: Access = 2909, Miss = 491, Miss_rate = 0.169, Pending_hits = 1106, Reservation_fails = 240
	L1D_cache_core[18]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[19]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[20]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[21]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[22]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[23]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[24]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[25]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[26]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[27]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[28]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[29]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[30]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[31]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[32]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[33]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[34]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[35]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[36]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[37]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[38]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[39]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[40]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[41]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[42]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[43]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[44]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[45]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_total_cache_accesses = 133123
	L1D_total_cache_misses = 22968
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 51562
	L1D_total_cache_reservation_fails = 11707
	L1D_cache_data_port_util = 0.410
	L1D_cache_fill_port_util = 0.148
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 51562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10982
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 725
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
92, 161, 127, 161, 126, 161, 161, 161, 161, 161, 126, 161, 127, 161, 126, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 3976800
gpgpu_n_tot_w_icount = 124275
gpgpu_n_stall_shd_mem = 34235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21093
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16577
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16577
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:103700	W0_Idle:84111	W0_Scoreboard:266468	W1:12972	W2:10354	W3:6262	W4:2119	W5:593	W6:148	W7:30	W8:83	W9:2	W10:10	W11:41	W12:144	W13:451	W14:827	W15:1312	W16:81409	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:33303	WS1:31508	WS2:30475	WS3:28989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168744 {8:21093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 843720 {40:21093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 1017 
max_icnt2mem_latency = 524 
maxmrqlatency = 43 
max_icnt2sh_latency = 56 
averagemflatency = 619 
avg_icnt2mem_latency = 223 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:16985 	647 	1000 	1399 	1024 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875 	4961 	16132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4891 	2421 	5429 	10212 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9260 	5353 	4636 	3013 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        21        59        64        29        25        33        22         0         0         0         0         0         0         0         0 
dram[1]:        34        17        37        44        21        27        27        25         0         0         0         0         0         0         0         0 
dram[2]:        41        38        68        56        25        25        16        32         0         0         0         0         0         0         0         0 
dram[3]:        31        50        78        48        17        36        20        24         0         0         0         0         0         0         0         0 
dram[4]:        29        37        46        47        11        15        26        47         0         0         0         0         0         0         0         0 
dram[5]:        49        36        48        58        30        13         0        42         0         0         0         0         0         0         0         0 
dram[6]:        20        21        47        79        19        27        22        37         0         0         0         0         0         0         0         0 
dram[7]:        28        42        54        51        22        15         0        23         0         0         0         0         0         0         0         0 
dram[8]:        46        37        48        57        36        19        35        48         0         0         0         0         0         0         0         0 
dram[9]:        34        17        77        68        27        32        40        61         0         0         0         0         0         0         0         0 
dram[10]:        36        30        41        56        26        22        59        19         0         0         0         0         0         0         0         0 
dram[11]:        33        44        48        51        18        27        30        22         0         0         0         0         0         0         0         0 
dram[12]:        40        35        56        47        32        34        24        27         0         0         0         0         0         0         0         0 
dram[13]:        21        34        59        46        23        20        25        35         0         0         0         0         0         0         0         0 
dram[14]:        31        31        65        33        20        23        31        67         0         0         0         0         0         0         0         0 
dram[15]:        25        35        85        50        57        27        22        14         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5489      5503      5505      5495      5573      5601      5910      5861      5566      5563      5564      5593      5669      5646      5598      5602 
dram[1]:      5495      5505      5519      5512      5579      5551      5840      5919      5669      5661      5611      5584      5635      5631      5612      5632 
dram[2]:      5490      5490      5504      5493      5572      5553      5929      5915      5697      5593      5555      5559      5708      5700      5615      5613 
dram[3]:      5489      5489      5493      5493      5552      5560      5891      5863      5597      5699      5564      5587      5650      5695      5619      5618 
dram[4]:      5490      5489      5494      5500      5563      5882      5849      5879      5698      5726      5596      5569      5662      5643      5616      5691 
dram[5]:      5501      5492      5497      5493      5567      5581      5887      5846      5574      5572      5564      5581      5643      5634      5602      5611 
dram[6]:      5506      5503      5523      5493      5557      5570      5879      5915      5578      5563      5579      5565      5636      5650      5625      5627 
dram[7]:      5489      5491      5495      5506      5554      5558      5845      5975      5726      5568      5562      5589      5691      5645      5621      5603 
dram[8]:      5489      5489      5493      5504      5559      5564      5859      5837      5696      5690      5571      5572      5663      5657      5623      5636 
dram[9]:      5489      5489      5498      5493      5569      5560      5897      5901      5723      5582      5579      5572      5646      5658      5623      5595 
dram[10]:      5490      5489      5493      5499      5556      5550      5881      5914      5683      5571      5587      5592      5673      5680      5603      5642 
dram[11]:      5490      5505      5494      5493      5567      5566      5888      5883      5568      5698      5595      5583      5649      5655      5621      5663 
dram[12]:      5489      5489      5498      5524      5571      5838      5925      5906      5590      5713      5578      5602      5647      5655      5618      5660 
dram[13]:      5489      5491      5493      5495      5578      5563      5910      5876      5711      5581      5592      5554      5630      5638      5623      5620 
dram[14]:      5489      5489      5517      5508      5547      5564      5848      5883      5713      5693      5599      5577      5707      5634      5598      5620 
dram[15]:      5489      5489      5494      5493      5560      5566      5917      6042      5596      5601      5575      5577      5641      5660      5609      5600 
average row accesses per activate:
dram[0]:  6.100000  5.454545 17.875000 16.375000  5.578948  6.235294  4.923077  4.642857 68.000000 63.000000 66.000000 70.000000 33.000000 64.000000 56.000000 40.000000 
dram[1]:  5.777778  4.208333  9.500000 10.800000  6.714286  6.440000 14.200000  5.615385 51.000000 57.000000 36.000000 56.000000 36.000000 50.000000 57.000000 74.000000 
dram[2]:  9.187500 10.100000 28.500000 13.100000  5.478261  7.200000  5.818182  5.866667 51.000000 71.000000 67.000000 77.000000 51.000000 64.000000 67.000000 74.000000 
dram[3]:  7.214286  5.590909 21.333334 15.000000  6.133333  6.476191  4.133333  5.692307 57.000000 66.000000 64.000000 52.000000 52.000000 59.000000 72.000000 35.000000 
dram[4]:  5.454545  8.733334 16.833334 26.500000  3.800000  5.136364  6.818182  8.555555 57.000000 64.000000 48.000000 56.000000 50.000000 67.000000 64.000000 55.000000 
dram[5]:  6.777778  6.458333 19.000000 15.375000  6.588235  3.952381 57.000000  8.142858 57.000000 65.000000 55.000000 62.000000 64.000000 48.000000 46.000000 73.000000 
dram[6]:  4.866667  5.200000 17.166666 18.250000  5.714286  5.880000  4.117647  5.466667 62.000000 45.000000 71.000000 73.000000 65.000000 30.000000 27.000000 27.000000 
dram[7]:  5.500000  6.409091 22.166666 29.000000  4.862069  3.428571 52.000000  4.400000 59.000000 46.000000 82.000000 60.000000 50.000000 62.000000 72.000000 62.000000 
dram[8]:  8.714286  6.050000 11.750000 12.400000  5.962963  7.333333  8.333333 14.400000 52.000000 74.000000 39.000000 60.000000 61.000000 53.000000 62.000000 74.000000 
dram[9]:  6.409091  4.500000 32.500000 31.000000  5.764706  6.809524  7.300000 17.600000 67.000000 51.000000 68.000000 53.000000 72.000000 62.000000 60.000000 52.000000 
dram[10]:  8.250000  6.111111 10.300000 15.500000  5.533333  5.695652 13.142858  5.000000 61.000000 62.000000 59.000000 58.000000 42.000000 61.000000 69.000000 47.000000 
dram[11]:  6.450000  6.187500 17.500000 14.750000  4.789474  6.058824  6.384615  4.866667 64.000000 56.000000 52.000000 53.000000 64.000000 90.000000 65.000000 58.000000 
dram[12]:  6.363636  8.500000 25.500000 16.000000  6.000000  8.700000  3.909091  5.357143 60.000000 75.000000 50.000000 41.000000 85.000000 46.000000 44.000000 62.000000 
dram[13]:  4.500000  4.384615 21.333334 11.800000  6.000000  4.275862  5.000000 13.000000 59.000000 56.000000 39.000000 51.000000 90.000000 86.000000 57.000000 61.000000 
dram[14]:  6.550000  6.777778 19.500000  9.875000  4.703704  6.421052  6.230769 12.125000 66.000000 39.000000 48.000000 63.000000 43.000000 54.000000 75.000000 69.000000 
dram[15]:  8.083333  9.583333 28.500000 14.375000  8.333333  5.280000  6.000000  6.714286 47.000000 52.000000 96.000000 55.000000 84.000000 44.000000 48.000000 76.000000 
average row locality = 21093/1947 = 10.833591
number of bytes read:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total bytes read: 674976
Bbank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes accessed:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total dram bytes accesed = 674976
bank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         19        19        19        18        22        22        27        27        21        22        17        17        18        18        19        20
dram[1]:         19        18        19        19        22        21        26        28        22        21        16        17        18        19        20        20
dram[2]:         20        19        19        21        23        21        30        28        21        23        18        17        19        18        20        20
dram[3]:         18        18        18        21        21        21        28        26        20        20        16        17        18        19        19        19
dram[4]:         19        19        19        20        21        22        29        30        23        21        17        17        18        18        19        19
dram[5]:         19        19        21        19        21        22        28        26        21        21        16        16        19        19        20        20
dram[6]:         18        19        19        18        22        21        29        25        21        23        17        17        19        19        19        19
dram[7]:         19        18        20        20        21        21        32        36        21        19        17        17        20        19        21        19
dram[8]:         18        18        18        21        21        22        26        29        22        21        16        16        18        19        19        20
dram[9]:         18        18        22        19        22        22        29        27        22        20        17        17        18        18        20        19
dram[10]:         19        18        20        20        22        21        29        26        22        20        16        16        19        19        19        20
dram[11]:         19        20        20        20        21        20        28        29        22        21        17        17        18        18        19        20
dram[12]:         18        18        20        20        22        22        24        30        21        22        16        17        19        17        19        21
dram[13]:         20        19        20        20        22        22        26        29        21        22        17        17        18        18        20        18
dram[14]:         19        19        21        20        21        23        29        25        22        20        17        16        19        17        19        20
dram[15]:         18        19        20        20        21        21        28        29        19        22        17        16        18        19        20        19
maximum mf latency per bank:
dram[0]:        876       866       882       950       925       937       897       896       911       887       765       770       742       808       876       800
dram[1]:        907       897       913       889       913       938       879       923       940       906       670       662       838       789       851       889
dram[2]:        887       934       909       972       993       980       945       951       905       932       734       744       801       774       876       888
dram[3]:        829       851       889       871       920       921       895       874       847       896       691       749       744       855       816       752
dram[4]:        917       890       879       903       933      1017       938       921       937       941       712       712       885       812       851       832
dram[5]:        898       908       958       889       943       931       908       889       901       892       677       680       945       832       920       936
dram[6]:        914       858       918       949       941       935       939       908       906       956       730       741       820       796       853       742
dram[7]:        915       894       963       911       931       934       891       918       918       898       757       726       812       840       873       884
dram[8]:        868       824       931       934       950       952       911       917       912       933       708       685       902       810       790       838
dram[9]:        874       893       937       907       934       951       909       928       857       893       807       671       834       869       894       840
dram[10]:        864       834       922       904       926       910       933       900       892       925       726       688       831       864       854       790
dram[11]:        881       927       877       926       904       893       878       902       948       917       685       757       754       836       788       818
dram[12]:        795       865       921       916       926       931       907       902       944       952       732       676       827       748       791       900
dram[13]:        979       914       949       994       986       986       981       951      1000       973       717       776       777       814       873       860
dram[14]:        881       909       916       881      1001       973       970       959       899       898       657       717       867       809       868       904
dram[15]:        828       842       900       944       939       959       921       947       903       946       740       721       827       834       781       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35259 n_act=129 n_pre=113 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03581
n_activity=7131 dram_eff=0.1847
bk0: 122a 35460i bk1: 120a 35316i bk2: 143a 36261i bk3: 131a 36332i bk4: 106a 35638i bk5: 106a 35675i bk6: 64a 36013i bk7: 65a 35945i bk8: 68a 36704i bk9: 63a 36653i bk10: 66a 36703i bk11: 70a 36728i bk12: 33a 36740i bk13: 64a 36688i bk14: 56a 36737i bk15: 40a 36747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902050
Row_Buffer_Locality_read = 0.902050
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959594
Bank_Level_Parallism_Col = 1.485608
Bank_Level_Parallism_Ready = 1.132878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361674 

BW Util details:
bwutil = 0.035808 
total_CMD = 36780 
util_bw = 1317 
Wasted_Col = 2491 
Wasted_Row = 1018 
Idle = 31954 

BW Util Bottlenecks: 
RCDc_limit = 2278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35259 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1317 
Row_Bus_Util =  0.006580 
CoL_Bus_Util = 0.035808 
Either_Row_CoL_Bus_Util = 0.041354 
Issued_on_Two_Bus_Simul_Util = 0.001033 
issued_two_Eff = 0.024984 
queue_avg = 0.324225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.324225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35302 n_act=134 n_pre=118 n_ref_event=0 n_req=1271 n_rd=1271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03456
n_activity=7175 dram_eff=0.1771
bk0: 104a 35662i bk1: 101a 35267i bk2: 95a 36108i bk3: 108a 36185i bk4: 141a 35476i bk5: 161a 35234i bk6: 71a 36522i bk7: 73a 35968i bk8: 51a 36727i bk9: 57a 36713i bk10: 36a 36736i bk11: 56a 36729i bk12: 36a 36739i bk13: 50a 36728i bk14: 57a 36704i bk15: 74a 36701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894571
Row_Buffer_Locality_read = 0.894571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.016041
Bank_Level_Parallism_Col = 1.479616
Bank_Level_Parallism_Ready = 1.120378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373568 

BW Util details:
bwutil = 0.034557 
total_CMD = 36780 
util_bw = 1271 
Wasted_Col = 2533 
Wasted_Row = 934 
Idle = 32042 

BW Util Bottlenecks: 
RCDc_limit = 2347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1366 
rwq = 0 
CCDLc_limit_alone = 1366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35302 
Read = 1271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 1271 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 1271 
Row_Bus_Util =  0.006852 
CoL_Bus_Util = 0.034557 
Either_Row_CoL_Bus_Util = 0.040185 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.030447 
queue_avg = 0.422458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.422458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35206 n_act=112 n_pre=96 n_ref_event=0 n_req=1401 n_rd=1401 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03809
n_activity=7040 dram_eff=0.199
bk0: 147a 35775i bk1: 101a 36108i bk2: 114a 36496i bk3: 131a 36074i bk4: 126a 35318i bk5: 108a 35893i bk6: 64a 36096i bk7: 88a 35896i bk8: 51a 36696i bk9: 71a 36697i bk10: 67a 36646i bk11: 77a 36687i bk12: 51a 36728i bk13: 64a 36705i bk14: 67a 36644i bk15: 74a 36667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920057
Row_Buffer_Locality_read = 0.920057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.941672
Bank_Level_Parallism_Col = 1.590436
Bank_Level_Parallism_Ready = 1.165596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448664 

BW Util details:
bwutil = 0.038091 
total_CMD = 36780 
util_bw = 1401 
Wasted_Col = 2200 
Wasted_Row = 908 
Idle = 32271 

BW Util Bottlenecks: 
RCDc_limit = 1882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 1458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35206 
Read = 1401 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1401 
total_req = 1401 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1401 
Row_Bus_Util =  0.005655 
CoL_Bus_Util = 0.038091 
Either_Row_CoL_Bus_Util = 0.042795 
Issued_on_Two_Bus_Simul_Util = 0.000952 
issued_two_Eff = 0.022236 
queue_avg = 0.375177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.375177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35324 n_act=120 n_pre=104 n_ref_event=0 n_req=1263 n_rd=1263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03434
n_activity=7166 dram_eff=0.1762
bk0: 101a 35948i bk1: 123a 35419i bk2: 128a 36366i bk3: 90a 36432i bk4: 92a 35929i bk5: 136a 35516i bk6: 62a 35871i bk7: 74a 36018i bk8: 57a 36700i bk9: 66a 36697i bk10: 64a 36696i bk11: 52a 36720i bk12: 52a 36722i bk13: 59a 36698i bk14: 72a 36690i bk15: 35a 36747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904988
Row_Buffer_Locality_read = 0.904988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.790353
Bank_Level_Parallism_Col = 1.503440
Bank_Level_Parallism_Ready = 1.125891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348337 

BW Util details:
bwutil = 0.034339 
total_CMD = 36780 
util_bw = 1263 
Wasted_Col = 2285 
Wasted_Row = 1241 
Idle = 31991 

BW Util Bottlenecks: 
RCDc_limit = 2083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1341 
rwq = 0 
CCDLc_limit_alone = 1341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35324 
Read = 1263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1263 
total_req = 1263 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1263 
Row_Bus_Util =  0.006090 
CoL_Bus_Util = 0.034339 
Either_Row_CoL_Bus_Util = 0.039587 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.021291 
queue_avg = 0.270228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.270228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35315 n_act=122 n_pre=106 n_ref_event=0 n_req=1279 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03477
n_activity=6648 dram_eff=0.1924
bk0: 120a 35259i bk1: 131a 35848i bk2: 101a 36375i bk3: 106a 36532i bk4: 95a 35186i bk5: 113a 35401i bk6: 75a 36080i bk7: 77a 36236i bk8: 57a 36706i bk9: 64a 36734i bk10: 48a 36737i bk11: 56a 36747i bk12: 50a 36697i bk13: 67a 36696i bk14: 64a 36732i bk15: 55a 36738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904613
Row_Buffer_Locality_read = 0.904613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.978370
Bank_Level_Parallism_Col = 1.513011
Bank_Level_Parallism_Ready = 1.127443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402631 

BW Util details:
bwutil = 0.034774 
total_CMD = 36780 
util_bw = 1279 
Wasted_Col = 2274 
Wasted_Row = 1024 
Idle = 32203 

BW Util Bottlenecks: 
RCDc_limit = 2109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1243 
rwq = 0 
CCDLc_limit_alone = 1243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35315 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1279 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1279 
Row_Bus_Util =  0.006199 
CoL_Bus_Util = 0.034774 
Either_Row_CoL_Bus_Util = 0.039831 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.028669 
queue_avg = 0.439831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.439831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35307 n_act=110 n_pre=94 n_ref_event=0 n_req=1293 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03515
n_activity=7188 dram_eff=0.1799
bk0: 122a 35654i bk1: 155a 35277i bk2: 114a 36371i bk3: 123a 36223i bk4: 112a 35795i bk5: 83a 35479i bk6: 57a 36725i bk7: 57a 36381i bk8: 57a 36709i bk9: 65a 36693i bk10: 55a 36722i bk11: 62a 36670i bk12: 64a 36670i bk13: 48a 36692i bk14: 46a 36669i bk15: 73a 36701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914927
Row_Buffer_Locality_read = 0.914927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.767373
Bank_Level_Parallism_Col = 1.475583
Bank_Level_Parallism_Ready = 1.159319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342397 

BW Util details:
bwutil = 0.035155 
total_CMD = 36780 
util_bw = 1293 
Wasted_Col = 2365 
Wasted_Row = 1062 
Idle = 32060 

BW Util Bottlenecks: 
RCDc_limit = 1982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35307 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1293 
total_req = 1293 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 1293 
Row_Bus_Util =  0.005546 
CoL_Bus_Util = 0.035155 
Either_Row_CoL_Bus_Util = 0.040049 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.016293 
queue_avg = 0.299891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.299891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35325 n_act=135 n_pre=119 n_ref_event=0 n_req=1245 n_rd=1245 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03385
n_activity=7210 dram_eff=0.1727
bk0: 73a 35878i bk1: 104a 35504i bk2: 103a 36445i bk3: 146a 36187i bk4: 120a 35480i bk5: 147a 35147i bk6: 70a 35843i bk7: 82a 35893i bk8: 62a 36726i bk9: 45a 36703i bk10: 71a 36719i bk11: 73a 36729i bk12: 65a 36735i bk13: 30a 36725i bk14: 27a 36742i bk15: 27a 36736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891566
Row_Buffer_Locality_read = 0.891566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.930148
Bank_Level_Parallism_Col = 1.514497
Bank_Level_Parallism_Ready = 1.110843
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387856 

BW Util details:
bwutil = 0.033850 
total_CMD = 36780 
util_bw = 1245 
Wasted_Col = 2470 
Wasted_Row = 1224 
Idle = 31841 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35325 
Read = 1245 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 1245 
total_req = 1245 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 1245 
Row_Bus_Util =  0.006906 
CoL_Bus_Util = 0.033850 
Either_Row_CoL_Bus_Util = 0.039560 
Issued_on_Two_Bus_Simul_Util = 0.001196 
issued_two_Eff = 0.030241 
queue_avg = 0.374443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.374443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35264 n_act=125 n_pre=109 n_ref_event=0 n_req=1324 n_rd=1324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.036
n_activity=6903 dram_eff=0.1918
bk0: 132a 35198i bk1: 141a 35303i bk2: 133a 36409i bk3: 116a 36539i bk4: 141a 34835i bk5: 72a 35523i bk6: 52a 36733i bk7: 44a 36191i bk8: 59a 36679i bk9: 46a 36724i bk10: 82a 36685i bk11: 60a 36697i bk12: 50a 36693i bk13: 62a 36661i bk14: 72a 36684i bk15: 62a 36711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905589
Row_Buffer_Locality_read = 0.905589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.986878
Bank_Level_Parallism_Col = 1.530997
Bank_Level_Parallism_Ready = 1.154079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392992 

BW Util details:
bwutil = 0.035998 
total_CMD = 36780 
util_bw = 1324 
Wasted_Col = 2441 
Wasted_Row = 1036 
Idle = 31979 

BW Util Bottlenecks: 
RCDc_limit = 2232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35264 
Read = 1324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 1324 
total_req = 1324 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 1324 
Row_Bus_Util =  0.006362 
CoL_Bus_Util = 0.035998 
Either_Row_CoL_Bus_Util = 0.041218 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.027704 
queue_avg = 0.331974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.331974
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35252 n_act=116 n_pre=100 n_ref_event=0 n_req=1354 n_rd=1354 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03681
n_activity=7392 dram_eff=0.1832
bk0: 122a 35910i bk1: 121a 35535i bk2: 94a 36293i bk3: 124a 36132i bk4: 161a 35024i bk5: 110a 35839i bk6: 75a 36258i bk7: 72a 36503i bk8: 52a 36705i bk9: 74a 36689i bk10: 39a 36732i bk11: 60a 36741i bk12: 61a 36723i bk13: 53a 36727i bk14: 62a 36713i bk15: 74a 36726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914328
Row_Buffer_Locality_read = 0.914328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.773920
Bank_Level_Parallism_Col = 1.474236
Bank_Level_Parallism_Ready = 1.107829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389581 

BW Util details:
bwutil = 0.036813 
total_CMD = 36780 
util_bw = 1354 
Wasted_Col = 2233 
Wasted_Row = 1252 
Idle = 31941 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35252 
Read = 1354 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 1354 
total_req = 1354 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 1354 
Row_Bus_Util =  0.005873 
CoL_Bus_Util = 0.036813 
Either_Row_CoL_Bus_Util = 0.041544 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.027487 
queue_avg = 0.281838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.281838
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35226 n_act=111 n_pre=95 n_ref_event=0 n_req=1372 n_rd=1372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0373
n_activity=7577 dram_eff=0.1811
bk0: 141a 35249i bk1: 90a 35547i bk2: 130a 36465i bk3: 124a 36517i bk4: 98a 35817i bk5: 143a 35416i bk6: 73a 36186i bk7: 88a 36444i bk8: 67a 36693i bk9: 51a 36720i bk10: 68a 36712i bk11: 53a 36722i bk12: 72a 36687i bk13: 62a 36697i bk14: 60a 36709i bk15: 52a 36723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919096
Row_Buffer_Locality_read = 0.919096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695359
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.139213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.037303 
total_CMD = 36780 
util_bw = 1372 
Wasted_Col = 2392 
Wasted_Row = 1278 
Idle = 31738 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1336 
rwq = 0 
CCDLc_limit_alone = 1336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35226 
Read = 1372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1372 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1372 
Row_Bus_Util =  0.005601 
CoL_Bus_Util = 0.037303 
Either_Row_CoL_Bus_Util = 0.042251 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.015444 
queue_avg = 0.310848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.310848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35331 n_act=114 n_pre=98 n_ref_event=0 n_req=1266 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03442
n_activity=6969 dram_eff=0.1817
bk0: 99a 35984i bk1: 110a 35644i bk2: 103a 36099i bk3: 124a 36301i bk4: 83a 35865i bk5: 131a 35401i bk6: 92a 36248i bk7: 65a 36083i bk8: 61a 36703i bk9: 62a 36693i bk10: 59a 36701i bk11: 58a 36725i bk12: 42a 36725i bk13: 61a 36728i bk14: 69a 36670i bk15: 47a 36736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909953
Row_Buffer_Locality_read = 0.909953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837579
Bank_Level_Parallism_Col = 1.484744
Bank_Level_Parallism_Ready = 1.127172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362119 

BW Util details:
bwutil = 0.034421 
total_CMD = 36780 
util_bw = 1266 
Wasted_Col = 2265 
Wasted_Row = 1062 
Idle = 32187 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35331 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1266 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 1266 
Row_Bus_Util =  0.005764 
CoL_Bus_Util = 0.034421 
Either_Row_CoL_Bus_Util = 0.039396 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.020014 
queue_avg = 0.330778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.330778
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35286 n_act=122 n_pre=106 n_ref_event=0 n_req=1303 n_rd=1303 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03543
n_activity=7158 dram_eff=0.182
bk0: 129a 35495i bk1: 99a 35719i bk2: 105a 36421i bk3: 118a 36263i bk4: 91a 35784i bk5: 103a 35734i bk6: 83a 35970i bk7: 73a 35853i bk8: 64a 36718i bk9: 56a 36696i bk10: 52a 36723i bk11: 53a 36750i bk12: 64a 36718i bk13: 90a 36674i bk14: 65a 36693i bk15: 58a 36736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906370
Row_Buffer_Locality_read = 0.906370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924635
Bank_Level_Parallism_Col = 1.468750
Bank_Level_Parallism_Ready = 1.112817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356864 

BW Util details:
bwutil = 0.035427 
total_CMD = 36780 
util_bw = 1303 
Wasted_Col = 2343 
Wasted_Row = 945 
Idle = 32189 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35286 
Read = 1303 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1303 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1303 
Row_Bus_Util =  0.006199 
CoL_Bus_Util = 0.035427 
Either_Row_CoL_Bus_Util = 0.040620 
Issued_on_Two_Bus_Simul_Util = 0.001006 
issued_two_Eff = 0.024766 
queue_avg = 0.309679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.309679
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35324 n_act=112 n_pre=96 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03502
n_activity=7136 dram_eff=0.1805
bk0: 140a 35352i bk1: 136a 35813i bk2: 102a 36567i bk3: 128a 36271i bk4: 114a 35557i bk5: 87a 36239i bk6: 43a 36223i bk7: 75a 35934i bk8: 60a 36682i bk9: 75a 36706i bk10: 50a 36743i bk11: 41a 36739i bk12: 85a 36660i bk13: 46a 36716i bk14: 44a 36734i bk15: 62a 36715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775372
Bank_Level_Parallism_Col = 1.416203
Bank_Level_Parallism_Ready = 1.116460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324332 

BW Util details:
bwutil = 0.035019 
total_CMD = 36780 
util_bw = 1288 
Wasted_Col = 2357 
Wasted_Row = 927 
Idle = 32208 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35324 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1288 
Row_Bus_Util =  0.005655 
CoL_Bus_Util = 0.035019 
Either_Row_CoL_Bus_Util = 0.039587 
Issued_on_Two_Bus_Simul_Util = 0.001088 
issued_two_Eff = 0.027473 
queue_avg = 0.318570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.31857
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35135 n_act=152 n_pre=136 n_ref_event=0 n_req=1402 n_rd=1402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03812
n_activity=7775 dram_eff=0.1803
bk0: 99a 35363i bk1: 114a 35173i bk2: 128a 36389i bk3: 118a 36123i bk4: 150a 35137i bk5: 124a 34982i bk6: 105a 35504i bk7: 65a 36466i bk8: 59a 36698i bk9: 56a 36707i bk10: 39a 36747i bk11: 51a 36717i bk12: 90a 36671i bk13: 86a 36675i bk14: 57a 36728i bk15: 61a 36682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891583
Row_Buffer_Locality_read = 0.891583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.092586
Bank_Level_Parallism_Col = 1.623778
Bank_Level_Parallism_Ready = 1.138374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473237 

BW Util details:
bwutil = 0.038119 
total_CMD = 36780 
util_bw = 1402 
Wasted_Col = 2545 
Wasted_Row = 1367 
Idle = 31466 

BW Util Bottlenecks: 
RCDc_limit = 2633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35135 
Read = 1402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 1402 
total_req = 1402 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 1402 
Row_Bus_Util =  0.007830 
CoL_Bus_Util = 0.038119 
Either_Row_CoL_Bus_Util = 0.044725 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.027356 
queue_avg = 0.444671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.444671
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35251 n_act=127 n_pre=111 n_ref_event=0 n_req=1333 n_rd=1333 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03624
n_activity=7451 dram_eff=0.1789
bk0: 131a 35414i bk1: 122a 35535i bk2: 117a 36373i bk3: 79a 36377i bk4: 127a 35134i bk5: 122a 35552i bk6: 81a 35947i bk7: 97a 36342i bk8: 66a 36680i bk9: 39a 36734i bk10: 48a 36686i bk11: 63a 36719i bk12: 43a 36689i bk13: 54a 36728i bk14: 75a 36675i bk15: 69a 36700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904726
Row_Buffer_Locality_read = 0.904726
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939345
Bank_Level_Parallism_Col = 1.558220
Bank_Level_Parallism_Ready = 1.169542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381561 

BW Util details:
bwutil = 0.036243 
total_CMD = 36780 
util_bw = 1333 
Wasted_Col = 2477 
Wasted_Row = 1103 
Idle = 31867 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35251 
Read = 1333 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 1333 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 1333 
Row_Bus_Util =  0.006471 
CoL_Bus_Util = 0.036243 
Either_Row_CoL_Bus_Util = 0.041572 
Issued_on_Two_Bus_Simul_Util = 0.001142 
issued_two_Eff = 0.027469 
queue_avg = 0.458782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.458782
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36780 n_nop=35239 n_act=106 n_pre=90 n_ref_event=0 n_req=1382 n_rd=1382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03757
n_activity=6834 dram_eff=0.2022
bk0: 97a 36050i bk1: 115a 35991i bk2: 171a 36383i bk3: 115a 36218i bk4: 125a 35816i bk5: 132a 35230i bk6: 78a 35956i bk7: 47a 36356i bk8: 47a 36719i bk9: 52a 36684i bk10: 96a 36690i bk11: 55a 36721i bk12: 84a 36702i bk13: 44a 36738i bk14: 48a 36717i bk15: 76a 36701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923300
Row_Buffer_Locality_read = 0.923300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901556
Bank_Level_Parallism_Col = 1.524208
Bank_Level_Parallism_Ready = 1.130246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392409 

BW Util details:
bwutil = 0.037575 
total_CMD = 36780 
util_bw = 1382 
Wasted_Col = 2006 
Wasted_Row = 919 
Idle = 32473 

BW Util Bottlenecks: 
RCDc_limit = 1816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36780 
n_nop = 35239 
Read = 1382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1382 
total_req = 1382 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1382 
Row_Bus_Util =  0.005329 
CoL_Bus_Util = 0.037575 
Either_Row_CoL_Bus_Util = 0.041898 
Issued_on_Two_Bus_Simul_Util = 0.001006 
issued_two_Eff = 0.024010 
queue_avg = 0.334339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.334339

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22968
icnt_total_pkts_simt_to_mem=22968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22968
Req_Network_cycles = 8307
Req_Network_injected_packets_per_cycle =       2.7649 
Req_Network_conflicts_per_cycle =       2.6545
Req_Network_conflicts_per_cycle_util =       8.6747
Req_Bank_Level_Parallism =       9.0354
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.0907
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0864

Reply_Network_injected_packets_num = 22968
Reply_Network_cycles = 8307
Reply_Network_injected_packets_per_cycle =        2.7649
Reply_Network_conflicts_per_cycle =        0.8675
Reply_Network_conflicts_per_cycle_util =       3.0113
Reply_Bank_Level_Parallism =       9.5980
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5405
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0601
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 351907 (inst/sec)
gpgpu_simulation_rate = 2076 (cycle/sec)
gpgpu_silicon_slowdown = 545279x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 2
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7840
gpu_sim_insn = 1404831
gpu_ipc =     179.1876
gpu_tot_sim_cycle = 16147
gpu_tot_sim_insn = 2812462
gpu_tot_ipc =     174.1786
gpu_tot_issued_cta = 1876
gpu_occupancy = 37.9984% 
gpu_tot_occupancy = 37.0104% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9296
partiton_level_parallism_total  =       2.8449
partiton_level_parallism_util =      10.3693
partiton_level_parallism_util_total  =       9.6565
L2_BW  =     106.1215 GB/Sec
L2_BW_total  =     103.0523 GB/Sec
gpu_total_sim_rate=401780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2282, Reservation_fails = 622
	L1D_cache_core[1]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 564
	L1D_cache_core[2]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 629
	L1D_cache_core[3]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 558
	L1D_cache_core[4]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 656
	L1D_cache_core[5]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 479
	L1D_cache_core[6]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2278, Reservation_fails = 651
	L1D_cache_core[7]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2200, Reservation_fails = 573
	L1D_cache_core[8]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2279, Reservation_fails = 633
	L1D_cache_core[9]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 514
	L1D_cache_core[10]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2278, Reservation_fails = 619
	L1D_cache_core[11]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 558
	L1D_cache_core[12]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 668
	L1D_cache_core[13]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 473
	L1D_cache_core[14]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 488
	L1D_cache_core[15]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 608
	L1D_cache_core[16]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2288, Reservation_fails = 622
	L1D_cache_core[17]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 502
	L1D_cache_core[18]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 498
	L1D_cache_core[19]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 497
	L1D_cache_core[20]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 524
	L1D_cache_core[21]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 503
	L1D_cache_core[22]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2279, Reservation_fails = 598
	L1D_cache_core[23]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 500
	L1D_cache_core[24]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 480
	L1D_cache_core[25]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2211, Reservation_fails = 454
	L1D_cache_core[26]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 452
	L1D_cache_core[27]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 481
	L1D_cache_core[28]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 524
	L1D_cache_core[29]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 485
	L1D_cache_core[30]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 550
	L1D_cache_core[31]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2211, Reservation_fails = 456
	L1D_cache_core[32]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2285, Reservation_fails = 502
	L1D_cache_core[33]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2208, Reservation_fails = 454
	L1D_cache_core[34]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 504
	L1D_cache_core[35]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 503
	L1D_cache_core[36]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 439
	L1D_cache_core[37]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 562
	L1D_cache_core[38]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 515
	L1D_cache_core[39]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 456
	L1D_cache_core[40]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2225, Reservation_fails = 537
	L1D_cache_core[41]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2143, Reservation_fails = 550
	L1D_cache_core[42]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 476
	L1D_cache_core[43]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 469
	L1D_cache_core[44]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2222, Reservation_fails = 535
	L1D_cache_core[45]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 454
	L1D_total_cache_accesses = 266246
	L1D_total_cache_misses = 45936
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 102945
	L1D_total_cache_reservation_fails = 24375
	L1D_cache_data_port_util = 0.441
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 102945
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 725
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
253, 287, 254, 288, 253, 287, 322, 288, 322, 322, 252, 322, 288, 288, 218, 184, 184, 184, 184, 184, 92, 
gpgpu_n_tot_thrd_icount = 7937632
gpgpu_n_tot_w_icount = 248051
gpgpu_n_stall_shd_mem = 69141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42186
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 33860
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 33860
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211509	W0_Idle:155958	W0_Scoreboard:464055	W1:26141	W2:21329	W3:11695	W4:4005	W5:1037	W6:295	W7:30	W8:166	W9:2	W10:20	W11:71	W12:281	W13:849	W14:1709	W15:2629	W16:162831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:66752	WS1:62985	WS2:60607	WS3:57707	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 337488 {8:42186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1687440 {40:42186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 1017 
max_icnt2mem_latency = 524 
maxmrqlatency = 43 
max_icnt2sh_latency = 56 
averagemflatency = 511 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 5 
mrq_lat_table:16985 	647 	1000 	1399 	1024 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6402 	18304 	21230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9386 	5037 	12276 	19222 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32228 	5353 	4636 	3013 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        21        59        64        29        25        33        22         0         0         0         0         0         0         0         0 
dram[1]:        34        17        37        44        21        27        27        25         0         0         0         0         0         0         0         0 
dram[2]:        41        38        68        56        25        25        16        32         0         0         0         0         0         0         0         0 
dram[3]:        31        50        78        48        17        36        20        24         0         0         0         0         0         0         0         0 
dram[4]:        29        37        46        47        11        15        26        47         0         0         0         0         0         0         0         0 
dram[5]:        49        36        48        58        30        13         0        42         0         0         0         0         0         0         0         0 
dram[6]:        20        21        47        79        19        27        22        37         0         0         0         0         0         0         0         0 
dram[7]:        28        42        54        51        22        15         0        23         0         0         0         0         0         0         0         0 
dram[8]:        46        37        48        57        36        19        35        48         0         0         0         0         0         0         0         0 
dram[9]:        34        17        77        68        27        32        40        61         0         0         0         0         0         0         0         0 
dram[10]:        36        30        41        56        26        22        59        19         0         0         0         0         0         0         0         0 
dram[11]:        33        44        48        51        18        27        30        22         0         0         0         0         0         0         0         0 
dram[12]:        40        35        56        47        32        34        24        27         0         0         0         0         0         0         0         0 
dram[13]:        21        34        59        46        23        20        25        35         0         0         0         0         0         0         0         0 
dram[14]:        31        31        65        33        20        23        31        67         0         0         0         0         0         0         0         0 
dram[15]:        25        35        85        50        57        27        22        14         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5489      5503      5505      5495      5573      5601      5910      5861      5566      5563      5564      5593      5669      5646      5598      5602 
dram[1]:      5495      5505      5519      5512      5579      5551      5840      5919      5669      5661      5611      5584      5635      5631      5612      5632 
dram[2]:      5490      5490      5504      5493      5572      5553      5929      5915      5697      5593      5555      5559      5708      5700      5615      5613 
dram[3]:      5489      5489      5493      5493      5552      5560      5891      5863      5597      5699      5564      5587      5650      5695      5619      5618 
dram[4]:      5490      5489      5494      5500      5563      5882      5849      5879      5698      5726      5596      5569      5662      5643      5616      5691 
dram[5]:      5501      5492      5497      5493      5567      5581      5887      5846      5574      5572      5564      5581      5643      5634      5602      5611 
dram[6]:      5506      5503      5523      5493      5557      5570      5879      5915      5578      5563      5579      5565      5636      5650      5625      5627 
dram[7]:      5489      5491      5495      5506      5554      5558      5845      5975      5726      5568      5562      5589      5691      5645      5621      5603 
dram[8]:      5489      5489      5493      5504      5559      5564      5859      5837      5696      5690      5571      5572      5663      5657      5623      5636 
dram[9]:      5489      5489      5498      5493      5569      5560      5897      5901      5723      5582      5579      5572      5646      5658      5623      5595 
dram[10]:      5490      5489      5493      5499      5556      5550      5881      5914      5683      5571      5587      5592      5673      5680      5603      5642 
dram[11]:      5490      5505      5494      5493      5567      5566      5888      5883      5568      5698      5595      5583      5649      5655      5621      5663 
dram[12]:      5489      5489      5498      5524      5571      5838      5925      5906      5590      5713      5578      5602      5647      5655      5618      5660 
dram[13]:      5489      5491      5493      5495      5578      5563      5910      5876      5711      5581      5592      5554      5630      5638      5623      5620 
dram[14]:      5489      5489      5517      5508      5547      5564      5848      5883      5713      5693      5599      5577      5707      5634      5598      5620 
dram[15]:      5489      5489      5494      5493      5560      5566      5917      6042      5596      5601      5575      5577      5641      5660      5609      5600 
average row accesses per activate:
dram[0]:  6.100000  5.454545 17.875000 16.375000  5.578948  6.235294  4.923077  4.642857 68.000000 63.000000 66.000000 70.000000 33.000000 64.000000 56.000000 40.000000 
dram[1]:  5.777778  4.208333  9.500000 10.800000  6.714286  6.440000 14.200000  5.615385 51.000000 57.000000 36.000000 56.000000 36.000000 50.000000 57.000000 74.000000 
dram[2]:  9.187500 10.100000 28.500000 13.100000  5.478261  7.200000  5.818182  5.866667 51.000000 71.000000 67.000000 77.000000 51.000000 64.000000 67.000000 74.000000 
dram[3]:  7.214286  5.590909 21.333334 15.000000  6.133333  6.476191  4.133333  5.692307 57.000000 66.000000 64.000000 52.000000 52.000000 59.000000 72.000000 35.000000 
dram[4]:  5.454545  8.733334 16.833334 26.500000  3.800000  5.136364  6.818182  8.555555 57.000000 64.000000 48.000000 56.000000 50.000000 67.000000 64.000000 55.000000 
dram[5]:  6.777778  6.458333 19.000000 15.375000  6.588235  3.952381 57.000000  8.142858 57.000000 65.000000 55.000000 62.000000 64.000000 48.000000 46.000000 73.000000 
dram[6]:  4.866667  5.200000 17.166666 18.250000  5.714286  5.880000  4.117647  5.466667 62.000000 45.000000 71.000000 73.000000 65.000000 30.000000 27.000000 27.000000 
dram[7]:  5.500000  6.409091 22.166666 29.000000  4.862069  3.428571 52.000000  4.400000 59.000000 46.000000 82.000000 60.000000 50.000000 62.000000 72.000000 62.000000 
dram[8]:  8.714286  6.050000 11.750000 12.400000  5.962963  7.333333  8.333333 14.400000 52.000000 74.000000 39.000000 60.000000 61.000000 53.000000 62.000000 74.000000 
dram[9]:  6.409091  4.500000 32.500000 31.000000  5.764706  6.809524  7.300000 17.600000 67.000000 51.000000 68.000000 53.000000 72.000000 62.000000 60.000000 52.000000 
dram[10]:  8.250000  6.111111 10.300000 15.500000  5.533333  5.695652 13.142858  5.000000 61.000000 62.000000 59.000000 58.000000 42.000000 61.000000 69.000000 47.000000 
dram[11]:  6.450000  6.187500 17.500000 14.750000  4.789474  6.058824  6.384615  4.866667 64.000000 56.000000 52.000000 53.000000 64.000000 90.000000 65.000000 58.000000 
dram[12]:  6.363636  8.500000 25.500000 16.000000  6.000000  8.700000  3.909091  5.357143 60.000000 75.000000 50.000000 41.000000 85.000000 46.000000 44.000000 62.000000 
dram[13]:  4.500000  4.384615 21.333334 11.800000  6.000000  4.275862  5.000000 13.000000 59.000000 56.000000 39.000000 51.000000 90.000000 86.000000 57.000000 61.000000 
dram[14]:  6.550000  6.777778 19.500000  9.875000  4.703704  6.421052  6.230769 12.125000 66.000000 39.000000 48.000000 63.000000 43.000000 54.000000 75.000000 69.000000 
dram[15]:  8.083333  9.583333 28.500000 14.375000  8.333333  5.280000  6.000000  6.714286 47.000000 52.000000 96.000000 55.000000 84.000000 44.000000 48.000000 76.000000 
average row locality = 21093/1947 = 10.833591
number of bytes read:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total bytes read: 674976
Bbank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes accessed:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total dram bytes accesed = 674976
bank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         31        32        31        30        37        35        47        48        34        36        28        28        29        30        33        33
dram[1]:         31        30        32        31        36        36        46        49        37        35        28        28        30        33        34        34
dram[2]:         32        31        30        33        37        35        50        48        34        38        28        28        32        30        34        34
dram[3]:         29        29        29        33        34        35        49        46        33        34        28        28        30        32        33        32
dram[4]:         31        31        31        32        34        37        51        52        38        35        28        28        30        29        33        33
dram[5]:         31        31        34        31        36        37        49        46        34        35        28        27        33        31        33        34
dram[6]:         30        30        32        30        36        35        50        44        36        39        28        29        31        31        33        34
dram[7]:         30        30        32        33        35        34        57        64        35        31        27        28        32        32        35        32
dram[8]:         30        29        29        34        35        36        45        51        36        35        27        27        30        32        34        34
dram[9]:         30        30        34        31        37        37        51        48        36        34        29        28        30        30        33        33
dram[10]:         31        30        32        32        37        36        50        45        37        34        27        27        32        32        33        34
dram[11]:         31        33        33        32        35        33        49        52        36        35        28        27        29        30        32        34
dram[12]:         29        30        33        32        37        37        43        52        36        36        27        28        31        29        34        35
dram[13]:         33        31        33        33        37        35        44        50        35        36        28        28        30        31        34        31
dram[14]:         30        32        34        32        34        38        50        44        36        33        28        27        32        29        33        34
dram[15]:         30        31        32        33        35        35        50        50        31        36        28        27        31        31        33        33
maximum mf latency per bank:
dram[0]:        876       866       882       950       925       937       897       896       911       887       765       770       742       808       876       800
dram[1]:        907       897       913       889       913       938       879       923       940       906       670       662       838       789       851       889
dram[2]:        887       934       909       972       993       980       945       951       905       932       734       744       801       774       876       888
dram[3]:        829       851       889       871       920       921       895       874       847       896       691       749       744       855       816       752
dram[4]:        917       890       879       903       933      1017       938       921       937       941       712       712       885       812       851       832
dram[5]:        898       908       958       889       943       931       908       889       901       892       677       680       945       832       920       936
dram[6]:        914       858       918       949       941       935       939       908       906       956       730       741       820       796       853       742
dram[7]:        915       894       963       911       931       934       891       918       918       898       757       726       812       840       873       884
dram[8]:        868       824       931       934       950       952       911       917       912       933       708       685       902       810       790       838
dram[9]:        874       893       937       907       934       951       909       928       857       893       807       671       834       869       894       840
dram[10]:        864       834       922       904       926       910       933       900       892       925       726       688       831       864       854       790
dram[11]:        881       927       877       926       904       893       878       902       948       917       685       757       754       836       788       818
dram[12]:        795       865       921       916       926       931       907       902       944       952       732       676       827       748       791       900
dram[13]:        979       914       949       994       986       986       981       951      1000       973       717       776       777       814       873       860
dram[14]:        881       909       916       881      1001       973       970       959       899       898       657       717       867       809       868       904
dram[15]:        828       842       900       944       939       959       921       947       903       946       740       721       827       834       781       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69975 n_act=129 n_pre=113 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01842
n_activity=7131 dram_eff=0.1847
bk0: 122a 70176i bk1: 120a 70032i bk2: 143a 70977i bk3: 131a 71048i bk4: 106a 70354i bk5: 106a 70391i bk6: 64a 70729i bk7: 65a 70661i bk8: 68a 71420i bk9: 63a 71369i bk10: 66a 71419i bk11: 70a 71444i bk12: 33a 71456i bk13: 64a 71404i bk14: 56a 71453i bk15: 40a 71463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902050
Row_Buffer_Locality_read = 0.902050
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959594
Bank_Level_Parallism_Col = 1.485608
Bank_Level_Parallism_Ready = 1.132878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361674 

BW Util details:
bwutil = 0.018421 
total_CMD = 71496 
util_bw = 1317 
Wasted_Col = 2491 
Wasted_Row = 1018 
Idle = 66670 

BW Util Bottlenecks: 
RCDc_limit = 2278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69975 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1317 
Row_Bus_Util =  0.003385 
CoL_Bus_Util = 0.018421 
Either_Row_CoL_Bus_Util = 0.021274 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.024984 
queue_avg = 0.166793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.166793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70018 n_act=134 n_pre=118 n_ref_event=0 n_req=1271 n_rd=1271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01778
n_activity=7175 dram_eff=0.1771
bk0: 104a 70378i bk1: 101a 69983i bk2: 95a 70824i bk3: 108a 70901i bk4: 141a 70192i bk5: 161a 69950i bk6: 71a 71238i bk7: 73a 70684i bk8: 51a 71443i bk9: 57a 71429i bk10: 36a 71452i bk11: 56a 71445i bk12: 36a 71455i bk13: 50a 71444i bk14: 57a 71420i bk15: 74a 71417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894571
Row_Buffer_Locality_read = 0.894571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.016041
Bank_Level_Parallism_Col = 1.479616
Bank_Level_Parallism_Ready = 1.120378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373568 

BW Util details:
bwutil = 0.017777 
total_CMD = 71496 
util_bw = 1271 
Wasted_Col = 2533 
Wasted_Row = 934 
Idle = 66758 

BW Util Bottlenecks: 
RCDc_limit = 2347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1366 
rwq = 0 
CCDLc_limit_alone = 1366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70018 
Read = 1271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 1271 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 1271 
Row_Bus_Util =  0.003525 
CoL_Bus_Util = 0.017777 
Either_Row_CoL_Bus_Util = 0.020672 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.030447 
queue_avg = 0.217327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.217327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69922 n_act=112 n_pre=96 n_ref_event=0 n_req=1401 n_rd=1401 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0196
n_activity=7040 dram_eff=0.199
bk0: 147a 70491i bk1: 101a 70824i bk2: 114a 71212i bk3: 131a 70790i bk4: 126a 70034i bk5: 108a 70609i bk6: 64a 70812i bk7: 88a 70612i bk8: 51a 71412i bk9: 71a 71413i bk10: 67a 71362i bk11: 77a 71403i bk12: 51a 71444i bk13: 64a 71421i bk14: 67a 71360i bk15: 74a 71383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920057
Row_Buffer_Locality_read = 0.920057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.941672
Bank_Level_Parallism_Col = 1.590436
Bank_Level_Parallism_Ready = 1.165596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448664 

BW Util details:
bwutil = 0.019596 
total_CMD = 71496 
util_bw = 1401 
Wasted_Col = 2200 
Wasted_Row = 908 
Idle = 66987 

BW Util Bottlenecks: 
RCDc_limit = 1882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 1458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69922 
Read = 1401 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1401 
total_req = 1401 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1401 
Row_Bus_Util =  0.002909 
CoL_Bus_Util = 0.019596 
Either_Row_CoL_Bus_Util = 0.022015 
Issued_on_Two_Bus_Simul_Util = 0.000490 
issued_two_Eff = 0.022236 
queue_avg = 0.193004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.193004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70040 n_act=120 n_pre=104 n_ref_event=0 n_req=1263 n_rd=1263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01767
n_activity=7166 dram_eff=0.1762
bk0: 101a 70664i bk1: 123a 70135i bk2: 128a 71082i bk3: 90a 71148i bk4: 92a 70645i bk5: 136a 70232i bk6: 62a 70587i bk7: 74a 70734i bk8: 57a 71416i bk9: 66a 71413i bk10: 64a 71412i bk11: 52a 71436i bk12: 52a 71438i bk13: 59a 71414i bk14: 72a 71406i bk15: 35a 71463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904988
Row_Buffer_Locality_read = 0.904988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.790353
Bank_Level_Parallism_Col = 1.503440
Bank_Level_Parallism_Ready = 1.125891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348337 

BW Util details:
bwutil = 0.017665 
total_CMD = 71496 
util_bw = 1263 
Wasted_Col = 2285 
Wasted_Row = 1241 
Idle = 66707 

BW Util Bottlenecks: 
RCDc_limit = 2083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1341 
rwq = 0 
CCDLc_limit_alone = 1341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70040 
Read = 1263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1263 
total_req = 1263 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1263 
Row_Bus_Util =  0.003133 
CoL_Bus_Util = 0.017665 
Either_Row_CoL_Bus_Util = 0.020365 
Issued_on_Two_Bus_Simul_Util = 0.000434 
issued_two_Eff = 0.021291 
queue_avg = 0.139015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.139015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70031 n_act=122 n_pre=106 n_ref_event=0 n_req=1279 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01789
n_activity=6648 dram_eff=0.1924
bk0: 120a 69975i bk1: 131a 70564i bk2: 101a 71091i bk3: 106a 71248i bk4: 95a 69902i bk5: 113a 70117i bk6: 75a 70796i bk7: 77a 70952i bk8: 57a 71422i bk9: 64a 71450i bk10: 48a 71453i bk11: 56a 71463i bk12: 50a 71413i bk13: 67a 71412i bk14: 64a 71448i bk15: 55a 71454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904613
Row_Buffer_Locality_read = 0.904613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.978370
Bank_Level_Parallism_Col = 1.513011
Bank_Level_Parallism_Ready = 1.127443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402631 

BW Util details:
bwutil = 0.017889 
total_CMD = 71496 
util_bw = 1279 
Wasted_Col = 2274 
Wasted_Row = 1024 
Idle = 66919 

BW Util Bottlenecks: 
RCDc_limit = 2109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1243 
rwq = 0 
CCDLc_limit_alone = 1243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70031 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1279 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1279 
Row_Bus_Util =  0.003189 
CoL_Bus_Util = 0.017889 
Either_Row_CoL_Bus_Util = 0.020491 
Issued_on_Two_Bus_Simul_Util = 0.000587 
issued_two_Eff = 0.028669 
queue_avg = 0.226264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.226264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70023 n_act=110 n_pre=94 n_ref_event=0 n_req=1293 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01808
n_activity=7188 dram_eff=0.1799
bk0: 122a 70370i bk1: 155a 69993i bk2: 114a 71087i bk3: 123a 70939i bk4: 112a 70511i bk5: 83a 70195i bk6: 57a 71441i bk7: 57a 71097i bk8: 57a 71425i bk9: 65a 71409i bk10: 55a 71438i bk11: 62a 71386i bk12: 64a 71386i bk13: 48a 71408i bk14: 46a 71385i bk15: 73a 71417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914927
Row_Buffer_Locality_read = 0.914927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.767373
Bank_Level_Parallism_Col = 1.475583
Bank_Level_Parallism_Ready = 1.159319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342397 

BW Util details:
bwutil = 0.018085 
total_CMD = 71496 
util_bw = 1293 
Wasted_Col = 2365 
Wasted_Row = 1062 
Idle = 66776 

BW Util Bottlenecks: 
RCDc_limit = 1982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70023 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1293 
total_req = 1293 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 1293 
Row_Bus_Util =  0.002853 
CoL_Bus_Util = 0.018085 
Either_Row_CoL_Bus_Util = 0.020603 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.016293 
queue_avg = 0.154274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.154274
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70041 n_act=135 n_pre=119 n_ref_event=0 n_req=1245 n_rd=1245 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01741
n_activity=7210 dram_eff=0.1727
bk0: 73a 70594i bk1: 104a 70220i bk2: 103a 71161i bk3: 146a 70903i bk4: 120a 70196i bk5: 147a 69863i bk6: 70a 70559i bk7: 82a 70609i bk8: 62a 71442i bk9: 45a 71419i bk10: 71a 71435i bk11: 73a 71445i bk12: 65a 71451i bk13: 30a 71441i bk14: 27a 71458i bk15: 27a 71452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891566
Row_Buffer_Locality_read = 0.891566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.930148
Bank_Level_Parallism_Col = 1.514497
Bank_Level_Parallism_Ready = 1.110843
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387856 

BW Util details:
bwutil = 0.017414 
total_CMD = 71496 
util_bw = 1245 
Wasted_Col = 2470 
Wasted_Row = 1224 
Idle = 66557 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70041 
Read = 1245 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 1245 
total_req = 1245 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 1245 
Row_Bus_Util =  0.003553 
CoL_Bus_Util = 0.017414 
Either_Row_CoL_Bus_Util = 0.020351 
Issued_on_Two_Bus_Simul_Util = 0.000615 
issued_two_Eff = 0.030241 
queue_avg = 0.192626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.192626
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69980 n_act=125 n_pre=109 n_ref_event=0 n_req=1324 n_rd=1324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01852
n_activity=6903 dram_eff=0.1918
bk0: 132a 69914i bk1: 141a 70019i bk2: 133a 71125i bk3: 116a 71255i bk4: 141a 69551i bk5: 72a 70239i bk6: 52a 71449i bk7: 44a 70907i bk8: 59a 71395i bk9: 46a 71440i bk10: 82a 71401i bk11: 60a 71413i bk12: 50a 71409i bk13: 62a 71377i bk14: 72a 71400i bk15: 62a 71427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905589
Row_Buffer_Locality_read = 0.905589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.986878
Bank_Level_Parallism_Col = 1.530997
Bank_Level_Parallism_Ready = 1.154079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392992 

BW Util details:
bwutil = 0.018519 
total_CMD = 71496 
util_bw = 1324 
Wasted_Col = 2441 
Wasted_Row = 1036 
Idle = 66695 

BW Util Bottlenecks: 
RCDc_limit = 2232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69980 
Read = 1324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 1324 
total_req = 1324 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 1324 
Row_Bus_Util =  0.003273 
CoL_Bus_Util = 0.018519 
Either_Row_CoL_Bus_Util = 0.021204 
Issued_on_Two_Bus_Simul_Util = 0.000587 
issued_two_Eff = 0.027704 
queue_avg = 0.170779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.170779
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69968 n_act=116 n_pre=100 n_ref_event=0 n_req=1354 n_rd=1354 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01894
n_activity=7392 dram_eff=0.1832
bk0: 122a 70626i bk1: 121a 70251i bk2: 94a 71009i bk3: 124a 70848i bk4: 161a 69740i bk5: 110a 70555i bk6: 75a 70974i bk7: 72a 71219i bk8: 52a 71421i bk9: 74a 71405i bk10: 39a 71448i bk11: 60a 71457i bk12: 61a 71439i bk13: 53a 71443i bk14: 62a 71429i bk15: 74a 71442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914328
Row_Buffer_Locality_read = 0.914328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.773920
Bank_Level_Parallism_Col = 1.474236
Bank_Level_Parallism_Ready = 1.107829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389581 

BW Util details:
bwutil = 0.018938 
total_CMD = 71496 
util_bw = 1354 
Wasted_Col = 2233 
Wasted_Row = 1252 
Idle = 66657 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69968 
Read = 1354 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 1354 
total_req = 1354 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 1354 
Row_Bus_Util =  0.003021 
CoL_Bus_Util = 0.018938 
Either_Row_CoL_Bus_Util = 0.021372 
Issued_on_Two_Bus_Simul_Util = 0.000587 
issued_two_Eff = 0.027487 
queue_avg = 0.144987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.144987
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69942 n_act=111 n_pre=95 n_ref_event=0 n_req=1372 n_rd=1372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01919
n_activity=7577 dram_eff=0.1811
bk0: 141a 69965i bk1: 90a 70263i bk2: 130a 71181i bk3: 124a 71233i bk4: 98a 70533i bk5: 143a 70132i bk6: 73a 70902i bk7: 88a 71160i bk8: 67a 71409i bk9: 51a 71436i bk10: 68a 71428i bk11: 53a 71438i bk12: 72a 71403i bk13: 62a 71413i bk14: 60a 71425i bk15: 52a 71439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919096
Row_Buffer_Locality_read = 0.919096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695359
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.139213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.019190 
total_CMD = 71496 
util_bw = 1372 
Wasted_Col = 2392 
Wasted_Row = 1278 
Idle = 66454 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1336 
rwq = 0 
CCDLc_limit_alone = 1336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69942 
Read = 1372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1372 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1372 
Row_Bus_Util =  0.002881 
CoL_Bus_Util = 0.019190 
Either_Row_CoL_Bus_Util = 0.021735 
Issued_on_Two_Bus_Simul_Util = 0.000336 
issued_two_Eff = 0.015444 
queue_avg = 0.159911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.159911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70047 n_act=114 n_pre=98 n_ref_event=0 n_req=1266 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01771
n_activity=6969 dram_eff=0.1817
bk0: 99a 70700i bk1: 110a 70360i bk2: 103a 70815i bk3: 124a 71017i bk4: 83a 70581i bk5: 131a 70117i bk6: 92a 70964i bk7: 65a 70799i bk8: 61a 71419i bk9: 62a 71409i bk10: 59a 71417i bk11: 58a 71441i bk12: 42a 71441i bk13: 61a 71444i bk14: 69a 71386i bk15: 47a 71452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909953
Row_Buffer_Locality_read = 0.909953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837579
Bank_Level_Parallism_Col = 1.484744
Bank_Level_Parallism_Ready = 1.127172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362119 

BW Util details:
bwutil = 0.017707 
total_CMD = 71496 
util_bw = 1266 
Wasted_Col = 2265 
Wasted_Row = 1062 
Idle = 66903 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70047 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1266 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 1266 
Row_Bus_Util =  0.002965 
CoL_Bus_Util = 0.017707 
Either_Row_CoL_Bus_Util = 0.020267 
Issued_on_Two_Bus_Simul_Util = 0.000406 
issued_two_Eff = 0.020014 
queue_avg = 0.170163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.170163
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70002 n_act=122 n_pre=106 n_ref_event=0 n_req=1303 n_rd=1303 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01822
n_activity=7158 dram_eff=0.182
bk0: 129a 70211i bk1: 99a 70435i bk2: 105a 71137i bk3: 118a 70979i bk4: 91a 70500i bk5: 103a 70450i bk6: 83a 70686i bk7: 73a 70569i bk8: 64a 71434i bk9: 56a 71412i bk10: 52a 71439i bk11: 53a 71466i bk12: 64a 71434i bk13: 90a 71390i bk14: 65a 71409i bk15: 58a 71452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906370
Row_Buffer_Locality_read = 0.906370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924635
Bank_Level_Parallism_Col = 1.468750
Bank_Level_Parallism_Ready = 1.112817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356864 

BW Util details:
bwutil = 0.018225 
total_CMD = 71496 
util_bw = 1303 
Wasted_Col = 2343 
Wasted_Row = 945 
Idle = 66905 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70002 
Read = 1303 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1303 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1303 
Row_Bus_Util =  0.003189 
CoL_Bus_Util = 0.018225 
Either_Row_CoL_Bus_Util = 0.020896 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.024766 
queue_avg = 0.159310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.15931
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=70040 n_act=112 n_pre=96 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01801
n_activity=7136 dram_eff=0.1805
bk0: 140a 70068i bk1: 136a 70529i bk2: 102a 71283i bk3: 128a 70987i bk4: 114a 70273i bk5: 87a 70955i bk6: 43a 70939i bk7: 75a 70650i bk8: 60a 71398i bk9: 75a 71422i bk10: 50a 71459i bk11: 41a 71455i bk12: 85a 71376i bk13: 46a 71432i bk14: 44a 71450i bk15: 62a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775372
Bank_Level_Parallism_Col = 1.416203
Bank_Level_Parallism_Ready = 1.116460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324332 

BW Util details:
bwutil = 0.018015 
total_CMD = 71496 
util_bw = 1288 
Wasted_Col = 2357 
Wasted_Row = 927 
Idle = 66924 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 70040 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1288 
Row_Bus_Util =  0.002909 
CoL_Bus_Util = 0.018015 
Either_Row_CoL_Bus_Util = 0.020365 
Issued_on_Two_Bus_Simul_Util = 0.000559 
issued_two_Eff = 0.027473 
queue_avg = 0.163883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.163883
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69851 n_act=152 n_pre=136 n_ref_event=0 n_req=1402 n_rd=1402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01961
n_activity=7775 dram_eff=0.1803
bk0: 99a 70079i bk1: 114a 69889i bk2: 128a 71105i bk3: 118a 70839i bk4: 150a 69853i bk5: 124a 69698i bk6: 105a 70220i bk7: 65a 71182i bk8: 59a 71414i bk9: 56a 71423i bk10: 39a 71463i bk11: 51a 71433i bk12: 90a 71387i bk13: 86a 71391i bk14: 57a 71444i bk15: 61a 71398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891583
Row_Buffer_Locality_read = 0.891583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.092586
Bank_Level_Parallism_Col = 1.623778
Bank_Level_Parallism_Ready = 1.138374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473237 

BW Util details:
bwutil = 0.019609 
total_CMD = 71496 
util_bw = 1402 
Wasted_Col = 2545 
Wasted_Row = 1367 
Idle = 66182 

BW Util Bottlenecks: 
RCDc_limit = 2633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69851 
Read = 1402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 1402 
total_req = 1402 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 1402 
Row_Bus_Util =  0.004028 
CoL_Bus_Util = 0.019609 
Either_Row_CoL_Bus_Util = 0.023008 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.027356 
queue_avg = 0.228754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.228754
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69967 n_act=127 n_pre=111 n_ref_event=0 n_req=1333 n_rd=1333 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01864
n_activity=7451 dram_eff=0.1789
bk0: 131a 70130i bk1: 122a 70251i bk2: 117a 71089i bk3: 79a 71093i bk4: 127a 69850i bk5: 122a 70268i bk6: 81a 70663i bk7: 97a 71058i bk8: 66a 71396i bk9: 39a 71450i bk10: 48a 71402i bk11: 63a 71435i bk12: 43a 71405i bk13: 54a 71444i bk14: 75a 71391i bk15: 69a 71416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904726
Row_Buffer_Locality_read = 0.904726
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939345
Bank_Level_Parallism_Col = 1.558220
Bank_Level_Parallism_Ready = 1.169542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381561 

BW Util details:
bwutil = 0.018644 
total_CMD = 71496 
util_bw = 1333 
Wasted_Col = 2477 
Wasted_Row = 1103 
Idle = 66583 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69967 
Read = 1333 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 1333 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 1333 
Row_Bus_Util =  0.003329 
CoL_Bus_Util = 0.018644 
Either_Row_CoL_Bus_Util = 0.021386 
Issued_on_Two_Bus_Simul_Util = 0.000587 
issued_two_Eff = 0.027469 
queue_avg = 0.236013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.236013
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71496 n_nop=69955 n_act=106 n_pre=90 n_ref_event=0 n_req=1382 n_rd=1382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01933
n_activity=6834 dram_eff=0.2022
bk0: 97a 70766i bk1: 115a 70707i bk2: 171a 71099i bk3: 115a 70934i bk4: 125a 70532i bk5: 132a 69946i bk6: 78a 70672i bk7: 47a 71072i bk8: 47a 71435i bk9: 52a 71400i bk10: 96a 71406i bk11: 55a 71437i bk12: 84a 71418i bk13: 44a 71454i bk14: 48a 71433i bk15: 76a 71417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923300
Row_Buffer_Locality_read = 0.923300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901556
Bank_Level_Parallism_Col = 1.524208
Bank_Level_Parallism_Ready = 1.130246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392409 

BW Util details:
bwutil = 0.019330 
total_CMD = 71496 
util_bw = 1382 
Wasted_Col = 2006 
Wasted_Row = 919 
Idle = 67189 

BW Util Bottlenecks: 
RCDc_limit = 1816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71496 
n_nop = 69955 
Read = 1382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1382 
total_req = 1382 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1382 
Row_Bus_Util =  0.002741 
CoL_Bus_Util = 0.019330 
Either_Row_CoL_Bus_Util = 0.021554 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.024010 
queue_avg = 0.171996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.171996

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=45936
icnt_total_pkts_simt_to_mem=45936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45936
Req_Network_cycles = 16147
Req_Network_injected_packets_per_cycle =       2.8449 
Req_Network_conflicts_per_cycle =       2.7183
Req_Network_conflicts_per_cycle_util =       9.2268
Req_Bank_Level_Parallism =       9.6565
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.9521
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0889

Reply_Network_injected_packets_num = 45936
Reply_Network_cycles = 16147
Reply_Network_injected_packets_per_cycle =        2.8449
Reply_Network_conflicts_per_cycle =        0.4463
Reply_Network_conflicts_per_cycle_util =       1.5638
Reply_Bank_Level_Parallism =       9.9688
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2781
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0618
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 401780 (inst/sec)
gpgpu_simulation_rate = 2306 (cycle/sec)
gpgpu_silicon_slowdown = 490893x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 3
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 7874
gpu_sim_insn = 1405285
gpu_ipc =     178.4716
gpu_tot_sim_cycle = 24021
gpu_tot_sim_insn = 4217747
gpu_tot_ipc =     175.5858
gpu_tot_issued_cta = 2814
gpu_occupancy = 38.3076% 
gpu_tot_occupancy = 37.4192% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9169
partiton_level_parallism_total  =       2.8685
partiton_level_parallism_util =      10.3459
partiton_level_parallism_util_total  =       9.8759
L2_BW  =     105.6633 GB/Sec
L2_BW_total  =     103.9082 GB/Sec
gpu_total_sim_rate=421774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3458, Reservation_fails = 882
	L1D_cache_core[1]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 823
	L1D_cache_core[2]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 902
	L1D_cache_core[3]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 840
	L1D_cache_core[4]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 879
	L1D_cache_core[5]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 653
	L1D_cache_core[6]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3454, Reservation_fails = 936
	L1D_cache_core[7]: Access = 8731, Miss = 1475, Miss_rate = 0.169, Pending_hits = 3306, Reservation_fails = 822
	L1D_cache_core[8]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 846
	L1D_cache_core[9]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 850
	L1D_cache_core[10]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3390, Reservation_fails = 937
	L1D_cache_core[11]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 870
	L1D_cache_core[12]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 934
	L1D_cache_core[13]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 685
	L1D_cache_core[14]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 739
	L1D_cache_core[15]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3292, Reservation_fails = 848
	L1D_cache_core[16]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3408, Reservation_fails = 948
	L1D_cache_core[17]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 735
	L1D_cache_core[18]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 718
	L1D_cache_core[19]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 723
	L1D_cache_core[20]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 790
	L1D_cache_core[21]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 715
	L1D_cache_core[22]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 924
	L1D_cache_core[23]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3289, Reservation_fails = 740
	L1D_cache_core[24]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 795
	L1D_cache_core[25]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3291, Reservation_fails = 682
	L1D_cache_core[26]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3404, Reservation_fails = 770
	L1D_cache_core[27]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 793
	L1D_cache_core[28]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 790
	L1D_cache_core[29]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 791
	L1D_cache_core[30]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 807
	L1D_cache_core[31]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3291, Reservation_fails = 686
	L1D_cache_core[32]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3405, Reservation_fails = 715
	L1D_cache_core[33]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3288, Reservation_fails = 687
	L1D_cache_core[34]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 770
	L1D_cache_core[35]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 729
	L1D_cache_core[36]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 724
	L1D_cache_core[37]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 810
	L1D_cache_core[38]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 808
	L1D_cache_core[39]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 689
	L1D_cache_core[40]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3401, Reservation_fails = 810
	L1D_cache_core[41]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3270, Reservation_fails = 788
	L1D_cache_core[42]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 699
	L1D_cache_core[43]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 679
	L1D_cache_core[44]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 814
	L1D_cache_core[45]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 706
	L1D_total_cache_accesses = 399369
	L1D_total_cache_misses = 68904
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 154438
	L1D_total_cache_reservation_fails = 36281
	L1D_cache_data_port_util = 0.453
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 154438
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35556
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 725
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
414, 448, 415, 449, 414, 414, 483, 415, 449, 414, 413, 483, 415, 449, 379, 276, 276, 276, 276, 276, 184, 
gpgpu_n_tot_thrd_icount = 11892512
gpgpu_n_tot_w_icount = 371641
gpgpu_n_stall_shd_mem = 103744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63279
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50823
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50823
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319229	W0_Idle:225534	W0_Scoreboard:660415	W1:38971	W2:32245	W3:17069	W4:6192	W5:1505	W6:413	W7:30	W8:249	W9:2	W10:28	W11:104	W12:434	W13:1235	W14:2606	W15:3947	W16:244232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:99947	WS1:94329	WS2:90803	WS3:86562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506232 {8:63279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2531160 {40:63279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 1017 
max_icnt2mem_latency = 524 
maxmrqlatency = 43 
max_icnt2sh_latency = 56 
averagemflatency = 474 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:16985 	647 	1000 	1399 	1024 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10893 	31588 	26423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13840 	7592 	19046 	28411 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55196 	5353 	4636 	3013 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        21        59        64        29        25        33        22         0         0         0         0         0         0         0         0 
dram[1]:        34        17        37        44        21        27        27        25         0         0         0         0         0         0         0         0 
dram[2]:        41        38        68        56        25        25        16        32         0         0         0         0         0         0         0         0 
dram[3]:        31        50        78        48        17        36        20        24         0         0         0         0         0         0         0         0 
dram[4]:        29        37        46        47        11        15        26        47         0         0         0         0         0         0         0         0 
dram[5]:        49        36        48        58        30        13         0        42         0         0         0         0         0         0         0         0 
dram[6]:        20        21        47        79        19        27        22        37         0         0         0         0         0         0         0         0 
dram[7]:        28        42        54        51        22        15         0        23         0         0         0         0         0         0         0         0 
dram[8]:        46        37        48        57        36        19        35        48         0         0         0         0         0         0         0         0 
dram[9]:        34        17        77        68        27        32        40        61         0         0         0         0         0         0         0         0 
dram[10]:        36        30        41        56        26        22        59        19         0         0         0         0         0         0         0         0 
dram[11]:        33        44        48        51        18        27        30        22         0         0         0         0         0         0         0         0 
dram[12]:        40        35        56        47        32        34        24        27         0         0         0         0         0         0         0         0 
dram[13]:        21        34        59        46        23        20        25        35         0         0         0         0         0         0         0         0 
dram[14]:        31        31        65        33        20        23        31        67         0         0         0         0         0         0         0         0 
dram[15]:        25        35        85        50        57        27        22        14         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5489      5503      5505      5495      5573      5601      5910      5861      5566      5563      5564      5593      5669      5646      5598      5602 
dram[1]:      5495      5505      5519      5512      5579      5551      5840      5919      5669      5661      5611      5584      5635      5631      5612      5632 
dram[2]:      5490      5490      5504      5493      5572      5553      5929      5915      5697      5593      5555      5559      5708      5700      5615      5613 
dram[3]:      5489      5489      5493      5493      5552      5560      5891      5863      5597      5699      5564      5587      5650      5695      5619      5618 
dram[4]:      5490      5489      5494      5500      5563      5882      5849      5879      5698      5726      5596      5569      5662      5643      5616      5691 
dram[5]:      5501      5492      5497      5493      5567      5581      5887      5846      5574      5572      5564      5581      5643      5634      5602      5611 
dram[6]:      5506      5503      5523      5493      5557      5570      5879      5915      5578      5563      5579      5565      5636      5650      5625      5627 
dram[7]:      5489      5491      5495      5506      5554      5558      5845      5975      5726      5568      5562      5589      5691      5645      5621      5603 
dram[8]:      5489      5489      5493      5504      5559      5564      5859      5837      5696      5690      5571      5572      5663      5657      5623      5636 
dram[9]:      5489      5489      5498      5493      5569      5560      5897      5901      5723      5582      5579      5572      5646      5658      5623      5595 
dram[10]:      5490      5489      5493      5499      5556      5550      5881      5914      5683      5571      5587      5592      5673      5680      5603      5642 
dram[11]:      5490      5505      5494      5493      5567      5566      5888      5883      5568      5698      5595      5583      5649      5655      5621      5663 
dram[12]:      5489      5489      5498      5524      5571      5838      5925      5906      5590      5713      5578      5602      5647      5655      5618      5660 
dram[13]:      5489      5491      5493      5495      5578      5563      5910      5876      5711      5581      5592      5554      5630      5638      5623      5620 
dram[14]:      5489      5489      5517      5508      5547      5564      5848      5883      5713      5693      5599      5577      5707      5634      5598      5620 
dram[15]:      5489      5489      5494      5493      5560      5566      5917      6042      5596      5601      5575      5577      5641      5660      5609      5600 
average row accesses per activate:
dram[0]:  6.100000  5.454545 17.875000 16.375000  5.578948  6.235294  4.923077  4.642857 68.000000 63.000000 66.000000 70.000000 33.000000 64.000000 56.000000 40.000000 
dram[1]:  5.777778  4.208333  9.500000 10.800000  6.714286  6.440000 14.200000  5.615385 51.000000 57.000000 36.000000 56.000000 36.000000 50.000000 57.000000 74.000000 
dram[2]:  9.187500 10.100000 28.500000 13.100000  5.478261  7.200000  5.818182  5.866667 51.000000 71.000000 67.000000 77.000000 51.000000 64.000000 67.000000 74.000000 
dram[3]:  7.214286  5.590909 21.333334 15.000000  6.133333  6.476191  4.133333  5.692307 57.000000 66.000000 64.000000 52.000000 52.000000 59.000000 72.000000 35.000000 
dram[4]:  5.454545  8.733334 16.833334 26.500000  3.800000  5.136364  6.818182  8.555555 57.000000 64.000000 48.000000 56.000000 50.000000 67.000000 64.000000 55.000000 
dram[5]:  6.777778  6.458333 19.000000 15.375000  6.588235  3.952381 57.000000  8.142858 57.000000 65.000000 55.000000 62.000000 64.000000 48.000000 46.000000 73.000000 
dram[6]:  4.866667  5.200000 17.166666 18.250000  5.714286  5.880000  4.117647  5.466667 62.000000 45.000000 71.000000 73.000000 65.000000 30.000000 27.000000 27.000000 
dram[7]:  5.500000  6.409091 22.166666 29.000000  4.862069  3.428571 52.000000  4.400000 59.000000 46.000000 82.000000 60.000000 50.000000 62.000000 72.000000 62.000000 
dram[8]:  8.714286  6.050000 11.750000 12.400000  5.962963  7.333333  8.333333 14.400000 52.000000 74.000000 39.000000 60.000000 61.000000 53.000000 62.000000 74.000000 
dram[9]:  6.409091  4.500000 32.500000 31.000000  5.764706  6.809524  7.300000 17.600000 67.000000 51.000000 68.000000 53.000000 72.000000 62.000000 60.000000 52.000000 
dram[10]:  8.250000  6.111111 10.300000 15.500000  5.533333  5.695652 13.142858  5.000000 61.000000 62.000000 59.000000 58.000000 42.000000 61.000000 69.000000 47.000000 
dram[11]:  6.450000  6.187500 17.500000 14.750000  4.789474  6.058824  6.384615  4.866667 64.000000 56.000000 52.000000 53.000000 64.000000 90.000000 65.000000 58.000000 
dram[12]:  6.363636  8.500000 25.500000 16.000000  6.000000  8.700000  3.909091  5.357143 60.000000 75.000000 50.000000 41.000000 85.000000 46.000000 44.000000 62.000000 
dram[13]:  4.500000  4.384615 21.333334 11.800000  6.000000  4.275862  5.000000 13.000000 59.000000 56.000000 39.000000 51.000000 90.000000 86.000000 57.000000 61.000000 
dram[14]:  6.550000  6.777778 19.500000  9.875000  4.703704  6.421052  6.230769 12.125000 66.000000 39.000000 48.000000 63.000000 43.000000 54.000000 75.000000 69.000000 
dram[15]:  8.083333  9.583333 28.500000 14.375000  8.333333  5.280000  6.000000  6.714286 47.000000 52.000000 96.000000 55.000000 84.000000 44.000000 48.000000 76.000000 
average row locality = 21093/1947 = 10.833591
number of bytes read:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total bytes read: 674976
Bbank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes accessed:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total dram bytes accesed = 674976
bank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         44        43        43        42        52        50        68        68        47        50        40        39        41        42        46        47
dram[1]:         43        42        44        43        50        50        66        69        52        49        40        39        41        47        47        48
dram[2]:         44        43        42        45        51        49        71        68        48        54        39        39        44        42        47        48
dram[3]:         41        40        40        46        48        49        70        66        47        48        39        40        42        46        47        45
dram[4]:         43        44        43        45        48        51        72        75        53        48        41        40        42        40        46        46
dram[5]:         44        43        47        43        50        51        69        66        48        49        39        39        45        44        46        47
dram[6]:         41        42        44        42        51        50        72        63        50        55        39        41        44        45        47        50
dram[7]:         42        41        45        45        49        49        82        93        48        43        39        39        46        45        50        45
dram[8]:         42        41        41        47        50        49        64        73        51        48        37        38        42        45        48        48
dram[9]:         41        42        47        43        50        51        73        67        50        47        41        38        42        41        48        46
dram[10]:         43        41        45        45        51        50        71        64        52        48        38        38        45        45        46        47
dram[11]:         43        46        45        44        49        47        70        75        51        50        39        39        40        42        46        49
dram[12]:         40        42        45        44        51        52        60        74        50        51        39        40        44        41        48        49
dram[13]:         45        42        45        45        51        49        62        72        50        51        39        40        42        43        48        43
dram[14]:         42        44        47        44        47        53        72        62        51        46        39        38        45        40        45        48
dram[15]:         42        43        44        45        49        49        71        72        44        51        39        38        43        44        47        47
maximum mf latency per bank:
dram[0]:        876       866       882       950       925       937       897       896       911       887       765       770       742       808       876       800
dram[1]:        907       897       913       889       913       938       879       923       940       906       670       662       838       789       851       889
dram[2]:        887       934       909       972       993       980       945       951       905       932       734       744       801       774       876       888
dram[3]:        829       851       889       871       920       921       895       874       847       896       691       749       744       855       816       752
dram[4]:        917       890       879       903       933      1017       938       921       937       941       712       712       885       812       851       832
dram[5]:        898       908       958       889       943       931       908       889       901       892       677       680       945       832       920       936
dram[6]:        914       858       918       949       941       935       939       908       906       956       730       741       820       796       853       742
dram[7]:        915       894       963       911       931       934       891       918       918       898       757       726       812       840       873       884
dram[8]:        868       824       931       934       950       952       911       917       912       933       708       685       902       810       790       838
dram[9]:        874       893       937       907       934       951       909       928       857       893       807       671       834       869       894       840
dram[10]:        864       834       922       904       926       910       933       900       892       925       726       688       831       864       854       790
dram[11]:        881       927       877       926       904       893       878       902       948       917       685       757       754       836       788       818
dram[12]:        795       865       921       916       926       931       907       902       944       952       732       676       827       748       791       900
dram[13]:        979       914       949       994       986       986       981       951      1000       973       717       776       777       814       873       860
dram[14]:        881       909       916       881      1001       973       970       959       899       898       657       717       867       809       868       904
dram[15]:        828       842       900       944       939       959       921       947       903       946       740       721       827       834       781       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104841 n_act=129 n_pre=113 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01238
n_activity=7131 dram_eff=0.1847
bk0: 122a 105042i bk1: 120a 104898i bk2: 143a 105843i bk3: 131a 105914i bk4: 106a 105220i bk5: 106a 105257i bk6: 64a 105595i bk7: 65a 105527i bk8: 68a 106286i bk9: 63a 106235i bk10: 66a 106285i bk11: 70a 106310i bk12: 33a 106322i bk13: 64a 106270i bk14: 56a 106319i bk15: 40a 106329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902050
Row_Buffer_Locality_read = 0.902050
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959594
Bank_Level_Parallism_Col = 1.485608
Bank_Level_Parallism_Ready = 1.132878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361674 

BW Util details:
bwutil = 0.012382 
total_CMD = 106362 
util_bw = 1317 
Wasted_Col = 2491 
Wasted_Row = 1018 
Idle = 101536 

BW Util Bottlenecks: 
RCDc_limit = 2278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104841 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1317 
Row_Bus_Util =  0.002275 
CoL_Bus_Util = 0.012382 
Either_Row_CoL_Bus_Util = 0.014300 
Issued_on_Two_Bus_Simul_Util = 0.000357 
issued_two_Eff = 0.024984 
queue_avg = 0.112117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.112117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104884 n_act=134 n_pre=118 n_ref_event=0 n_req=1271 n_rd=1271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01195
n_activity=7175 dram_eff=0.1771
bk0: 104a 105244i bk1: 101a 104849i bk2: 95a 105690i bk3: 108a 105767i bk4: 141a 105058i bk5: 161a 104816i bk6: 71a 106104i bk7: 73a 105550i bk8: 51a 106309i bk9: 57a 106295i bk10: 36a 106318i bk11: 56a 106311i bk12: 36a 106321i bk13: 50a 106310i bk14: 57a 106286i bk15: 74a 106283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894571
Row_Buffer_Locality_read = 0.894571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.016041
Bank_Level_Parallism_Col = 1.479616
Bank_Level_Parallism_Ready = 1.120378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373568 

BW Util details:
bwutil = 0.011950 
total_CMD = 106362 
util_bw = 1271 
Wasted_Col = 2533 
Wasted_Row = 934 
Idle = 101624 

BW Util Bottlenecks: 
RCDc_limit = 2347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1366 
rwq = 0 
CCDLc_limit_alone = 1366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104884 
Read = 1271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 1271 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 1271 
Row_Bus_Util =  0.002369 
CoL_Bus_Util = 0.011950 
Either_Row_CoL_Bus_Util = 0.013896 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.030447 
queue_avg = 0.146086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.146086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104788 n_act=112 n_pre=96 n_ref_event=0 n_req=1401 n_rd=1401 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01317
n_activity=7040 dram_eff=0.199
bk0: 147a 105357i bk1: 101a 105690i bk2: 114a 106078i bk3: 131a 105656i bk4: 126a 104900i bk5: 108a 105475i bk6: 64a 105678i bk7: 88a 105478i bk8: 51a 106278i bk9: 71a 106279i bk10: 67a 106228i bk11: 77a 106269i bk12: 51a 106310i bk13: 64a 106287i bk14: 67a 106226i bk15: 74a 106249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920057
Row_Buffer_Locality_read = 0.920057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.941672
Bank_Level_Parallism_Col = 1.590436
Bank_Level_Parallism_Ready = 1.165596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448664 

BW Util details:
bwutil = 0.013172 
total_CMD = 106362 
util_bw = 1401 
Wasted_Col = 2200 
Wasted_Row = 908 
Idle = 101853 

BW Util Bottlenecks: 
RCDc_limit = 1882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 1458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104788 
Read = 1401 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1401 
total_req = 1401 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1401 
Row_Bus_Util =  0.001956 
CoL_Bus_Util = 0.013172 
Either_Row_CoL_Bus_Util = 0.014799 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.022236 
queue_avg = 0.129736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.129736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104906 n_act=120 n_pre=104 n_ref_event=0 n_req=1263 n_rd=1263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01187
n_activity=7166 dram_eff=0.1762
bk0: 101a 105530i bk1: 123a 105001i bk2: 128a 105948i bk3: 90a 106014i bk4: 92a 105511i bk5: 136a 105098i bk6: 62a 105453i bk7: 74a 105600i bk8: 57a 106282i bk9: 66a 106279i bk10: 64a 106278i bk11: 52a 106302i bk12: 52a 106304i bk13: 59a 106280i bk14: 72a 106272i bk15: 35a 106329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904988
Row_Buffer_Locality_read = 0.904988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.790353
Bank_Level_Parallism_Col = 1.503440
Bank_Level_Parallism_Ready = 1.125891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348337 

BW Util details:
bwutil = 0.011875 
total_CMD = 106362 
util_bw = 1263 
Wasted_Col = 2285 
Wasted_Row = 1241 
Idle = 101573 

BW Util Bottlenecks: 
RCDc_limit = 2083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1341 
rwq = 0 
CCDLc_limit_alone = 1341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104906 
Read = 1263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1263 
total_req = 1263 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1263 
Row_Bus_Util =  0.002106 
CoL_Bus_Util = 0.011875 
Either_Row_CoL_Bus_Util = 0.013689 
Issued_on_Two_Bus_Simul_Util = 0.000291 
issued_two_Eff = 0.021291 
queue_avg = 0.093445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.093445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104897 n_act=122 n_pre=106 n_ref_event=0 n_req=1279 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01202
n_activity=6648 dram_eff=0.1924
bk0: 120a 104841i bk1: 131a 105430i bk2: 101a 105957i bk3: 106a 106114i bk4: 95a 104768i bk5: 113a 104983i bk6: 75a 105662i bk7: 77a 105818i bk8: 57a 106288i bk9: 64a 106316i bk10: 48a 106319i bk11: 56a 106329i bk12: 50a 106279i bk13: 67a 106278i bk14: 64a 106314i bk15: 55a 106320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904613
Row_Buffer_Locality_read = 0.904613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.978370
Bank_Level_Parallism_Col = 1.513011
Bank_Level_Parallism_Ready = 1.127443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402631 

BW Util details:
bwutil = 0.012025 
total_CMD = 106362 
util_bw = 1279 
Wasted_Col = 2274 
Wasted_Row = 1024 
Idle = 101785 

BW Util Bottlenecks: 
RCDc_limit = 2109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1243 
rwq = 0 
CCDLc_limit_alone = 1243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104897 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1279 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1279 
Row_Bus_Util =  0.002144 
CoL_Bus_Util = 0.012025 
Either_Row_CoL_Bus_Util = 0.013774 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.028669 
queue_avg = 0.152094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.152094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104889 n_act=110 n_pre=94 n_ref_event=0 n_req=1293 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01216
n_activity=7188 dram_eff=0.1799
bk0: 122a 105236i bk1: 155a 104859i bk2: 114a 105953i bk3: 123a 105805i bk4: 112a 105377i bk5: 83a 105061i bk6: 57a 106307i bk7: 57a 105963i bk8: 57a 106291i bk9: 65a 106275i bk10: 55a 106304i bk11: 62a 106252i bk12: 64a 106252i bk13: 48a 106274i bk14: 46a 106251i bk15: 73a 106283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914927
Row_Buffer_Locality_read = 0.914927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.767373
Bank_Level_Parallism_Col = 1.475583
Bank_Level_Parallism_Ready = 1.159319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342397 

BW Util details:
bwutil = 0.012157 
total_CMD = 106362 
util_bw = 1293 
Wasted_Col = 2365 
Wasted_Row = 1062 
Idle = 101642 

BW Util Bottlenecks: 
RCDc_limit = 1982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104889 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1293 
total_req = 1293 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 1293 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.012157 
Either_Row_CoL_Bus_Util = 0.013849 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.016293 
queue_avg = 0.103702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.103702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104907 n_act=135 n_pre=119 n_ref_event=0 n_req=1245 n_rd=1245 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01171
n_activity=7210 dram_eff=0.1727
bk0: 73a 105460i bk1: 104a 105086i bk2: 103a 106027i bk3: 146a 105769i bk4: 120a 105062i bk5: 147a 104729i bk6: 70a 105425i bk7: 82a 105475i bk8: 62a 106308i bk9: 45a 106285i bk10: 71a 106301i bk11: 73a 106311i bk12: 65a 106317i bk13: 30a 106307i bk14: 27a 106324i bk15: 27a 106318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891566
Row_Buffer_Locality_read = 0.891566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.930148
Bank_Level_Parallism_Col = 1.514497
Bank_Level_Parallism_Ready = 1.110843
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387856 

BW Util details:
bwutil = 0.011705 
total_CMD = 106362 
util_bw = 1245 
Wasted_Col = 2470 
Wasted_Row = 1224 
Idle = 101423 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104907 
Read = 1245 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 1245 
total_req = 1245 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 1245 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.011705 
Either_Row_CoL_Bus_Util = 0.013680 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.030241 
queue_avg = 0.129482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.129482
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104846 n_act=125 n_pre=109 n_ref_event=0 n_req=1324 n_rd=1324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01245
n_activity=6903 dram_eff=0.1918
bk0: 132a 104780i bk1: 141a 104885i bk2: 133a 105991i bk3: 116a 106121i bk4: 141a 104417i bk5: 72a 105105i bk6: 52a 106315i bk7: 44a 105773i bk8: 59a 106261i bk9: 46a 106306i bk10: 82a 106267i bk11: 60a 106279i bk12: 50a 106275i bk13: 62a 106243i bk14: 72a 106266i bk15: 62a 106293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905589
Row_Buffer_Locality_read = 0.905589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.986878
Bank_Level_Parallism_Col = 1.530997
Bank_Level_Parallism_Ready = 1.154079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392992 

BW Util details:
bwutil = 0.012448 
total_CMD = 106362 
util_bw = 1324 
Wasted_Col = 2441 
Wasted_Row = 1036 
Idle = 101561 

BW Util Bottlenecks: 
RCDc_limit = 2232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104846 
Read = 1324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 1324 
total_req = 1324 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 1324 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.012448 
Either_Row_CoL_Bus_Util = 0.014253 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.027704 
queue_avg = 0.114797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.114797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104834 n_act=116 n_pre=100 n_ref_event=0 n_req=1354 n_rd=1354 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01273
n_activity=7392 dram_eff=0.1832
bk0: 122a 105492i bk1: 121a 105117i bk2: 94a 105875i bk3: 124a 105714i bk4: 161a 104606i bk5: 110a 105421i bk6: 75a 105840i bk7: 72a 106085i bk8: 52a 106287i bk9: 74a 106271i bk10: 39a 106314i bk11: 60a 106323i bk12: 61a 106305i bk13: 53a 106309i bk14: 62a 106295i bk15: 74a 106308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914328
Row_Buffer_Locality_read = 0.914328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.773920
Bank_Level_Parallism_Col = 1.474236
Bank_Level_Parallism_Ready = 1.107829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389581 

BW Util details:
bwutil = 0.012730 
total_CMD = 106362 
util_bw = 1354 
Wasted_Col = 2233 
Wasted_Row = 1252 
Idle = 101523 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104834 
Read = 1354 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 1354 
total_req = 1354 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 1354 
Row_Bus_Util =  0.002031 
CoL_Bus_Util = 0.012730 
Either_Row_CoL_Bus_Util = 0.014366 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.027487 
queue_avg = 0.097460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0974596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104808 n_act=111 n_pre=95 n_ref_event=0 n_req=1372 n_rd=1372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0129
n_activity=7577 dram_eff=0.1811
bk0: 141a 104831i bk1: 90a 105129i bk2: 130a 106047i bk3: 124a 106099i bk4: 98a 105399i bk5: 143a 104998i bk6: 73a 105768i bk7: 88a 106026i bk8: 67a 106275i bk9: 51a 106302i bk10: 68a 106294i bk11: 53a 106304i bk12: 72a 106269i bk13: 62a 106279i bk14: 60a 106291i bk15: 52a 106305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919096
Row_Buffer_Locality_read = 0.919096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695359
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.139213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.012899 
total_CMD = 106362 
util_bw = 1372 
Wasted_Col = 2392 
Wasted_Row = 1278 
Idle = 101320 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1336 
rwq = 0 
CCDLc_limit_alone = 1336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104808 
Read = 1372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1372 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1372 
Row_Bus_Util =  0.001937 
CoL_Bus_Util = 0.012899 
Either_Row_CoL_Bus_Util = 0.014610 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.015444 
queue_avg = 0.107491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.107491
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104913 n_act=114 n_pre=98 n_ref_event=0 n_req=1266 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0119
n_activity=6969 dram_eff=0.1817
bk0: 99a 105566i bk1: 110a 105226i bk2: 103a 105681i bk3: 124a 105883i bk4: 83a 105447i bk5: 131a 104983i bk6: 92a 105830i bk7: 65a 105665i bk8: 61a 106285i bk9: 62a 106275i bk10: 59a 106283i bk11: 58a 106307i bk12: 42a 106307i bk13: 61a 106310i bk14: 69a 106252i bk15: 47a 106318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909953
Row_Buffer_Locality_read = 0.909953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837579
Bank_Level_Parallism_Col = 1.484744
Bank_Level_Parallism_Ready = 1.127172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362119 

BW Util details:
bwutil = 0.011903 
total_CMD = 106362 
util_bw = 1266 
Wasted_Col = 2265 
Wasted_Row = 1062 
Idle = 101769 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104913 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1266 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 1266 
Row_Bus_Util =  0.001993 
CoL_Bus_Util = 0.011903 
Either_Row_CoL_Bus_Util = 0.013623 
Issued_on_Two_Bus_Simul_Util = 0.000273 
issued_two_Eff = 0.020014 
queue_avg = 0.114383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.114383
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104868 n_act=122 n_pre=106 n_ref_event=0 n_req=1303 n_rd=1303 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01225
n_activity=7158 dram_eff=0.182
bk0: 129a 105077i bk1: 99a 105301i bk2: 105a 106003i bk3: 118a 105845i bk4: 91a 105366i bk5: 103a 105316i bk6: 83a 105552i bk7: 73a 105435i bk8: 64a 106300i bk9: 56a 106278i bk10: 52a 106305i bk11: 53a 106332i bk12: 64a 106300i bk13: 90a 106256i bk14: 65a 106275i bk15: 58a 106318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906370
Row_Buffer_Locality_read = 0.906370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924635
Bank_Level_Parallism_Col = 1.468750
Bank_Level_Parallism_Ready = 1.112817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356864 

BW Util details:
bwutil = 0.012251 
total_CMD = 106362 
util_bw = 1303 
Wasted_Col = 2343 
Wasted_Row = 945 
Idle = 101771 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104868 
Read = 1303 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1303 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1303 
Row_Bus_Util =  0.002144 
CoL_Bus_Util = 0.012251 
Either_Row_CoL_Bus_Util = 0.014046 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.024766 
queue_avg = 0.107087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.107087
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104906 n_act=112 n_pre=96 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01211
n_activity=7136 dram_eff=0.1805
bk0: 140a 104934i bk1: 136a 105395i bk2: 102a 106149i bk3: 128a 105853i bk4: 114a 105139i bk5: 87a 105821i bk6: 43a 105805i bk7: 75a 105516i bk8: 60a 106264i bk9: 75a 106288i bk10: 50a 106325i bk11: 41a 106321i bk12: 85a 106242i bk13: 46a 106298i bk14: 44a 106316i bk15: 62a 106297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775372
Bank_Level_Parallism_Col = 1.416203
Bank_Level_Parallism_Ready = 1.116460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324332 

BW Util details:
bwutil = 0.012110 
total_CMD = 106362 
util_bw = 1288 
Wasted_Col = 2357 
Wasted_Row = 927 
Idle = 101790 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104906 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1288 
Row_Bus_Util =  0.001956 
CoL_Bus_Util = 0.012110 
Either_Row_CoL_Bus_Util = 0.013689 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.027473 
queue_avg = 0.110162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.110162
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104717 n_act=152 n_pre=136 n_ref_event=0 n_req=1402 n_rd=1402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01318
n_activity=7775 dram_eff=0.1803
bk0: 99a 104945i bk1: 114a 104755i bk2: 128a 105971i bk3: 118a 105705i bk4: 150a 104719i bk5: 124a 104564i bk6: 105a 105086i bk7: 65a 106048i bk8: 59a 106280i bk9: 56a 106289i bk10: 39a 106329i bk11: 51a 106299i bk12: 90a 106253i bk13: 86a 106257i bk14: 57a 106310i bk15: 61a 106264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891583
Row_Buffer_Locality_read = 0.891583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.092586
Bank_Level_Parallism_Col = 1.623778
Bank_Level_Parallism_Ready = 1.138374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473237 

BW Util details:
bwutil = 0.013181 
total_CMD = 106362 
util_bw = 1402 
Wasted_Col = 2545 
Wasted_Row = 1367 
Idle = 101048 

BW Util Bottlenecks: 
RCDc_limit = 2633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104717 
Read = 1402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 1402 
total_req = 1402 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 1402 
Row_Bus_Util =  0.002708 
CoL_Bus_Util = 0.013181 
Either_Row_CoL_Bus_Util = 0.015466 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.027356 
queue_avg = 0.153767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.153767
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104833 n_act=127 n_pre=111 n_ref_event=0 n_req=1333 n_rd=1333 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=7451 dram_eff=0.1789
bk0: 131a 104996i bk1: 122a 105117i bk2: 117a 105955i bk3: 79a 105959i bk4: 127a 104716i bk5: 122a 105134i bk6: 81a 105529i bk7: 97a 105924i bk8: 66a 106262i bk9: 39a 106316i bk10: 48a 106268i bk11: 63a 106301i bk12: 43a 106271i bk13: 54a 106310i bk14: 75a 106257i bk15: 69a 106282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904726
Row_Buffer_Locality_read = 0.904726
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939345
Bank_Level_Parallism_Col = 1.558220
Bank_Level_Parallism_Ready = 1.169542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381561 

BW Util details:
bwutil = 0.012533 
total_CMD = 106362 
util_bw = 1333 
Wasted_Col = 2477 
Wasted_Row = 1103 
Idle = 101449 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104833 
Read = 1333 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 1333 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 1333 
Row_Bus_Util =  0.002238 
CoL_Bus_Util = 0.012533 
Either_Row_CoL_Bus_Util = 0.014375 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.027469 
queue_avg = 0.158647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.158647
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106362 n_nop=104821 n_act=106 n_pre=90 n_ref_event=0 n_req=1382 n_rd=1382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01299
n_activity=6834 dram_eff=0.2022
bk0: 97a 105632i bk1: 115a 105573i bk2: 171a 105965i bk3: 115a 105800i bk4: 125a 105398i bk5: 132a 104812i bk6: 78a 105538i bk7: 47a 105938i bk8: 47a 106301i bk9: 52a 106266i bk10: 96a 106272i bk11: 55a 106303i bk12: 84a 106284i bk13: 44a 106320i bk14: 48a 106299i bk15: 76a 106283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923300
Row_Buffer_Locality_read = 0.923300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901556
Bank_Level_Parallism_Col = 1.524208
Bank_Level_Parallism_Ready = 1.130246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392409 

BW Util details:
bwutil = 0.012993 
total_CMD = 106362 
util_bw = 1382 
Wasted_Col = 2006 
Wasted_Row = 919 
Idle = 102055 

BW Util Bottlenecks: 
RCDc_limit = 1816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106362 
n_nop = 104821 
Read = 1382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1382 
total_req = 1382 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1382 
Row_Bus_Util =  0.001843 
CoL_Bus_Util = 0.012993 
Either_Row_CoL_Bus_Util = 0.014488 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.024010 
queue_avg = 0.115615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.115615

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=68904
icnt_total_pkts_simt_to_mem=68904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68904
Req_Network_cycles = 24021
Req_Network_injected_packets_per_cycle =       2.8685 
Req_Network_conflicts_per_cycle =       2.7407
Req_Network_conflicts_per_cycle_util =       9.4359
Req_Bank_Level_Parallism =       9.8759
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.9147
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0896

Reply_Network_injected_packets_num = 68904
Reply_Network_cycles = 24021
Reply_Network_injected_packets_per_cycle =        2.8685
Reply_Network_conflicts_per_cycle =        0.3000
Reply_Network_conflicts_per_cycle_util =       1.0554
Reply_Bank_Level_Parallism =      10.0914
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1869
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0624
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 421774 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)
gpgpu_silicon_slowdown = 471273x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 4
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7851
gpu_sim_insn = 1406098
gpu_ipc =     179.0979
gpu_tot_sim_cycle = 31872
gpu_tot_sim_insn = 5623845
gpu_tot_ipc =     176.4510
gpu_tot_issued_cta = 3752
gpu_occupancy = 38.1054% 
gpu_tot_occupancy = 37.5845% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9255
partiton_level_parallism_total  =       2.8825
partiton_level_parallism_util =      10.2399
partiton_level_parallism_util_total  =       9.9644
L2_BW  =     105.9728 GB/Sec
L2_BW_total  =     104.4168 GB/Sec
gpu_total_sim_rate=401703

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4578, Reservation_fails = 1148
	L1D_cache_core[1]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4411, Reservation_fails = 1129
	L1D_cache_core[2]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1228
	L1D_cache_core[3]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4411, Reservation_fails = 1162
	L1D_cache_core[4]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4580, Reservation_fails = 1193
	L1D_cache_core[5]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 881
	L1D_cache_core[6]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4565, Reservation_fails = 1255
	L1D_cache_core[7]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4386, Reservation_fails = 1084
	L1D_cache_core[8]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4575, Reservation_fails = 1125
	L1D_cache_core[9]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1098
	L1D_cache_core[10]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4566, Reservation_fails = 1230
	L1D_cache_core[11]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1103
	L1D_cache_core[12]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1239
	L1D_cache_core[13]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 967
	L1D_cache_core[14]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1012
	L1D_cache_core[15]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4426, Reservation_fails = 1022
	L1D_cache_core[16]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4584, Reservation_fails = 1227
	L1D_cache_core[17]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4400, Reservation_fails = 987
	L1D_cache_core[18]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 978
	L1D_cache_core[19]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4426, Reservation_fails = 947
	L1D_cache_core[20]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4583, Reservation_fails = 1143
	L1D_cache_core[21]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 955
	L1D_cache_core[22]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4575, Reservation_fails = 1197
	L1D_cache_core[23]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4423, Reservation_fails = 914
	L1D_cache_core[24]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1028
	L1D_cache_core[25]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4397, Reservation_fails = 922
	L1D_cache_core[26]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4524, Reservation_fails = 983
	L1D_cache_core[27]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 1026
	L1D_cache_core[28]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1060
	L1D_cache_core[29]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1017
	L1D_cache_core[30]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1073
	L1D_cache_core[31]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4371, Reservation_fails = 898
	L1D_cache_core[32]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4507, Reservation_fails = 1064
	L1D_cache_core[33]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4366, Reservation_fails = 927
	L1D_cache_core[34]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 983
	L1D_cache_core[35]: Access = 11429, Miss = 1931, Miss_rate = 0.169, Pending_hits = 4346, Reservation_fails = 957
	L1D_cache_core[36]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4533, Reservation_fails = 1043
	L1D_cache_core[37]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4372, Reservation_fails = 1048
	L1D_cache_core[38]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1074
	L1D_cache_core[39]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 978
	L1D_cache_core[40]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4521, Reservation_fails = 1067
	L1D_cache_core[41]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4345, Reservation_fails = 1028
	L1D_cache_core[42]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1014
	L1D_cache_core[43]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 1015
	L1D_cache_core[44]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1034
	L1D_cache_core[45]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4374, Reservation_fails = 1018
	L1D_total_cache_accesses = 532492
	L1D_total_cache_misses = 91872
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 205886
	L1D_total_cache_reservation_fails = 48481
	L1D_cache_data_port_util = 0.458
	L1D_cache_fill_port_util = 0.165
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 234734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 205886
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47756
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 725
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
540, 575, 576, 610, 575, 575, 644, 576, 610, 575, 540, 644, 542, 610, 471, 368, 368, 368, 368, 368, 184, 
gpgpu_n_tot_thrd_icount = 15843488
gpgpu_n_tot_w_icount = 495109
gpgpu_n_stall_shd_mem = 138461
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84372
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 67887
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 67887
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70574
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:427306	W0_Idle:296161	W0_Scoreboard:859186	W1:51211	W2:43337	W3:22846	W4:8128	W5:2038	W6:621	W7:30	W8:332	W9:2	W10:42	W11:141	W12:571	W13:1649	W14:3500	W15:5214	W16:325665	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132384	WS1:125868	WS2:120926	WS3:115931	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674976 {8:84372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3374880 {40:84372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 1017 
max_icnt2mem_latency = 524 
maxmrqlatency = 43 
max_icnt2sh_latency = 56 
averagemflatency = 457 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:16985 	647 	1000 	1399 	1024 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15380 	44835 	31657 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18303 	10139 	25714 	37672 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	78164 	5353 	4636 	3013 	706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        21        59        64        29        25        33        22         0         0         0         0         0         0         0         0 
dram[1]:        34        17        37        44        21        27        27        25         0         0         0         0         0         0         0         0 
dram[2]:        41        38        68        56        25        25        16        32         0         0         0         0         0         0         0         0 
dram[3]:        31        50        78        48        17        36        20        24         0         0         0         0         0         0         0         0 
dram[4]:        29        37        46        47        11        15        26        47         0         0         0         0         0         0         0         0 
dram[5]:        49        36        48        58        30        13         0        42         0         0         0         0         0         0         0         0 
dram[6]:        20        21        47        79        19        27        22        37         0         0         0         0         0         0         0         0 
dram[7]:        28        42        54        51        22        15         0        23         0         0         0         0         0         0         0         0 
dram[8]:        46        37        48        57        36        19        35        48         0         0         0         0         0         0         0         0 
dram[9]:        34        17        77        68        27        32        40        61         0         0         0         0         0         0         0         0 
dram[10]:        36        30        41        56        26        22        59        19         0         0         0         0         0         0         0         0 
dram[11]:        33        44        48        51        18        27        30        22         0         0         0         0         0         0         0         0 
dram[12]:        40        35        56        47        32        34        24        27         0         0         0         0         0         0         0         0 
dram[13]:        21        34        59        46        23        20        25        35         0         0         0         0         0         0         0         0 
dram[14]:        31        31        65        33        20        23        31        67         0         0         0         0         0         0         0         0 
dram[15]:        25        35        85        50        57        27        22        14         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5489      5503      5505      5495      5573      5601      5910      5861      5566      5563      5564      5593      5669      5646      5598      5602 
dram[1]:      5495      5505      5519      5512      5579      5551      5840      5919      5669      5661      5611      5584      5635      5631      5612      5632 
dram[2]:      5490      5490      5504      5493      5572      5553      5929      5915      5697      5593      5555      5559      5708      5700      5615      5613 
dram[3]:      5489      5489      5493      5493      5552      5560      5891      5863      5597      5699      5564      5587      5650      5695      5619      5618 
dram[4]:      5490      5489      5494      5500      5563      5882      5849      5879      5698      5726      5596      5569      5662      5643      5616      5691 
dram[5]:      5501      5492      5497      5493      5567      5581      5887      5846      5574      5572      5564      5581      5643      5634      5602      5611 
dram[6]:      5506      5503      5523      5493      5557      5570      5879      5915      5578      5563      5579      5565      5636      5650      5625      5627 
dram[7]:      5489      5491      5495      5506      5554      5558      5845      5975      5726      5568      5562      5589      5691      5645      5621      5603 
dram[8]:      5489      5489      5493      5504      5559      5564      5859      5837      5696      5690      5571      5572      5663      5657      5623      5636 
dram[9]:      5489      5489      5498      5493      5569      5560      5897      5901      5723      5582      5579      5572      5646      5658      5623      5595 
dram[10]:      5490      5489      5493      5499      5556      5550      5881      5914      5683      5571      5587      5592      5673      5680      5603      5642 
dram[11]:      5490      5505      5494      5493      5567      5566      5888      5883      5568      5698      5595      5583      5649      5655      5621      5663 
dram[12]:      5489      5489      5498      5524      5571      5838      5925      5906      5590      5713      5578      5602      5647      5655      5618      5660 
dram[13]:      5489      5491      5493      5495      5578      5563      5910      5876      5711      5581      5592      5554      5630      5638      5623      5620 
dram[14]:      5489      5489      5517      5508      5547      5564      5848      5883      5713      5693      5599      5577      5707      5634      5598      5620 
dram[15]:      5489      5489      5494      5493      5560      5566      5917      6042      5596      5601      5575      5577      5641      5660      5609      5600 
average row accesses per activate:
dram[0]:  6.100000  5.454545 17.875000 16.375000  5.578948  6.235294  4.923077  4.642857 68.000000 63.000000 66.000000 70.000000 33.000000 64.000000 56.000000 40.000000 
dram[1]:  5.777778  4.208333  9.500000 10.800000  6.714286  6.440000 14.200000  5.615385 51.000000 57.000000 36.000000 56.000000 36.000000 50.000000 57.000000 74.000000 
dram[2]:  9.187500 10.100000 28.500000 13.100000  5.478261  7.200000  5.818182  5.866667 51.000000 71.000000 67.000000 77.000000 51.000000 64.000000 67.000000 74.000000 
dram[3]:  7.214286  5.590909 21.333334 15.000000  6.133333  6.476191  4.133333  5.692307 57.000000 66.000000 64.000000 52.000000 52.000000 59.000000 72.000000 35.000000 
dram[4]:  5.454545  8.733334 16.833334 26.500000  3.800000  5.136364  6.818182  8.555555 57.000000 64.000000 48.000000 56.000000 50.000000 67.000000 64.000000 55.000000 
dram[5]:  6.777778  6.458333 19.000000 15.375000  6.588235  3.952381 57.000000  8.142858 57.000000 65.000000 55.000000 62.000000 64.000000 48.000000 46.000000 73.000000 
dram[6]:  4.866667  5.200000 17.166666 18.250000  5.714286  5.880000  4.117647  5.466667 62.000000 45.000000 71.000000 73.000000 65.000000 30.000000 27.000000 27.000000 
dram[7]:  5.500000  6.409091 22.166666 29.000000  4.862069  3.428571 52.000000  4.400000 59.000000 46.000000 82.000000 60.000000 50.000000 62.000000 72.000000 62.000000 
dram[8]:  8.714286  6.050000 11.750000 12.400000  5.962963  7.333333  8.333333 14.400000 52.000000 74.000000 39.000000 60.000000 61.000000 53.000000 62.000000 74.000000 
dram[9]:  6.409091  4.500000 32.500000 31.000000  5.764706  6.809524  7.300000 17.600000 67.000000 51.000000 68.000000 53.000000 72.000000 62.000000 60.000000 52.000000 
dram[10]:  8.250000  6.111111 10.300000 15.500000  5.533333  5.695652 13.142858  5.000000 61.000000 62.000000 59.000000 58.000000 42.000000 61.000000 69.000000 47.000000 
dram[11]:  6.450000  6.187500 17.500000 14.750000  4.789474  6.058824  6.384615  4.866667 64.000000 56.000000 52.000000 53.000000 64.000000 90.000000 65.000000 58.000000 
dram[12]:  6.363636  8.500000 25.500000 16.000000  6.000000  8.700000  3.909091  5.357143 60.000000 75.000000 50.000000 41.000000 85.000000 46.000000 44.000000 62.000000 
dram[13]:  4.500000  4.384615 21.333334 11.800000  6.000000  4.275862  5.000000 13.000000 59.000000 56.000000 39.000000 51.000000 90.000000 86.000000 57.000000 61.000000 
dram[14]:  6.550000  6.777778 19.500000  9.875000  4.703704  6.421052  6.230769 12.125000 66.000000 39.000000 48.000000 63.000000 43.000000 54.000000 75.000000 69.000000 
dram[15]:  8.083333  9.583333 28.500000 14.375000  8.333333  5.280000  6.000000  6.714286 47.000000 52.000000 96.000000 55.000000 84.000000 44.000000 48.000000 76.000000 
average row locality = 21093/1947 = 10.833591
number of bytes read:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total bytes read: 674976
Bbank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes accessed:
dram[0]:      3904      3840      4576      4192      3392      3392      2048      2080      2176      2016      2112      2240      1056      2048      1792      1280 
dram[1]:      3328      3232      3040      3456      4512      5152      2272      2336      1632      1824      1152      1792      1152      1600      1824      2368 
dram[2]:      4704      3232      3648      4192      4032      3456      2048      2816      1632      2272      2144      2464      1632      2048      2144      2368 
dram[3]:      3232      3936      4096      2880      2944      4352      1984      2368      1824      2112      2048      1664      1664      1888      2304      1120 
dram[4]:      3840      4192      3232      3392      3040      3616      2400      2464      1824      2048      1536      1792      1600      2144      2048      1760 
dram[5]:      3904      4960      3648      3936      3584      2656      1824      1824      1824      2080      1760      1984      2048      1536      1472      2336 
dram[6]:      2336      3328      3296      4672      3840      4704      2240      2624      1984      1440      2272      2336      2080       960       864       864 
dram[7]:      4224      4512      4256      3712      4512      2304      1664      1408      1888      1472      2624      1920      1600      1984      2304      1984 
dram[8]:      3904      3872      3008      3968      5152      3520      2400      2304      1664      2368      1248      1920      1952      1696      1984      2368 
dram[9]:      4512      2880      4160      3968      3136      4576      2336      2816      2144      1632      2176      1696      2304      1984      1920      1664 
dram[10]:      3168      3520      3296      3968      2656      4192      2944      2080      1952      1984      1888      1856      1344      1952      2208      1504 
dram[11]:      4128      3168      3360      3776      2912      3296      2656      2336      2048      1792      1664      1696      2048      2880      2080      1856 
dram[12]:      4480      4352      3264      4096      3648      2784      1376      2400      1920      2400      1600      1312      2720      1472      1408      1984 
dram[13]:      3168      3648      4096      3776      4800      3968      3360      2080      1888      1792      1248      1632      2880      2752      1824      1952 
dram[14]:      4192      3904      3744      2528      4064      3904      2592      3104      2112      1248      1536      2016      1376      1728      2400      2208 
dram[15]:      3104      3680      5472      3680      4000      4224      2496      1504      1504      1664      3072      1760      2688      1408      1536      2432 
total dram bytes accesed = 674976
bank skew: 5472/864 = 6.33
chip skew: 44864/39840 = 1.13
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         56        56        55        54        67        64        88        89        62        66        52        51        52        54        60        61
dram[1]:         56        54        56        55        65        64        86        90        67        63        50        50        53        61        61        62
dram[2]:         57        55        54        58        66        63        92        89        62        69        50        51        56        54        62        63
dram[3]:         53        52        52        59        61        63        91        86        60        62        49        51        54        58        60        58
dram[4]:         55        57        56        58        62        67        94        97        68        62        52        51        54        52        60        60
dram[5]:         56        56        60        55        65        65        91        85        61        63        51        50        58        57        60        61
dram[6]:         53        54        56        54        66        64        94        82        65        71        50        52        57        58        61        65
dram[7]:         54        53        57        58        64        63       107       122        62        56        50        51        59        58        64        59
dram[8]:         55        52        53        59        64        64        83        95        66        62        48        49        54        58        63        62
dram[9]:         53        54        60        54        65        66        96        87        64        61        52        49        54        53        61        60
dram[10]:         55        52        58        57        66        65        93        83        67        61        49        50        57        57        61        62
dram[11]:         55        59        57        56        64        61        92        97        65        64        51        50        52        54        60        62
dram[12]:         51        53        57        57        66        67        79        98        64        66        50        51        56        52        62        63
dram[13]:         57        55        57        58        66        63        80        93        64        66        50        51        54        55        62        55
dram[14]:         54        57        60        57        61        68        93        80        65        59        50        50        57        52        59        63
dram[15]:         54        55        56        57        63        64        93        94        56        66        50        49        55        56        62        61
maximum mf latency per bank:
dram[0]:        876       866       882       950       925       937       897       896       911       887       765       770       742       808       876       800
dram[1]:        907       897       913       889       913       938       879       923       940       906       670       662       838       789       851       889
dram[2]:        887       934       909       972       993       980       945       951       905       932       734       744       801       774       876       888
dram[3]:        829       851       889       871       920       921       895       874       847       896       691       749       744       855       816       752
dram[4]:        917       890       879       903       933      1017       938       921       937       941       712       712       885       812       851       832
dram[5]:        898       908       958       889       943       931       908       889       901       892       677       680       945       832       920       936
dram[6]:        914       858       918       949       941       935       939       908       906       956       730       741       820       796       853       742
dram[7]:        915       894       963       911       931       934       891       918       918       898       757       726       812       840       873       884
dram[8]:        868       824       931       934       950       952       911       917       912       933       708       685       902       810       790       838
dram[9]:        874       893       937       907       934       951       909       928       857       893       807       671       834       869       894       840
dram[10]:        864       834       922       904       926       910       933       900       892       925       726       688       831       864       854       790
dram[11]:        881       927       877       926       904       893       878       902       948       917       685       757       754       836       788       818
dram[12]:        795       865       921       916       926       931       907       902       944       952       732       676       827       748       791       900
dram[13]:        979       914       949       994       986       986       981       951      1000       973       717       776       777       814       873       860
dram[14]:        881       909       916       881      1001       973       970       959       899       898       657       717       867       809       868       904
dram[15]:        828       842       900       944       939       959       921       947       903       946       740       721       827       834       781       805
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139605 n_act=129 n_pre=113 n_ref_event=0 n_req=1317 n_rd=1317 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009332
n_activity=7131 dram_eff=0.1847
bk0: 122a 139806i bk1: 120a 139662i bk2: 143a 140607i bk3: 131a 140678i bk4: 106a 139984i bk5: 106a 140021i bk6: 64a 140359i bk7: 65a 140291i bk8: 68a 141050i bk9: 63a 140999i bk10: 66a 141049i bk11: 70a 141074i bk12: 33a 141086i bk13: 64a 141034i bk14: 56a 141083i bk15: 40a 141093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902050
Row_Buffer_Locality_read = 0.902050
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959594
Bank_Level_Parallism_Col = 1.485608
Bank_Level_Parallism_Ready = 1.132878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361674 

BW Util details:
bwutil = 0.009332 
total_CMD = 141126 
util_bw = 1317 
Wasted_Col = 2491 
Wasted_Row = 1018 
Idle = 136300 

BW Util Bottlenecks: 
RCDc_limit = 2278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139605 
Read = 1317 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 129 
n_pre = 113 
n_ref = 0 
n_req = 1317 
total_req = 1317 

Dual Bus Interface Util: 
issued_total_row = 242 
issued_total_col = 1317 
Row_Bus_Util =  0.001715 
CoL_Bus_Util = 0.009332 
Either_Row_CoL_Bus_Util = 0.010778 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.024984 
queue_avg = 0.084499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.084499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139648 n_act=134 n_pre=118 n_ref_event=0 n_req=1271 n_rd=1271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009006
n_activity=7175 dram_eff=0.1771
bk0: 104a 140008i bk1: 101a 139613i bk2: 95a 140454i bk3: 108a 140531i bk4: 141a 139822i bk5: 161a 139580i bk6: 71a 140868i bk7: 73a 140314i bk8: 51a 141073i bk9: 57a 141059i bk10: 36a 141082i bk11: 56a 141075i bk12: 36a 141085i bk13: 50a 141074i bk14: 57a 141050i bk15: 74a 141047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894571
Row_Buffer_Locality_read = 0.894571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.016041
Bank_Level_Parallism_Col = 1.479616
Bank_Level_Parallism_Ready = 1.120378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373568 

BW Util details:
bwutil = 0.009006 
total_CMD = 141126 
util_bw = 1271 
Wasted_Col = 2533 
Wasted_Row = 934 
Idle = 136388 

BW Util Bottlenecks: 
RCDc_limit = 2347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1366 
rwq = 0 
CCDLc_limit_alone = 1366 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139648 
Read = 1271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 118 
n_ref = 0 
n_req = 1271 
total_req = 1271 

Dual Bus Interface Util: 
issued_total_row = 252 
issued_total_col = 1271 
Row_Bus_Util =  0.001786 
CoL_Bus_Util = 0.009006 
Either_Row_CoL_Bus_Util = 0.010473 
Issued_on_Two_Bus_Simul_Util = 0.000319 
issued_two_Eff = 0.030447 
queue_avg = 0.110100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139552 n_act=112 n_pre=96 n_ref_event=0 n_req=1401 n_rd=1401 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009927
n_activity=7040 dram_eff=0.199
bk0: 147a 140121i bk1: 101a 140454i bk2: 114a 140842i bk3: 131a 140420i bk4: 126a 139664i bk5: 108a 140239i bk6: 64a 140442i bk7: 88a 140242i bk8: 51a 141042i bk9: 71a 141043i bk10: 67a 140992i bk11: 77a 141033i bk12: 51a 141074i bk13: 64a 141051i bk14: 67a 140990i bk15: 74a 141013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920057
Row_Buffer_Locality_read = 0.920057
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.941672
Bank_Level_Parallism_Col = 1.590436
Bank_Level_Parallism_Ready = 1.165596
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448664 

BW Util details:
bwutil = 0.009927 
total_CMD = 141126 
util_bw = 1401 
Wasted_Col = 2200 
Wasted_Row = 908 
Idle = 136617 

BW Util Bottlenecks: 
RCDc_limit = 1882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 1458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139552 
Read = 1401 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1401 
total_req = 1401 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1401 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.009927 
Either_Row_CoL_Bus_Util = 0.011153 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.022236 
queue_avg = 0.097778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0977779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139670 n_act=120 n_pre=104 n_ref_event=0 n_req=1263 n_rd=1263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008949
n_activity=7166 dram_eff=0.1762
bk0: 101a 140294i bk1: 123a 139765i bk2: 128a 140712i bk3: 90a 140778i bk4: 92a 140275i bk5: 136a 139862i bk6: 62a 140217i bk7: 74a 140364i bk8: 57a 141046i bk9: 66a 141043i bk10: 64a 141042i bk11: 52a 141066i bk12: 52a 141068i bk13: 59a 141044i bk14: 72a 141036i bk15: 35a 141093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904988
Row_Buffer_Locality_read = 0.904988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.790353
Bank_Level_Parallism_Col = 1.503440
Bank_Level_Parallism_Ready = 1.125891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348337 

BW Util details:
bwutil = 0.008949 
total_CMD = 141126 
util_bw = 1263 
Wasted_Col = 2285 
Wasted_Row = 1241 
Idle = 136337 

BW Util Bottlenecks: 
RCDc_limit = 2083 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1341 
rwq = 0 
CCDLc_limit_alone = 1341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139670 
Read = 1263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 1263 
total_req = 1263 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 1263 
Row_Bus_Util =  0.001587 
CoL_Bus_Util = 0.008949 
Either_Row_CoL_Bus_Util = 0.010317 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.021291 
queue_avg = 0.070426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0704264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139661 n_act=122 n_pre=106 n_ref_event=0 n_req=1279 n_rd=1279 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009063
n_activity=6648 dram_eff=0.1924
bk0: 120a 139605i bk1: 131a 140194i bk2: 101a 140721i bk3: 106a 140878i bk4: 95a 139532i bk5: 113a 139747i bk6: 75a 140426i bk7: 77a 140582i bk8: 57a 141052i bk9: 64a 141080i bk10: 48a 141083i bk11: 56a 141093i bk12: 50a 141043i bk13: 67a 141042i bk14: 64a 141078i bk15: 55a 141084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904613
Row_Buffer_Locality_read = 0.904613
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.978370
Bank_Level_Parallism_Col = 1.513011
Bank_Level_Parallism_Ready = 1.127443
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.402631 

BW Util details:
bwutil = 0.009063 
total_CMD = 141126 
util_bw = 1279 
Wasted_Col = 2274 
Wasted_Row = 1024 
Idle = 136549 

BW Util Bottlenecks: 
RCDc_limit = 2109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1243 
rwq = 0 
CCDLc_limit_alone = 1243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139661 
Read = 1279 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1279 
total_req = 1279 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1279 
Row_Bus_Util =  0.001616 
CoL_Bus_Util = 0.009063 
Either_Row_CoL_Bus_Util = 0.010381 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.028669 
queue_avg = 0.114628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.114628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139653 n_act=110 n_pre=94 n_ref_event=0 n_req=1293 n_rd=1293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009162
n_activity=7188 dram_eff=0.1799
bk0: 122a 140000i bk1: 155a 139623i bk2: 114a 140717i bk3: 123a 140569i bk4: 112a 140141i bk5: 83a 139825i bk6: 57a 141071i bk7: 57a 140727i bk8: 57a 141055i bk9: 65a 141039i bk10: 55a 141068i bk11: 62a 141016i bk12: 64a 141016i bk13: 48a 141038i bk14: 46a 141015i bk15: 73a 141047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914927
Row_Buffer_Locality_read = 0.914927
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.767373
Bank_Level_Parallism_Col = 1.475583
Bank_Level_Parallism_Ready = 1.159319
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.342397 

BW Util details:
bwutil = 0.009162 
total_CMD = 141126 
util_bw = 1293 
Wasted_Col = 2365 
Wasted_Row = 1062 
Idle = 136406 

BW Util Bottlenecks: 
RCDc_limit = 1982 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1405 
rwq = 0 
CCDLc_limit_alone = 1405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139653 
Read = 1293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 1293 
total_req = 1293 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 1293 
Row_Bus_Util =  0.001446 
CoL_Bus_Util = 0.009162 
Either_Row_CoL_Bus_Util = 0.010437 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.016293 
queue_avg = 0.078157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0781571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139671 n_act=135 n_pre=119 n_ref_event=0 n_req=1245 n_rd=1245 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008822
n_activity=7210 dram_eff=0.1727
bk0: 73a 140224i bk1: 104a 139850i bk2: 103a 140791i bk3: 146a 140533i bk4: 120a 139826i bk5: 147a 139493i bk6: 70a 140189i bk7: 82a 140239i bk8: 62a 141072i bk9: 45a 141049i bk10: 71a 141065i bk11: 73a 141075i bk12: 65a 141081i bk13: 30a 141071i bk14: 27a 141088i bk15: 27a 141082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891566
Row_Buffer_Locality_read = 0.891566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.930148
Bank_Level_Parallism_Col = 1.514497
Bank_Level_Parallism_Ready = 1.110843
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387856 

BW Util details:
bwutil = 0.008822 
total_CMD = 141126 
util_bw = 1245 
Wasted_Col = 2470 
Wasted_Row = 1224 
Idle = 136187 

BW Util Bottlenecks: 
RCDc_limit = 2370 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1303 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139671 
Read = 1245 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 135 
n_pre = 119 
n_ref = 0 
n_req = 1245 
total_req = 1245 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 1245 
Row_Bus_Util =  0.001800 
CoL_Bus_Util = 0.008822 
Either_Row_CoL_Bus_Util = 0.010310 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.030241 
queue_avg = 0.097587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0975866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139610 n_act=125 n_pre=109 n_ref_event=0 n_req=1324 n_rd=1324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009382
n_activity=6903 dram_eff=0.1918
bk0: 132a 139544i bk1: 141a 139649i bk2: 133a 140755i bk3: 116a 140885i bk4: 141a 139181i bk5: 72a 139869i bk6: 52a 141079i bk7: 44a 140537i bk8: 59a 141025i bk9: 46a 141070i bk10: 82a 141031i bk11: 60a 141043i bk12: 50a 141039i bk13: 62a 141007i bk14: 72a 141030i bk15: 62a 141057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905589
Row_Buffer_Locality_read = 0.905589
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.986878
Bank_Level_Parallism_Col = 1.530997
Bank_Level_Parallism_Ready = 1.154079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392992 

BW Util details:
bwutil = 0.009382 
total_CMD = 141126 
util_bw = 1324 
Wasted_Col = 2441 
Wasted_Row = 1036 
Idle = 136325 

BW Util Bottlenecks: 
RCDc_limit = 2232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139610 
Read = 1324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 1324 
total_req = 1324 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 1324 
Row_Bus_Util =  0.001658 
CoL_Bus_Util = 0.009382 
Either_Row_CoL_Bus_Util = 0.010742 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.027704 
queue_avg = 0.086518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0865184
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139598 n_act=116 n_pre=100 n_ref_event=0 n_req=1354 n_rd=1354 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009594
n_activity=7392 dram_eff=0.1832
bk0: 122a 140256i bk1: 121a 139881i bk2: 94a 140639i bk3: 124a 140478i bk4: 161a 139370i bk5: 110a 140185i bk6: 75a 140604i bk7: 72a 140849i bk8: 52a 141051i bk9: 74a 141035i bk10: 39a 141078i bk11: 60a 141087i bk12: 61a 141069i bk13: 53a 141073i bk14: 62a 141059i bk15: 74a 141072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914328
Row_Buffer_Locality_read = 0.914328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.773920
Bank_Level_Parallism_Col = 1.474236
Bank_Level_Parallism_Ready = 1.107829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.389581 

BW Util details:
bwutil = 0.009594 
total_CMD = 141126 
util_bw = 1354 
Wasted_Col = 2233 
Wasted_Row = 1252 
Idle = 136287 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139598 
Read = 1354 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 1354 
total_req = 1354 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 1354 
Row_Bus_Util =  0.001531 
CoL_Bus_Util = 0.009594 
Either_Row_CoL_Bus_Util = 0.010827 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.027487 
queue_avg = 0.073452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0734521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139572 n_act=111 n_pre=95 n_ref_event=0 n_req=1372 n_rd=1372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009722
n_activity=7577 dram_eff=0.1811
bk0: 141a 139595i bk1: 90a 139893i bk2: 130a 140811i bk3: 124a 140863i bk4: 98a 140163i bk5: 143a 139762i bk6: 73a 140532i bk7: 88a 140790i bk8: 67a 141039i bk9: 51a 141066i bk10: 68a 141058i bk11: 53a 141068i bk12: 72a 141033i bk13: 62a 141043i bk14: 60a 141055i bk15: 52a 141069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919096
Row_Buffer_Locality_read = 0.919096
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695359
Bank_Level_Parallism_Col = 1.450000
Bank_Level_Parallism_Ready = 1.139213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.350000 

BW Util details:
bwutil = 0.009722 
total_CMD = 141126 
util_bw = 1372 
Wasted_Col = 2392 
Wasted_Row = 1278 
Idle = 136084 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1336 
rwq = 0 
CCDLc_limit_alone = 1336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139572 
Read = 1372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 1372 
total_req = 1372 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 1372 
Row_Bus_Util =  0.001460 
CoL_Bus_Util = 0.009722 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.015444 
queue_avg = 0.081013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0810127
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139677 n_act=114 n_pre=98 n_ref_event=0 n_req=1266 n_rd=1266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008971
n_activity=6969 dram_eff=0.1817
bk0: 99a 140330i bk1: 110a 139990i bk2: 103a 140445i bk3: 124a 140647i bk4: 83a 140211i bk5: 131a 139747i bk6: 92a 140594i bk7: 65a 140429i bk8: 61a 141049i bk9: 62a 141039i bk10: 59a 141047i bk11: 58a 141071i bk12: 42a 141071i bk13: 61a 141074i bk14: 69a 141016i bk15: 47a 141082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909953
Row_Buffer_Locality_read = 0.909953
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837579
Bank_Level_Parallism_Col = 1.484744
Bank_Level_Parallism_Ready = 1.127172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.362119 

BW Util details:
bwutil = 0.008971 
total_CMD = 141126 
util_bw = 1266 
Wasted_Col = 2265 
Wasted_Row = 1062 
Idle = 136533 

BW Util Bottlenecks: 
RCDc_limit = 2026 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1277 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139677 
Read = 1266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 114 
n_pre = 98 
n_ref = 0 
n_req = 1266 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 212 
issued_total_col = 1266 
Row_Bus_Util =  0.001502 
CoL_Bus_Util = 0.008971 
Either_Row_CoL_Bus_Util = 0.010267 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.020014 
queue_avg = 0.086207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0862067
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139632 n_act=122 n_pre=106 n_ref_event=0 n_req=1303 n_rd=1303 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009233
n_activity=7158 dram_eff=0.182
bk0: 129a 139841i bk1: 99a 140065i bk2: 105a 140767i bk3: 118a 140609i bk4: 91a 140130i bk5: 103a 140080i bk6: 83a 140316i bk7: 73a 140199i bk8: 64a 141064i bk9: 56a 141042i bk10: 52a 141069i bk11: 53a 141096i bk12: 64a 141064i bk13: 90a 141020i bk14: 65a 141039i bk15: 58a 141082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906370
Row_Buffer_Locality_read = 0.906370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924635
Bank_Level_Parallism_Col = 1.468750
Bank_Level_Parallism_Ready = 1.112817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.356864 

BW Util details:
bwutil = 0.009233 
total_CMD = 141126 
util_bw = 1303 
Wasted_Col = 2343 
Wasted_Row = 945 
Idle = 136535 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139632 
Read = 1303 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 1303 
total_req = 1303 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 1303 
Row_Bus_Util =  0.001616 
CoL_Bus_Util = 0.009233 
Either_Row_CoL_Bus_Util = 0.010586 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.024766 
queue_avg = 0.080708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.080708
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139670 n_act=112 n_pre=96 n_ref_event=0 n_req=1288 n_rd=1288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009127
n_activity=7136 dram_eff=0.1805
bk0: 140a 139698i bk1: 136a 140159i bk2: 102a 140913i bk3: 128a 140617i bk4: 114a 139903i bk5: 87a 140585i bk6: 43a 140569i bk7: 75a 140280i bk8: 60a 141028i bk9: 75a 141052i bk10: 50a 141089i bk11: 41a 141085i bk12: 85a 141006i bk13: 46a 141062i bk14: 44a 141080i bk15: 62a 141061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775372
Bank_Level_Parallism_Col = 1.416203
Bank_Level_Parallism_Ready = 1.116460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.324332 

BW Util details:
bwutil = 0.009127 
total_CMD = 141126 
util_bw = 1288 
Wasted_Col = 2357 
Wasted_Row = 927 
Idle = 136554 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139670 
Read = 1288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 1288 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 1288 
Row_Bus_Util =  0.001474 
CoL_Bus_Util = 0.009127 
Either_Row_CoL_Bus_Util = 0.010317 
Issued_on_Two_Bus_Simul_Util = 0.000283 
issued_two_Eff = 0.027473 
queue_avg = 0.083025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0830251
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139481 n_act=152 n_pre=136 n_ref_event=0 n_req=1402 n_rd=1402 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009934
n_activity=7775 dram_eff=0.1803
bk0: 99a 139709i bk1: 114a 139519i bk2: 128a 140735i bk3: 118a 140469i bk4: 150a 139483i bk5: 124a 139328i bk6: 105a 139850i bk7: 65a 140812i bk8: 59a 141044i bk9: 56a 141053i bk10: 39a 141093i bk11: 51a 141063i bk12: 90a 141017i bk13: 86a 141021i bk14: 57a 141074i bk15: 61a 141028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891583
Row_Buffer_Locality_read = 0.891583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.092586
Bank_Level_Parallism_Col = 1.623778
Bank_Level_Parallism_Ready = 1.138374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473237 

BW Util details:
bwutil = 0.009934 
total_CMD = 141126 
util_bw = 1402 
Wasted_Col = 2545 
Wasted_Row = 1367 
Idle = 135812 

BW Util Bottlenecks: 
RCDc_limit = 2633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1530 
rwq = 0 
CCDLc_limit_alone = 1530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139481 
Read = 1402 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 1402 
total_req = 1402 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 1402 
Row_Bus_Util =  0.002041 
CoL_Bus_Util = 0.009934 
Either_Row_CoL_Bus_Util = 0.011656 
Issued_on_Two_Bus_Simul_Util = 0.000319 
issued_two_Eff = 0.027356 
queue_avg = 0.115889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.115889
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139597 n_act=127 n_pre=111 n_ref_event=0 n_req=1333 n_rd=1333 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009445
n_activity=7451 dram_eff=0.1789
bk0: 131a 139760i bk1: 122a 139881i bk2: 117a 140719i bk3: 79a 140723i bk4: 127a 139480i bk5: 122a 139898i bk6: 81a 140293i bk7: 97a 140688i bk8: 66a 141026i bk9: 39a 141080i bk10: 48a 141032i bk11: 63a 141065i bk12: 43a 141035i bk13: 54a 141074i bk14: 75a 141021i bk15: 69a 141046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904726
Row_Buffer_Locality_read = 0.904726
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.939345
Bank_Level_Parallism_Col = 1.558220
Bank_Level_Parallism_Ready = 1.169542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381561 

BW Util details:
bwutil = 0.009445 
total_CMD = 141126 
util_bw = 1333 
Wasted_Col = 2477 
Wasted_Row = 1103 
Idle = 136213 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139597 
Read = 1333 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 1333 
total_req = 1333 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 1333 
Row_Bus_Util =  0.001686 
CoL_Bus_Util = 0.009445 
Either_Row_CoL_Bus_Util = 0.010834 
Issued_on_Two_Bus_Simul_Util = 0.000298 
issued_two_Eff = 0.027469 
queue_avg = 0.119567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.119567
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=141126 n_nop=139585 n_act=106 n_pre=90 n_ref_event=0 n_req=1382 n_rd=1382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009793
n_activity=6834 dram_eff=0.2022
bk0: 97a 140396i bk1: 115a 140337i bk2: 171a 140729i bk3: 115a 140564i bk4: 125a 140162i bk5: 132a 139576i bk6: 78a 140302i bk7: 47a 140702i bk8: 47a 141065i bk9: 52a 141030i bk10: 96a 141036i bk11: 55a 141067i bk12: 84a 141048i bk13: 44a 141084i bk14: 48a 141063i bk15: 76a 141047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923300
Row_Buffer_Locality_read = 0.923300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.901556
Bank_Level_Parallism_Col = 1.524208
Bank_Level_Parallism_Ready = 1.130246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392409 

BW Util details:
bwutil = 0.009793 
total_CMD = 141126 
util_bw = 1382 
Wasted_Col = 2006 
Wasted_Row = 919 
Idle = 136819 

BW Util Bottlenecks: 
RCDc_limit = 1816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 141126 
n_nop = 139585 
Read = 1382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1382 
total_req = 1382 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1382 
Row_Bus_Util =  0.001389 
CoL_Bus_Util = 0.009793 
Either_Row_CoL_Bus_Util = 0.010919 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.024010 
queue_avg = 0.087135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0871349

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=91872
icnt_total_pkts_simt_to_mem=91872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 91872
Req_Network_cycles = 31872
Req_Network_injected_packets_per_cycle =       2.8825 
Req_Network_conflicts_per_cycle =       2.7522
Req_Network_conflicts_per_cycle_util =       9.5140
Req_Bank_Level_Parallism =       9.9644
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.9507
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0901

Reply_Network_injected_packets_num = 91872
Reply_Network_cycles = 31872
Reply_Network_injected_packets_per_cycle =        2.8825
Reply_Network_conflicts_per_cycle =        0.2261
Reply_Network_conflicts_per_cycle_util =       0.7944
Reply_Bank_Level_Parallism =      10.1281
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1409
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0627
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 401703 (inst/sec)
gpgpu_simulation_rate = 2276 (cycle/sec)
gpgpu_silicon_slowdown = 497363x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

