
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050b0  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08005238  08005238  0000d238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  0800523c  0800523c  0000d23c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000538  20000000  08005240  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .jcr          00000004  20000538  08005778  00010538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000060  2000053c  0800577c  0001053c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000059c  080057dc  0001053c  2**0
                  ALLOC
  8 .ARM.attributes 00000035  00000000  00000000  0001053c  2**0
                  CONTENTS, READONLY
  9 .debug_line   000021ff  00000000  00000000  00010571  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00009fbf  00000000  00000000  00012770  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000018fc  00000000  00000000  0001c72f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000298  00000000  00000000  0001e030  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0001e2c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      0000003e  00000000  00000000  0001e378  2**0
                  CONTENTS, READONLY
 15 .debug_loc    00003e32  00000000  00000000  0001e3b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002d6a  00000000  00000000  000221e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00001968  00000000  00000000  00024f54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	f240 543c 	movw	r4, #1340	; 0x53c
 800018e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000192:	7823      	ldrb	r3, [r4, #0]
 8000194:	b963      	cbnz	r3, 80001b0 <__do_global_dtors_aux+0x28>
 8000196:	f240 0000 	movw	r0, #0
 800019a:	f2c0 0000 	movt	r0, #0
 800019e:	b128      	cbz	r0, 80001ac <__do_global_dtors_aux+0x24>
 80001a0:	f245 201c 	movw	r0, #21020	; 0x521c
 80001a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001a8:	f3af 8000 	nop.w
 80001ac:	2101      	movs	r1, #1
 80001ae:	7021      	strb	r1, [r4, #0]
 80001b0:	bd10      	pop	{r4, pc}
 80001b2:	bf00      	nop

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	f240 0300 	movw	r3, #0
 80001ba:	f2c0 0300 	movt	r3, #0
 80001be:	b14b      	cbz	r3, 80001d4 <frame_dummy+0x20>
 80001c0:	f245 201c 	movw	r0, #21020	; 0x521c
 80001c4:	f240 5140 	movw	r1, #1344	; 0x540
 80001c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80001cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80001d0:	f3af 8000 	nop.w
 80001d4:	f240 5038 	movw	r0, #1336	; 0x538
 80001d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001dc:	6801      	ldr	r1, [r0, #0]
 80001de:	b129      	cbz	r1, 80001ec <frame_dummy+0x38>
 80001e0:	f240 0300 	movw	r3, #0
 80001e4:	f2c0 0300 	movt	r3, #0
 80001e8:	b103      	cbz	r3, 80001ec <frame_dummy+0x38>
 80001ea:	4798      	blx	r3
 80001ec:	bd08      	pop	{r3, pc}
 80001ee:	bf00      	nop

080001f0 <main>:
int flag = 0;
/*
 * Main Function (program point of entry)
 */
int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
    flag = 0;
 80001f4:	f240 5358 	movw	r3, #1368	; 0x558
 80001f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001fc:	f04f 0200 	mov.w	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
    EXTI0_GPIOB_Init();
 8000202:	f000 f853 	bl	80002ac <EXTI0_GPIOB_Init>
    GPIOA_Init();
 8000206:	f000 f803 	bl	8000210 <GPIOA_Init>
    GPIOB_Init();
 800020a:	f000 f831 	bl	8000270 <GPIOB_Init>

    while(1);
 800020e:	e7fe      	b.n	800020e <main+0x1e>

08000210 <GPIOA_Init>:
    return 0;
}
void GPIOA_Init()
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef        GPIO_InitStructure;
    //Enable GPIOA clock
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8000216:	f04f 0001 	mov.w	r0, #1
 800021a:	f04f 0101 	mov.w	r1, #1
 800021e:	f001 fb85 	bl	800192c <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin A1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000222:	f04f 0301 	mov.w	r3, #1
 8000226:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000228:	f04f 0300 	mov.w	r3, #0
 800022c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800022e:	f04f 0302 	mov.w	r3, #2
 8000232:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000234:	f04f 0300 	mov.w	r3, #0
 8000238:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 800023a:	f04f 0302 	mov.w	r3, #2
 800023e:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000240:	f04f 0000 	mov.w	r0, #0
 8000244:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000248:	463b      	mov	r3, r7
 800024a:	4619      	mov	r1, r3
 800024c:	f002 f970 	bl	8002530 <GPIO_Init>

	//initialize state to low
	GPIOA->ODR&=~(0x1<<1);
 8000250:	f04f 0300 	mov.w	r3, #0
 8000254:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000258:	f04f 0200 	mov.w	r2, #0
 800025c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000260:	6952      	ldr	r2, [r2, #20]
 8000262:	f022 0202 	bic.w	r2, r2, #2
 8000266:	615a      	str	r2, [r3, #20]
}
 8000268:	f107 0708 	add.w	r7, r7, #8
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <GPIOB_Init>:

void GPIOB_Init()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    //Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8000276:	f04f 0002 	mov.w	r0, #2
 800027a:	f04f 0101 	mov.w	r1, #1
 800027e:	f001 fb55 	bl	800192c <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B0
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000282:	f04f 0300 	mov.w	r3, #0
 8000286:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000288:	f04f 0300 	mov.w	r3, #0
 800028c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800028e:	f04f 0301 	mov.w	r3, #1
 8000292:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000294:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000298:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800029c:	463b      	mov	r3, r7
 800029e:	4619      	mov	r1, r3
 80002a0:	f002 f946 	bl	8002530 <GPIO_Init>
}
 80002a4:	f107 0708 	add.w	r7, r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}

080002ac <EXTI0_GPIOB_Init>:
void EXTI0_GPIOB_Init()    //EXTI0 on Pin PB0
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	//Enable SysCfg Clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80002b2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80002b6:	f04f 0101 	mov.w	r1, #1
 80002ba:	f001 fbdf 	bl	8001a7c <RCC_APB2PeriphClockCmd>

	//connect EXTI line 0 to PB0 pin
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB,EXTI_PinSource0);
 80002be:	f04f 0001 	mov.w	r0, #1
 80002c2:	f04f 0100 	mov.w	r1, #0
 80002c6:	f001 ffe1 	bl	800228c <SYSCFG_EXTILineConfig>

	//Configure EXTI 0
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 80002ca:	f04f 0301 	mov.w	r3, #1
 80002ce:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80002d0:	f04f 0300 	mov.w	r3, #0
 80002d4:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80002d6:	f04f 0308 	mov.w	r3, #8
 80002da:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80002dc:	f04f 0301 	mov.w	r3, #1
 80002e0:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 80002e2:	f107 0304 	add.w	r3, r7, #4
 80002e6:	4618      	mov	r0, r3
 80002e8:	f001 fe7a 	bl	8001fe0 <EXTI_Init>

	//Configure EXTI 0 in NVIC
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 80002ec:	f04f 0306 	mov.w	r3, #6
 80002f0:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80002f2:	f04f 0301 	mov.w	r3, #1
 80002f6:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80002f8:	f04f 0301 	mov.w	r3, #1
 80002fc:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80002fe:	f04f 0301 	mov.w	r3, #1
 8000302:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8000304:	f107 030c 	add.w	r3, r7, #12
 8000308:	4618      	mov	r0, r3
 800030a:	f004 f9c1 	bl	8004690 <NVIC_Init>
}
 800030e:	f107 0710 	add.w	r7, r7, #16
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop

08000318 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)//find a rising edge
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  if(flag%4 == 0 && SET == EXTI_GetITStatus(EXTI_Line0))
 800031c:	f240 5358 	movw	r3, #1368	; 0x558
 8000320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f003 0303 	and.w	r3, r3, #3
 800032a:	2b00      	cmp	r3, #0
 800032c:	d10f      	bne.n	800034e <EXTI0_IRQHandler+0x36>
 800032e:	f04f 0001 	mov.w	r0, #1
 8000332:	f001 ff4f 	bl	80021d4 <EXTI_GetITStatus>
 8000336:	4603      	mov	r3, r0
 8000338:	2b01      	cmp	r3, #1
 800033a:	d108      	bne.n	800034e <EXTI0_IRQHandler+0x36>
  {    
        TIM2_Config();
 800033c:	f000 f81c 	bl	8000378 <TIM2_Config>
        flag = 0;
 8000340:	f240 5358 	movw	r3, #1368	; 0x558
 8000344:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000348:	f04f 0200 	mov.w	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
  } 
  flag++;
 800034e:	f240 5358 	movw	r3, #1368	; 0x558
 8000352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f103 0201 	add.w	r2, r3, #1
 800035c:	f240 5358 	movw	r3, #1368	; 0x558
 8000360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000364:	601a      	str	r2, [r3, #0]
  //printf("flag = %d\n",flag);
  EXTI->PR=1<<0;  //clear LINE0 interrupt flag
 8000366:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800036a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800036e:	f04f 0201 	mov.w	r2, #1
 8000372:	615a      	str	r2, [r3, #20]
}
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop

08000378 <TIM2_Config>:

void TIM2_Config()// initialized as less than 2s
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
    //TIM2 clock enable
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800037e:	f04f 0001 	mov.w	r0, #1
 8000382:	f04f 0101 	mov.w	r1, #1
 8000386:	f001 fb4f 	bl	8001a28 <RCC_APB1PeriphClockCmd>
    TIM_DeInit(TIM2);
 800038a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800038e:	f002 fab1 	bl	80028f4 <TIM_DeInit>
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 5590-1;
 8000392:	f241 53d5 	movw	r3, #5589	; 0x15d5
 8000396:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 30000 - 1;
 8000398:	f247 532f 	movw	r3, #29999	; 0x752f
 800039c:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800039e:	f04f 0300 	mov.w	r3, #0
 80003a2:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80003a4:	f04f 0300 	mov.w	r3, #0
 80003a8:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80003aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003ae:	f107 0304 	add.w	r3, r7, #4
 80003b2:	4619      	mov	r1, r3
 80003b4:	f002 fbba 	bl	8002b2c <TIM_TimeBaseInit>

	//TIM2 interrupt enable
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80003b8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003bc:	f04f 0101 	mov.w	r1, #1
 80003c0:	f04f 0201 	mov.w	r2, #1
 80003c4:	f003 fd82 	bl	8003ecc <TIM_ITConfig>
    TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 80003c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003cc:	f04f 0101 	mov.w	r1, #1
 80003d0:	f003 fdce 	bl	8003f70 <TIM_ClearFlag>
    TIM_Cmd(TIM2,ENABLE);
 80003d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80003d8:	f04f 0101 	mov.w	r1, #1
 80003dc:	f002 fd3c 	bl	8002e58 <TIM_Cmd>

	//Enable the TIM5 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80003e0:	f04f 031c 	mov.w	r3, #28
 80003e4:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80003e6:	f04f 0300 	mov.w	r3, #0
 80003ea:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80003ec:	f04f 0300 	mov.w	r3, #0
 80003f0:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80003f2:	f04f 0301 	mov.w	r3, #1
 80003f6:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 80003f8:	463b      	mov	r3, r7
 80003fa:	4618      	mov	r0, r3
 80003fc:	f004 f948 	bl	8004690 <NVIC_Init>
}
 8000400:	f107 0710 	add.w	r7, r7, #16
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}

08000408 <TIM2_Config_2>:
void TIM2_Config_2()// initialized as 2.5s
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
    //TIM2 clock enable
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800040e:	f04f 0001 	mov.w	r0, #1
 8000412:	f04f 0101 	mov.w	r1, #1
 8000416:	f001 fb07 	bl	8001a28 <RCC_APB1PeriphClockCmd>
    TIM_DeInit(TIM2);
 800041a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800041e:	f002 fa69 	bl	80028f4 <TIM_DeInit>
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
    TIM_TimeBaseStructure.TIM_Period = 7005-1;
 8000422:	f641 335c 	movw	r3, #7004	; 0x1b5c
 8000426:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 30000 - 1;
 8000428:	f247 532f 	movw	r3, #29999	; 0x752f
 800042c:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800042e:	f04f 0300 	mov.w	r3, #0
 8000432:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000434:	f04f 0300 	mov.w	r3, #0
 8000438:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800043a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800043e:	f107 0304 	add.w	r3, r7, #4
 8000442:	4619      	mov	r1, r3
 8000444:	f002 fb72 	bl	8002b2c <TIM_TimeBaseInit>

	//TIM2 interrupt enable
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000448:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800044c:	f04f 0101 	mov.w	r1, #1
 8000450:	f04f 0201 	mov.w	r2, #1
 8000454:	f003 fd3a 	bl	8003ecc <TIM_ITConfig>
    TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 8000458:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800045c:	f04f 0101 	mov.w	r1, #1
 8000460:	f003 fd86 	bl	8003f70 <TIM_ClearFlag>
    TIM_Cmd(TIM2,ENABLE);
 8000464:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000468:	f04f 0101 	mov.w	r1, #1
 800046c:	f002 fcf4 	bl	8002e58 <TIM_Cmd>

	//Enable the TIM5 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000470:	f04f 031c 	mov.w	r3, #28
 8000474:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000476:	f04f 0300 	mov.w	r3, #0
 800047a:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800047c:	f04f 0300 	mov.w	r3, #0
 8000480:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000482:	f04f 0301 	mov.w	r3, #1
 8000486:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8000488:	463b      	mov	r3, r7
 800048a:	4618      	mov	r0, r3
 800048c:	f004 f900 	bl	8004690 <NVIC_Init>
}
 8000490:	f107 0710 	add.w	r7, r7, #16
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}

08000498 <TIM2_IRQHandler>:

void TIM2_IRQHandler()
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
 800049c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004a0:	f04f 0101 	mov.w	r1, #1
 80004a4:	f003 fd76 	bl	8003f94 <TIM_GetITStatus>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d01f      	beq.n	80004ee <TIM2_IRQHandler+0x56>
    {    
        TIM_ClearITPendingBit(TIM2,TIM_FLAG_Update);
 80004ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004b2:	f04f 0101 	mov.w	r1, #1
 80004b6:	f003 fd9d 	bl	8003ff4 <TIM_ClearITPendingBit>
        GPIOA->ODR|=(0x1<<1);
 80004ba:	f04f 0300 	mov.w	r3, #0
 80004be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004c2:	f04f 0200 	mov.w	r2, #0
 80004c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004ca:	6952      	ldr	r2, [r2, #20]
 80004cc:	f042 0202 	orr.w	r2, r2, #2
 80004d0:	615a      	str	r2, [r3, #20]
        GPIOA->ODR&=~(0x1<<1);
 80004d2:	f04f 0300 	mov.w	r3, #0
 80004d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80004da:	f04f 0200 	mov.w	r2, #0
 80004de:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80004e2:	6952      	ldr	r2, [r2, #20]
 80004e4:	f022 0202 	bic.w	r2, r2, #2
 80004e8:	615a      	str	r2, [r3, #20]
        TIM2_Config_2();
 80004ea:	f7ff ff8d 	bl	8000408 <TIM2_Config_2>
    }  
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <GPIO_Out_Init>:

#include "stm32f4xx.h"
#include "STM_Peripherals.h"

void GPIO_Out_Init()
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 80004f6:	f04f 0002 	mov.w	r0, #2
 80004fa:	f04f 0101 	mov.w	r1, #1
 80004fe:	f001 fa15 	bl	800192c <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000502:	f04f 0301 	mov.w	r3, #1
 8000506:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000508:	f04f 0300 	mov.w	r3, #0
 800050c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 800050e:	f04f 0301 	mov.w	r3, #1
 8000512:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000514:	f04f 0300 	mov.w	r3, #0
 8000518:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 800051a:	f04f 0302 	mov.w	r3, #2
 800051e:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000520:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000524:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000528:	463b      	mov	r3, r7
 800052a:	4619      	mov	r1, r3
 800052c:	f002 f800 	bl	8002530 <GPIO_Init>

	//initialize state to low
	GPIOB->ODR&=~(0x1<<1);
 8000530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000534:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800053c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000540:	6952      	ldr	r2, [r2, #20]
 8000542:	f022 0202 	bic.w	r2, r2, #2
 8000546:	615a      	str	r2, [r3, #20]
}
 8000548:	f107 0708 	add.w	r7, r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <LED_Init>:

void LED_Init()		//initializes the LEDs
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;
	/* GPIOD Periph clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000556:	f04f 0008 	mov.w	r0, #8
 800055a:	f04f 0101 	mov.w	r1, #1
 800055e:	f001 f9e5 	bl	800192c <RCC_AHB1PeriphClockCmd>
	/* Configure PD2 and LEDs in output push-pull mode */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8000562:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000566:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000568:	f04f 0300 	mov.w	r3, #0
 800056c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
 800056e:	f04f 0301 	mov.w	r3, #1
 8000572:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000574:	f04f 0300 	mov.w	r3, #0
 8000578:	71fb      	strb	r3, [r7, #7]

	/* standard output pin */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800057a:	f04f 0301 	mov.w	r3, #1
 800057e:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000580:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000584:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000588:	463b      	mov	r3, r7
 800058a:	4619      	mov	r1, r3
 800058c:	f001 ffd0 	bl	8002530 <GPIO_Init>
	GPIO_Write(GPIOD,0);	//initial state (all LEDs OFF)
 8000590:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000594:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	f002 f936 	bl	800280c <GPIO_Write>

}
 80005a0:	f107 0708 	add.w	r7, r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <BUTTON_Init>:

void BUTTON_Init()	//initializes PA0 as input which is linked to the user button
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80005ae:	f04f 0001 	mov.w	r0, #1
 80005b2:	f04f 0101 	mov.w	r1, #1
 80005b6:	f001 f9b9 	bl	800192c <RCC_AHB1PeriphClockCmd>

	//configure GPIO Pin B1
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80005ba:	f04f 0300 	mov.w	r3, #0
 80005be:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80005c0:	f04f 0300 	mov.w	r3, #0
 80005c4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80005c6:	f04f 0302 	mov.w	r3, #2
 80005ca:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 80005cc:	f04f 0302 	mov.w	r3, #2
 80005d0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 80005d2:	f04f 0301 	mov.w	r3, #1
 80005d6:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80005d8:	f04f 0000 	mov.w	r0, #0
 80005dc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80005e0:	463b      	mov	r3, r7
 80005e2:	4619      	mov	r1, r3
 80005e4:	f001 ffa4 	bl	8002530 <GPIO_Init>
}
 80005e8:	f107 0708 	add.w	r7, r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <TIM2_Init>:

void TIM2_Init()
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
	//TIM2 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80005f6:	f04f 0001 	mov.w	r0, #1
 80005fa:	f04f 0101 	mov.w	r1, #1
 80005fe:	f001 fa13 	bl	8001a28 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 50000 - 1;		//trigger every 84000 ticks, so every 1 ms
 8000602:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000606:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 420 - 1; 		//prescaler of 1: 84 MHz clock
 8000608:	f240 13a3 	movw	r3, #419	; 0x1a3
 800060c:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800060e:	f04f 0300 	mov.w	r3, #0
 8000612:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000614:	f04f 0300 	mov.w	r3, #0
 8000618:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800061a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800061e:	f107 0304 	add.w	r3, r7, #4
 8000622:	4619      	mov	r1, r3
 8000624:	f002 fa82 	bl	8002b2c <TIM_TimeBaseInit>

	//TIM2 interrupt enable
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000628:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800062c:	f04f 0101 	mov.w	r1, #1
 8000630:	f04f 0201 	mov.w	r2, #1
 8000634:	f003 fc4a 	bl	8003ecc <TIM_ITConfig>

	//Enable the TIM2 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000638:	f04f 031c 	mov.w	r3, #28
 800063c:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800063e:	f04f 0300 	mov.w	r3, #0
 8000642:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000644:	f04f 0301 	mov.w	r3, #1
 8000648:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800064a:	f04f 0301 	mov.w	r3, #1
 800064e:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8000650:	463b      	mov	r3, r7
 8000652:	4618      	mov	r0, r3
 8000654:	f004 f81c 	bl	8004690 <NVIC_Init>
}
 8000658:	f107 0710 	add.w	r7, r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <TIM3_Init>:

void TIM3_Init()
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
	//TIM3 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000666:	f04f 0002 	mov.w	r0, #2
 800066a:	f04f 0101 	mov.w	r1, #1
 800066e:	f001 f9db 	bl	8001a28 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 50000 - 1;				//trigger every 50000 ticks, so 0.05 MHz -> 1 Hz
 8000672:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000676:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 1680 - 1; 			//prescale 84 MHz clock down to 0.05 MHz
 8000678:	f240 638f 	movw	r3, #1679	; 0x68f
 800067c:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800067e:	f04f 0300 	mov.w	r3, #0
 8000682:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000684:	f04f 0300 	mov.w	r3, #0
 8000688:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 800068a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800068e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000692:	f107 0304 	add.w	r3, r7, #4
 8000696:	4619      	mov	r1, r3
 8000698:	f002 fa48 	bl	8002b2c <TIM_TimeBaseInit>

	//TIM3 interrupt enable
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 800069c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80006a0:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80006a4:	f04f 0101 	mov.w	r1, #1
 80006a8:	f04f 0201 	mov.w	r2, #1
 80006ac:	f003 fc0e 	bl	8003ecc <TIM_ITConfig>

	//Enable the TIM3 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 80006b0:	f04f 031d 	mov.w	r3, #29
 80006b4:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80006b6:	f04f 0300 	mov.w	r3, #0
 80006ba:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80006bc:	f04f 0301 	mov.w	r3, #1
 80006c0:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80006c2:	f04f 0301 	mov.w	r3, #1
 80006c6:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 80006c8:	463b      	mov	r3, r7
 80006ca:	4618      	mov	r0, r3
 80006cc:	f003 ffe0 	bl	8004690 <NVIC_Init>
}
 80006d0:	f107 0710 	add.w	r7, r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <TIM5_Init>:

void TIM5_Init()
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b084      	sub	sp, #16
 80006dc:	af00      	add	r7, sp, #0
	//TIM5 clock enable
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80006de:	f04f 0008 	mov.w	r0, #8
 80006e2:	f04f 0101 	mov.w	r1, #1
 80006e6:	f001 f99f 	bl	8001a28 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructure.TIM_Period = 84000 - 1;		//trigger every 84000 ticks, so every 1 ms
 80006ea:	f644 031f 	movw	r3, #18463	; 0x481f
 80006ee:	f2c0 0301 	movt	r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 1 - 1; 		//prescaler of 1: 84 MHz clock
 80006f4:	f04f 0300 	mov.w	r3, #0
 80006f8:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80006fa:	f04f 0300 	mov.w	r3, #0
 80006fe:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000700:	f04f 0300 	mov.w	r3, #0
 8000704:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8000706:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800070a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 800070e:	f107 0304 	add.w	r3, r7, #4
 8000712:	4619      	mov	r1, r3
 8000714:	f002 fa0a 	bl	8002b2c <TIM_TimeBaseInit>

	//TIM5 interrupt enable
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8000718:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800071c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000720:	f04f 0101 	mov.w	r1, #1
 8000724:	f04f 0201 	mov.w	r2, #1
 8000728:	f003 fbd0 	bl	8003ecc <TIM_ITConfig>

	//Enable the TIM5 global interrupt
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 800072c:	f04f 0332 	mov.w	r3, #50	; 0x32
 8000730:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000732:	f04f 0300 	mov.w	r3, #0
 8000736:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000738:	f04f 0301 	mov.w	r3, #1
 800073c:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800073e:	f04f 0301 	mov.w	r3, #1
 8000742:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8000744:	463b      	mov	r3, r7
 8000746:	4618      	mov	r0, r3
 8000748:	f003 ffa2 	bl	8004690 <NVIC_Init>
}
 800074c:	f107 0710 	add.w	r7, r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <EXTI0_Init>:

void EXTI0_Init()	//EXTI0 on Pin PB0
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	//Enable GPIOB clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 800075a:	f04f 0002 	mov.w	r0, #2
 800075e:	f04f 0101 	mov.w	r1, #1
 8000762:	f001 f8e3 	bl	800192c <RCC_AHB1PeriphClockCmd>
	//Enable SysCfg Clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8000766:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800076a:	f04f 0101 	mov.w	r1, #1
 800076e:	f001 f985 	bl	8001a7c <RCC_APB2PeriphClockCmd>

	//configure GPIO Pin B0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8000772:	f04f 0300 	mov.w	r3, #0
 8000776:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000778:	f04f 0300 	mov.w	r3, #0
 800077c:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 800077e:	f04f 0301 	mov.w	r3, #1
 8000782:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000784:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000788:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800078c:	f107 0310 	add.w	r3, r7, #16
 8000790:	4619      	mov	r1, r3
 8000792:	f001 fecd 	bl	8002530 <GPIO_Init>

	//connect EXTI line 0 to PB0 pin
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB,EXTI_PinSource0);
 8000796:	f04f 0001 	mov.w	r0, #1
 800079a:	f04f 0100 	mov.w	r1, #0
 800079e:	f001 fd75 	bl	800228c <SYSCFG_EXTILineConfig>

	//Configure EXTI 0
	EXTI_InitStructure.EXTI_Line = EXTI_Line0;
 80007a2:	f04f 0301 	mov.w	r3, #1
 80007a6:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80007a8:	f04f 0300 	mov.w	r3, #0
 80007ac:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80007ae:	f04f 0308 	mov.w	r3, #8
 80007b2:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80007b4:	f04f 0301 	mov.w	r3, #1
 80007b8:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 80007ba:	f107 0304 	add.w	r3, r7, #4
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fc0e 	bl	8001fe0 <EXTI_Init>

	//Configure EXTI 0 in NVIC
	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 80007c4:	f04f 0306 	mov.w	r3, #6
 80007c8:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80007ca:	f04f 0301 	mov.w	r3, #1
 80007ce:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80007d0:	f04f 0301 	mov.w	r3, #1
 80007d4:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80007d6:	f04f 0301 	mov.w	r3, #1
 80007da:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	4618      	mov	r0, r3
 80007e2:	f003 ff55 	bl	8004690 <NVIC_Init>
}
 80007e6:	f107 0718 	add.w	r7, r7, #24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop

080007f0 <SYS_Enable_GPIOB_CLK>:

SYS_GPIO_TypeDef * SYS_GPIOB = (SYS_GPIO_TypeDef *)((uint32_t)SYS_GPIOB_ADDR);
SYS_USART_TypeDef * SYS_USART1 = (SYS_USART_TypeDef *)((uint32_t)SYS_USART1_ADDR);

void SYS_Enable_GPIOB_CLK()
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
	volatile uint32_t *AHB1ENR = (uint32_t*)SYS_AHB1ENR_ADDR;
 80007f6:	f643 0330 	movw	r3, #14384	; 0x3830
 80007fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80007fe:	607b      	str	r3, [r7, #4]
	*AHB1ENR |= 1<<1;	//Enable GPIO B
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f043 0202 	orr.w	r2, r3, #2
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	601a      	str	r2, [r3, #0]
}
 800080c:	f107 070c 	add.w	r7, r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop

08000818 <SYS_Enable_USART1_CLK>:

void SYS_Enable_USART1_CLK()
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
	volatile uint32_t *APB2ENR = (uint32_t*)SYS_APB2ENR_ADDR;
 800081e:	f643 0344 	movw	r3, #14404	; 0x3844
 8000822:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000826:	607b      	str	r3, [r7, #4]
	*APB2ENR |= 1<<4;	//Enable USART 1
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f043 0210 	orr.w	r2, r3, #16
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	601a      	str	r2, [r3, #0]
}
 8000834:	f107 070c 	add.w	r7, r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <SYS_Config_GPIOB>:

void SYS_Config_GPIOB()
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
	SYS_GPIOB->MODER &= ~(0x3 << (6*2));
 8000844:	f240 0304 	movw	r3, #4
 8000848:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	f240 0304 	movw	r3, #4
 8000852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800085e:	6013      	str	r3, [r2, #0]
	SYS_GPIOB->MODER |= (0x2 << (6*2));
 8000860:	f240 0304 	movw	r3, #4
 8000864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	f240 0304 	movw	r3, #4
 800086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800087a:	6013      	str	r3, [r2, #0]

	SYS_GPIOB->OTYPER &= ~(0x1 << 6);
 800087c:	f240 0304 	movw	r3, #4
 8000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	f240 0304 	movw	r3, #4
 800088a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000896:	6053      	str	r3, [r2, #4]

	SYS_GPIOB->OSPEEDR &= ~(0x3 << (6*2));
 8000898:	f240 0304 	movw	r3, #4
 800089c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	f240 0304 	movw	r3, #4
 80008a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80008b2:	6093      	str	r3, [r2, #8]
	SYS_GPIOB->OSPEEDR |= (0x2 << (6*2));
 80008b4:	f240 0304 	movw	r3, #4
 80008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	f240 0304 	movw	r3, #4
 80008c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	689b      	ldr	r3, [r3, #8]
 80008ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80008ce:	6093      	str	r3, [r2, #8]

	SYS_GPIOB->AFRL &= ~(0x7 << (6*4));
 80008d0:	f240 0304 	movw	r3, #4
 80008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	f240 0304 	movw	r3, #4
 80008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	6a1b      	ldr	r3, [r3, #32]
 80008e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008ea:	6213      	str	r3, [r2, #32]
	SYS_GPIOB->AFRL |= (0x7 << (6*4));
 80008ec:	f240 0304 	movw	r3, #4
 80008f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	f240 0304 	movw	r3, #4
 80008fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6a1b      	ldr	r3, [r3, #32]
 8000902:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000906:	6213      	str	r3, [r2, #32]
}
 8000908:	46bd      	mov	sp, r7
 800090a:	bc80      	pop	{r7}
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop

08000910 <SYS_Config_USART1>:

void SYS_Config_USART1(uint32_t baud)
{
 8000910:	b480      	push	{r7}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	SYS_USART1->CR1 &= ~(0x1<<12);	//8 data bits
 8000918:	f240 0308 	movw	r3, #8
 800091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	f240 0308 	movw	r3, #8
 8000926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	899b      	ldrh	r3, [r3, #12]
 800092e:	b29b      	uxth	r3, r3
 8000930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000934:	b29b      	uxth	r3, r3
 8000936:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 &= ~(0x1<<10);	//no parity bit
 8000938:	f240 0308 	movw	r3, #8
 800093c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	f240 0308 	movw	r3, #8
 8000946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	899b      	ldrh	r3, [r3, #12]
 800094e:	b29b      	uxth	r3, r3
 8000950:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000954:	b29b      	uxth	r3, r3
 8000956:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 |= (0x1<<3);	//tx enabled
 8000958:	f240 0308 	movw	r3, #8
 800095c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	f240 0308 	movw	r3, #8
 8000966:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	899b      	ldrh	r3, [r3, #12]
 800096e:	b29b      	uxth	r3, r3
 8000970:	f043 0308 	orr.w	r3, r3, #8
 8000974:	b29b      	uxth	r3, r3
 8000976:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR1 |= (0x1<<2);	//rx enabled
 8000978:	f240 0308 	movw	r3, #8
 800097c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	f240 0308 	movw	r3, #8
 8000986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	899b      	ldrh	r3, [r3, #12]
 800098e:	b29b      	uxth	r3, r3
 8000990:	f043 0304 	orr.w	r3, r3, #4
 8000994:	b29b      	uxth	r3, r3
 8000996:	8193      	strh	r3, [r2, #12]
	SYS_USART1->CR2 &= ~(0x3<<12);	//1 stop bit
 8000998:	f240 0308 	movw	r3, #8
 800099c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	f240 0308 	movw	r3, #8
 80009a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	8a1b      	ldrh	r3, [r3, #16]
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	8213      	strh	r3, [r2, #16]
	SYS_USART1->CR3 &= ~(0x3<<8);	//hardware flow control disabled
 80009b8:	f240 0308 	movw	r3, #8
 80009bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	f240 0308 	movw	r3, #8
 80009c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	8a9b      	ldrh	r3, [r3, #20]
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	8293      	strh	r3, [r2, #20]

	//baud rate calculations
	uint32_t tmp, integer, fraction;
	if((SYS_USART1->CR1 & (uint16_t)0x8000) != 0)	//8 oversamples
 80009d8:	f240 0308 	movw	r3, #8
 80009dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	899b      	ldrh	r3, [r3, #12]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	b21b      	sxth	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	da3a      	bge.n	8000a64 <SYS_Config_USART1+0x154>
	{
		tmp = (SYS_PCLK_FREQ*25)/(baud*2);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80009f4:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
 80009f8:	f6c7 532b 	movt	r3, #32043	; 0x7d2b
 80009fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a00:	617b      	str	r3, [r7, #20]
		integer = (tmp/100);
 8000a02:	697a      	ldr	r2, [r7, #20]
 8000a04:	f248 531f 	movw	r3, #34079	; 0x851f
 8000a08:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8000a0c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a10:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000a14:	613b      	str	r3, [r7, #16]
		fraction = (((tmp-(integer*100))*8)+50)/100;
 8000a16:	693b      	ldr	r3, [r7, #16]
 8000a18:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000a1c:	fb02 f303 	mul.w	r3, r2, r3
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	1ad3      	subs	r3, r2, r3
 8000a24:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a28:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000a2c:	f248 531f 	movw	r3, #34079	; 0x851f
 8000a30:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8000a34:	fba3 1302 	umull	r1, r3, r3, r2
 8000a38:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000a3c:	60fb      	str	r3, [r7, #12]
		SYS_USART1->BRR = (integer << 4) | (fraction & (uint8_t)0x7);
 8000a3e:	f240 0308 	movw	r3, #8
 8000a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	b292      	uxth	r2, r2
 8000a4c:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000a50:	b291      	uxth	r1, r2
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	b292      	uxth	r2, r2
 8000a56:	f002 0207 	and.w	r2, r2, #7
 8000a5a:	b292      	uxth	r2, r2
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	811a      	strh	r2, [r3, #8]
 8000a62:	e039      	b.n	8000ad8 <SYS_Config_USART1+0x1c8>
	}
	else	//16 oversamples
	{
		tmp = (SYS_PCLK_FREQ*25)/(baud*4);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000a6a:	f44f 43ea 	mov.w	r3, #29952	; 0x7500
 8000a6e:	f6c7 532b 	movt	r3, #32043	; 0x7d2b
 8000a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a76:	617b      	str	r3, [r7, #20]
		integer = (tmp/100);
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	f248 531f 	movw	r3, #34079	; 0x851f
 8000a7e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8000a82:	fba3 1302 	umull	r1, r3, r3, r2
 8000a86:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000a8a:	613b      	str	r3, [r7, #16]
		fraction = (((tmp-(integer*100))*16)+50)/100;
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000a92:	fb02 f303 	mul.w	r3, r2, r3
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000a9e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000aa2:	f248 531f 	movw	r3, #34079	; 0x851f
 8000aa6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8000aaa:	fba3 1302 	umull	r1, r3, r3, r2
 8000aae:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000ab2:	60fb      	str	r3, [r7, #12]
		SYS_USART1->BRR = (integer << 4) | (fraction & (uint8_t)0xF);
 8000ab4:	f240 0308 	movw	r3, #8
 8000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	b292      	uxth	r2, r2
 8000ac2:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000ac6:	b291      	uxth	r1, r2
 8000ac8:	68fa      	ldr	r2, [r7, #12]
 8000aca:	b292      	uxth	r2, r2
 8000acc:	f002 020f 	and.w	r2, r2, #15
 8000ad0:	b292      	uxth	r2, r2
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	b292      	uxth	r2, r2
 8000ad6:	811a      	strh	r2, [r3, #8]
	}

	SYS_USART1->CR1 |= (0x1<<13);	//usart1 enabled
 8000ad8:	f240 0308 	movw	r3, #8
 8000adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	f240 0308 	movw	r3, #8
 8000ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	899b      	ldrh	r3, [r3, #12]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	8193      	strh	r3, [r2, #12]
}
 8000af8:	f107 071c 	add.w	r7, r7, #28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bc80      	pop	{r7}
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <SYS_Init_Debug>:

void SYS_Init_Debug()
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	SYS_Enable_GPIOB_CLK();
 8000b08:	f7ff fe72 	bl	80007f0 <SYS_Enable_GPIOB_CLK>
	SYS_Enable_USART1_CLK();
 8000b0c:	f7ff fe84 	bl	8000818 <SYS_Enable_USART1_CLK>

	SYS_Config_GPIOB();
 8000b10:	f7ff fe96 	bl	8000840 <SYS_Config_GPIOB>
	SYS_Config_USART1(SYS_USART1_BAUD);
 8000b14:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000b18:	f7ff fefa 	bl	8000910 <SYS_Config_USART1>
}
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop

08000b20 <SYS_Print>:

int SYS_Print(char * buf, int len)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
	SYS_Init_Debug();
 8000b2a:	f7ff ffeb 	bl	8000b04 <SYS_Init_Debug>

	int i;
	for (i=0;i<len;i++)
 8000b2e:	f04f 0300 	mov.w	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	e01b      	b.n	8000b6e <SYS_Print+0x4e>
	{
		// wait until data register is empty
		while( !(SYS_USART1->SR & 0x00000040) );
 8000b36:	bf00      	nop
 8000b38:	f240 0308 	movw	r3, #8
 8000b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	881b      	ldrh	r3, [r3, #0]
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d0f4      	beq.n	8000b38 <SYS_Print+0x18>
		SYS_USART1->DR = ((char)*buf & 0x01FF);
 8000b4e:	f240 0308 	movw	r3, #8
 8000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	7812      	ldrb	r2, [r2, #0]
 8000b5c:	809a      	strh	r2, [r3, #4]
		buf++;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f103 0301 	add.w	r3, r3, #1
 8000b64:	607b      	str	r3, [r7, #4]
int SYS_Print(char * buf, int len)
{
	SYS_Init_Debug();

	int i;
	for (i=0;i<len;i++)
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f103 0301 	add.w	r3, r3, #1
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	dbdf      	blt.n	8000b36 <SYS_Print+0x16>
		while( !(SYS_USART1->SR & 0x00000040) );
		SYS_USART1->DR = ((char)*buf & 0x01FF);
		buf++;
	}

	return len;
 8000b76:	683b      	ldr	r3, [r7, #0]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f107 0710 	add.w	r7, r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop

08000b84 <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8000b8c:	f04f 0001 	mov.w	r0, #1
 8000b90:	f245 11f0 	movw	r1, #20976	; 0x51f0
 8000b94:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000b98:	f04f 0204 	mov.w	r2, #4
 8000b9c:	f000 f942 	bl	8000e24 <_write>
	while (1) {
		;
	}
 8000ba0:	e7fe      	b.n	8000ba0 <_exit+0x1c>
 8000ba2:	bf00      	nop

08000ba4 <_close>:
}

int _close(int file) {
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	return -1;
 8000bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f107 070c 	add.w	r7, r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
	errno = ENOMEM;
 8000bc8:	f240 5398 	movw	r3, #1432	; 0x598
 8000bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd0:	f04f 020c 	mov.w	r2, #12
 8000bd4:	601a      	str	r2, [r3, #0]
	return -1;
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f107 0714 	add.w	r7, r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <_fork>:
/*
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
	errno = EAGAIN;
 8000bec:	f240 5398 	movw	r3, #1432	; 0x598
 8000bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bf4:	f04f 020b 	mov.w	r2, #11
 8000bf8:	601a      	str	r2, [r3, #0]
	return -1;
 8000bfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <_fstat>:
 fstat
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c18:	605a      	str	r2, [r3, #4]
	return 0;
 8000c1a:	f04f 0300 	mov.w	r3, #0
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f107 070c 	add.w	r7, r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
	return 1;
 8000c30:	f04f 0301 	mov.w	r3, #1
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr

08000c3c <_isatty>:

/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
	switch (file) {
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f103 0300 	add.w	r3, r3, #0
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d802      	bhi.n	8000c54 <_isatty+0x18>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8000c4e:	f04f 0301 	mov.w	r3, #1
 8000c52:	e008      	b.n	8000c66 <_isatty+0x2a>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8000c54:	f240 5398 	movw	r3, #1432	; 0x598
 8000c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c5c:	f04f 0209 	mov.w	r2, #9
 8000c60:	601a      	str	r2, [r3, #0]
		return 0;
 8000c62:	f04f 0300 	mov.w	r3, #0
	}
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	f107 070c 	add.w	r7, r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop

08000c74 <_kill>:

/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c7e:	f240 5398 	movw	r3, #1432	; 0x598
 8000c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c86:	f04f 0216 	mov.w	r2, #22
 8000c8a:	601a      	str	r2, [r3, #0]
	return (-1);
 8000c8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	f107 070c 	add.w	r7, r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <_link>:
/*
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
	errno = EMLINK;
 8000ca6:	f240 5398 	movw	r3, #1432	; 0x598
 8000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cae:	f04f 021f 	mov.w	r2, #31
 8000cb2:	601a      	str	r2, [r3, #0]
	return -1;
 8000cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f107 070c 	add.w	r7, r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr

08000cc4 <_lseek>:

/*
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
	return 0;
 8000cd0:	f04f 0300 	mov.w	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f107 0714 	add.w	r7, r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 8000ce8:	f240 5360 	movw	r3, #1376	; 0x560
 8000cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d108      	bne.n	8000d08 <_sbrk+0x28>
		heap_end = &_ebss;
 8000cf6:	f240 5360 	movw	r3, #1376	; 0x560
 8000cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cfe:	f240 529c 	movw	r2, #1436	; 0x59c
 8000d02:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000d06:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 8000d08:	f240 5360 	movw	r3, #1376	; 0x560
 8000d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8000d14:	f3ef 8408 	mrs	r4, MSP
  return(result);
 8000d18:	4623      	mov	r3, r4

	char * stack = (char*) __get_MSP();
 8000d1a:	60bb      	str	r3, [r7, #8]
	if (heap_end + incr > stack) {
 8000d1c:	f240 5360 	movw	r3, #1376	; 0x560
 8000d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	18d2      	adds	r2, r2, r3
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d913      	bls.n	8000d58 <_sbrk+0x78>
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 8000d30:	f04f 0002 	mov.w	r0, #2
 8000d34:	f245 11f8 	movw	r1, #20984	; 0x51f8
 8000d38:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000d3c:	f04f 0219 	mov.w	r2, #25
 8000d40:	f000 f870 	bl	8000e24 <_write>
		errno = ENOMEM;
 8000d44:	f240 5398 	movw	r3, #1432	; 0x598
 8000d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d4c:	f04f 020c 	mov.w	r2, #12
 8000d50:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
 8000d56:	e00c      	b.n	8000d72 <_sbrk+0x92>
		//abort ();
	}

	heap_end += incr;
 8000d58:	f240 5360 	movw	r3, #1376	; 0x560
 8000d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	18d2      	adds	r2, r2, r3
 8000d66:	f240 5360 	movw	r3, #1376	; 0x560
 8000d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d6e:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8000d70:	68fb      	ldr	r3, [r7, #12]

}
 8000d72:	4618      	mov	r0, r3
 8000d74:	f107 0714 	add.w	r7, r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd90      	pop	{r4, r7, pc}

08000d7c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
	return -1;
 8000d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f107 0714 	add.w	r7, r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr

08000d98 <_stat>:
 stat
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000da8:	605a      	str	r2, [r3, #4]
	return 0;
 8000daa:	f04f 0300 	mov.w	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	f107 070c 	add.w	r7, r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <_times>:
/*
 times
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	return -1;
 8000dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f107 070c 	add.w	r7, r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr

08000dd4 <_unlink>:

/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	errno = ENOENT;
 8000ddc:	f240 5398 	movw	r3, #1432	; 0x598
 8000de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000de4:	f04f 0202 	mov.w	r2, #2
 8000de8:	601a      	str	r2, [r3, #0]
	return -1;
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	f107 070c 	add.w	r7, r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <_wait>:

/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	errno = ECHILD;
 8000e04:	f240 5398 	movw	r3, #1432	; 0x598
 8000e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e0c:	f04f 020a 	mov.w	r2, #10
 8000e10:	601a      	str	r2, [r3, #0]
	return -1;
 8000e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	f107 070c 	add.w	r7, r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop

08000e24 <_write>:
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
	switch (file) {
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d002      	beq.n	8000e3c <_write+0x18>
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d006      	beq.n	8000e48 <_write+0x24>
 8000e3a:	e00b      	b.n	8000e54 <_write+0x30>
	case STDOUT_FILENO: /*stdout*/
		len = SYS_Print(ptr, len);
 8000e3c:	68b8      	ldr	r0, [r7, #8]
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f7ff fe6e 	bl	8000b20 <SYS_Print>
 8000e44:	6078      	str	r0, [r7, #4]
		break;
 8000e46:	e00f      	b.n	8000e68 <_write+0x44>
	case STDERR_FILENO: /* stderr */
		len = SYS_Print(ptr, len);
 8000e48:	68b8      	ldr	r0, [r7, #8]
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	f7ff fe68 	bl	8000b20 <SYS_Print>
 8000e50:	6078      	str	r0, [r7, #4]
		break;
 8000e52:	e009      	b.n	8000e68 <_write+0x44>
	default:
		errno = EBADF;
 8000e54:	f240 5398 	movw	r3, #1432	; 0x598
 8000e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e5c:	f04f 0209 	mov.w	r2, #9
 8000e60:	601a      	str	r2, [r3, #0]
		return -1;
 8000e62:	f04f 33ff 	mov.w	r3, #4294967295
 8000e66:	e000      	b.n	8000e6a <_write+0x46>
	}
	return len;
 8000e68:	687b      	ldr	r3, [r7, #4]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f107 0710 	add.w	r7, r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000e78:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000e80:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000e84:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000e88:	6812      	ldr	r2, [r2, #0]
 8000e8a:	f042 0201 	orr.w	r2, r2, #1
 8000e8e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e90:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e94:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000e98:	f04f 0200 	mov.w	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e9e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ea2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ea6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000eaa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000eb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000eb8:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000eba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ebe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ec2:	f243 0210 	movw	r2, #12304	; 0x3010
 8000ec6:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8000eca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ecc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ed0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ed4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000ed8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000edc:	6812      	ldr	r2, [r2, #0]
 8000ede:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ee2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000ee4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ee8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000ef2:	f000 f8c1 	bl	8001078 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ef6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000efa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000efe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f02:	609a      	str	r2, [r3, #8]
#endif
}
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop

08000f08 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b087      	sub	sp, #28
 8000f0c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	f04f 0302 	mov.w	r3, #2
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	f04f 0300 	mov.w	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	f04f 0302 	mov.w	r3, #2
 8000f2a:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000f2c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	f003 030c 	and.w	r3, r3, #12
 8000f3a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	d00d      	beq.n	8000f5e <SystemCoreClockUpdate+0x56>
 8000f42:	2b08      	cmp	r3, #8
 8000f44:	d015      	beq.n	8000f72 <SystemCoreClockUpdate+0x6a>
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d169      	bne.n	800101e <SystemCoreClockUpdate+0x116>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000f4a:	f240 0310 	movw	r3, #16
 8000f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f52:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8000f56:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8000f5a:	601a      	str	r2, [r3, #0]
      break;
 8000f5c:	e069      	b.n	8001032 <SystemCoreClockUpdate+0x12a>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f5e:	f240 0310 	movw	r3, #16
 8000f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f66:	f44f 5290 	mov.w	r2, #4608	; 0x1200
 8000f6a:	f2c0 027a 	movt	r2, #122	; 0x7a
 8000f6e:	601a      	str	r2, [r3, #0]
      break;
 8000f70:	e05f      	b.n	8001032 <SystemCoreClockUpdate+0x12a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000f72:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f76:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f80:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8000f84:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000f8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f94:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d014      	beq.n	8000fc6 <SystemCoreClockUpdate+0xbe>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000f9c:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8000fa0:	f2c0 037a 	movt	r3, #122	; 0x7a
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	fbb3 f2f2 	udiv	r2, r3, r2
 8000faa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fae:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fb2:	6859      	ldr	r1, [r3, #4]
 8000fb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000fb8:	400b      	ands	r3, r1
 8000fba:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000fbe:	fb03 f302 	mul.w	r3, r3, r2
 8000fc2:	617b      	str	r3, [r7, #20]
 8000fc4:	e013      	b.n	8000fee <SystemCoreClockUpdate+0xe6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000fc6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000fca:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fd4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000fdc:	6859      	ldr	r1, [r3, #4]
 8000fde:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000fe2:	400b      	ands	r3, r1
 8000fe4:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8000fe8:	fb03 f302 	mul.w	r3, r3, r2
 8000fec:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000fee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ff2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ffc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001000:	f103 0301 	add.w	r3, r3, #1
 8001004:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001008:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001012:	f240 0310 	movw	r3, #16
 8001016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800101a:	601a      	str	r2, [r3, #0]
      break;
 800101c:	e009      	b.n	8001032 <SystemCoreClockUpdate+0x12a>
    default:
      SystemCoreClock = HSI_VALUE;
 800101e:	f240 0310 	movw	r3, #16
 8001022:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001026:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 800102a:	f2c0 02f4 	movt	r2, #244	; 0xf4
 800102e:	601a      	str	r2, [r3, #0]
      break;
 8001030:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001032:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001036:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001040:	ea4f 1213 	mov.w	r2, r3, lsr #4
 8001044:	f240 0314 	movw	r3, #20
 8001048:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104c:	5c9b      	ldrb	r3, [r3, r2]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001052:	f240 0310 	movw	r3, #16
 8001056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	fa22 f203 	lsr.w	r2, r2, r3
 8001062:	f240 0310 	movw	r3, #16
 8001066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800106a:	601a      	str	r2, [r3, #0]
}
 800106c:	f107 071c 	add.w	r7, r7, #28
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	f04f 0300 	mov.w	r3, #0
 8001088:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800108a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800108e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001092:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001096:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010a0:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80010a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b0:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f103 0301 	add.w	r3, r3, #1
 80010b8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d103      	bne.n	80010c8 <SetSysClock+0x50>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80010c6:	d1ec      	bne.n	80010a2 <SetSysClock+0x2a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80010c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <SetSysClock+0x6a>
  {
    HSEStatus = (uint32_t)0x01;
 80010da:	f04f 0301 	mov.w	r3, #1
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	e002      	b.n	80010e8 <SetSysClock+0x70>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80010e2:	f04f 0300 	mov.w	r3, #0
 80010e6:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	f040 8082 	bne.w	80011f4 <SetSysClock+0x17c>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80010f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80010f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010f8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80010fc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001100:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001102:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001108:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800110c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001110:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8001114:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800111e:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001120:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001124:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001128:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800112c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001130:	6892      	ldr	r2, [r2, #8]
 8001132:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001134:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001138:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800113c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001140:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001144:	6892      	ldr	r2, [r2, #8]
 8001146:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800114a:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800114c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001150:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001154:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001158:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800115c:	6892      	ldr	r2, [r2, #8]
 800115e:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001162:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001164:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001168:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800116c:	f245 4208 	movw	r2, #21512	; 0x5408
 8001170:	f2c0 7240 	movt	r2, #1856	; 0x740
 8001174:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001176:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800117a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800117e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001182:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001186:	6812      	ldr	r2, [r2, #0]
 8001188:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800118c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800118e:	bf00      	nop
 8001190:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001194:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f6      	beq.n	8001190 <SetSysClock+0x118>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80011a2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80011a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011aa:	f240 6205 	movw	r2, #1541	; 0x605
 80011ae:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80011b0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011b8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80011bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80011c0:	6892      	ldr	r2, [r2, #8]
 80011c2:	f022 0203 	bic.w	r2, r2, #3
 80011c6:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80011c8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011cc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011d0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80011d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80011d8:	6892      	ldr	r2, [r2, #8]
 80011da:	f042 0202 	orr.w	r2, r2, #2
 80011de:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80011e0:	bf00      	nop
 80011e2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 030c 	and.w	r3, r3, #12
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d1f6      	bne.n	80011e2 <SetSysClock+0x16a>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80011f4:	f107 070c 	add.w	r7, r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop

08001200 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001204:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001208:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800120c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001210:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001214:	6812      	ldr	r2, [r2, #0]
 8001216:	f042 0201 	orr.w	r2, r2, #1
 800121a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800121c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001220:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800122a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800122e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001232:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001236:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800123a:	6812      	ldr	r2, [r2, #0]
 800123c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001240:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001244:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001246:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800124a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800124e:	f243 0210 	movw	r2, #12304	; 0x3010
 8001252:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8001256:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001258:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800125c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001260:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001264:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800126e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001270:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001274:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
}
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800128e:	f643 0302 	movw	r3, #14338	; 0x3802
 8001292:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001296:	f04f 0200 	mov.w	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800129c:	f643 0302 	movw	r3, #14338	; 0x3802
 80012a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012a4:	79fa      	ldrb	r2, [r7, #7]
 80012a6:	701a      	strb	r2, [r3, #0]
}
 80012a8:	f107 070c 	add.w	r7, r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80012c0:	f04f 0300 	mov.w	r3, #0
 80012c4:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 80012c6:	f04f 0300 	mov.w	r3, #0
 80012ca:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80012cc:	f04f 0031 	mov.w	r0, #49	; 0x31
 80012d0:	f000 fdd2 	bl	8001e78 <RCC_GetFlagStatus>
 80012d4:	4603      	mov	r3, r0
 80012d6:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	f103 0301 	add.w	r3, r3, #1
 80012de:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80012e6:	d002      	beq.n	80012ee <RCC_WaitForHSEStartUp+0x3a>
 80012e8:	79bb      	ldrb	r3, [r7, #6]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0ee      	beq.n	80012cc <RCC_WaitForHSEStartUp+0x18>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80012ee:	f04f 0031 	mov.w	r0, #49	; 0x31
 80012f2:	f000 fdc1 	bl	8001e78 <RCC_GetFlagStatus>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 80012fc:	f04f 0301 	mov.w	r3, #1
 8001300:	71fb      	strb	r3, [r7, #7]
 8001302:	e002      	b.n	800130a <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 800130a:	79fb      	ldrb	r3, [r7, #7]
}
 800130c:	4618      	mov	r0, r3
 800130e:	f107 0708 	add.w	r7, r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop

08001318 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8001328:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800132c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800133a:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4313      	orrs	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8001348:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800134c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	f107 0714 	add.w	r7, r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop

08001360 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800136a:	f04f 0300 	mov.w	r3, #0
 800136e:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001372:	79fa      	ldrb	r2, [r7, #7]
 8001374:	601a      	str	r2, [r3, #0]
}
 8001376:	f107 070c 	add.w	r7, r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800138a:	f643 0370 	movw	r3, #14448	; 0x3870
 800138e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001398:	f643 0370 	movw	r3, #14448	; 0x3870
 800139c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d002      	beq.n	80013b2 <RCC_LSEConfig+0x32>
 80013ac:	2b04      	cmp	r3, #4
 80013ae:	d008      	beq.n	80013c2 <RCC_LSEConfig+0x42>
 80013b0:	e00f      	b.n	80013d2 <RCC_LSEConfig+0x52>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80013b2:	f643 0370 	movw	r3, #14448	; 0x3870
 80013b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013ba:	f04f 0201 	mov.w	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
      break;
 80013c0:	e008      	b.n	80013d4 <RCC_LSEConfig+0x54>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80013c2:	f643 0370 	movw	r3, #14448	; 0x3870
 80013c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013ca:	f04f 0205 	mov.w	r2, #5
 80013ce:	701a      	strb	r2, [r3, #0]
      break;
 80013d0:	e000      	b.n	80013d4 <RCC_LSEConfig+0x54>
    default:
      break;
 80013d2:	bf00      	nop
  }
}
 80013d4:	f107 070c 	add.w	r7, r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80013ea:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 80013ee:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80013f2:	79fa      	ldrb	r2, [r7, #7]
 80013f4:	601a      	str	r2, [r3, #0]
}
 80013f6:	f107 070c 	add.w	r7, r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
 800140c:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 800140e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001412:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	ea4f 1182 	mov.w	r1, r2, lsl #6
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	4311      	orrs	r1, r2
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8001426:	f102 32ff 	add.w	r2, r2, #4294967295
 800142a:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800142e:	4311      	orrs	r1, r2
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 8001434:	69ba      	ldr	r2, [r7, #24]
 8001436:	ea4f 6202 	mov.w	r2, r2, lsl #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 800143a:	430a      	orrs	r2, r1
 800143c:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 800143e:	f107 0714 	add.w	r7, r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001452:	f04f 0360 	mov.w	r3, #96	; 0x60
 8001456:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800145a:	79fa      	ldrb	r2, [r7, #7]
 800145c:	601a      	str	r2, [r3, #0]
}
 800145e:	f107 070c 	add.w	r7, r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr

08001468 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8001472:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001476:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	ea4f 1182 	mov.w	r1, r2, lsl #6
 8001480:	683a      	ldr	r2, [r7, #0]
 8001482:	ea4f 7202 	mov.w	r2, r2, lsl #28
 8001486:	430a      	orrs	r2, r1
 8001488:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800148c:	f107 070c 	add.w	r7, r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop

08001498 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80014a2:	f04f 0368 	mov.w	r3, #104	; 0x68
 80014a6:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80014aa:	79fa      	ldrb	r2, [r7, #7]
 80014ac:	601a      	str	r2, [r3, #0]
}
 80014ae:	f107 070c 	add.w	r7, r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80014c2:	f04f 034c 	mov.w	r3, #76	; 0x4c
 80014c6:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80014ca:	79fa      	ldrb	r2, [r7, #7]
 80014cc:	601a      	str	r2, [r3, #0]
}
 80014ce:	f107 070c 	add.w	r7, r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bc80      	pop	{r7}
 80014d6:	4770      	bx	lr

080014d8 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80014e2:	f04f 0300 	mov.w	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80014e8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80014ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	4313      	orrs	r3, r2
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	4313      	orrs	r3, r2
 8001506:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001508:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800150c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	609a      	str	r2, [r3, #8]
}
 8001514:	f107 0714 	add.w	r7, r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop

08001520 <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001530:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001534:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8001542:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	4313      	orrs	r3, r2
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	4313      	orrs	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001550:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001554:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	609a      	str	r2, [r3, #8]
}
 800155c:	f107 0714 	add.w	r7, r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop

08001568 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001576:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800157a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	f023 0303 	bic.w	r3, r3, #3
 8001588:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	4313      	orrs	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001592:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001596:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	609a      	str	r2, [r3, #8]
}
 800159e:	f107 0714 	add.w	r7, r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr

080015a8 <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 80015ac:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	f003 030c 	and.w	r3, r3, #12
 80015bc:	b2db      	uxtb	r3, r3
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop

080015c8 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80015d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015f2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	609a      	str	r2, [r3, #8]
}
 80015fe:	f107 0714 	add.w	r7, r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001616:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800161a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001628:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001632:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001636:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	609a      	str	r2, [r3, #8]
}
 800163e:	f107 0714 	add.w	r7, r7, #20
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001656:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800165a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001668:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	4313      	orrs	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001676:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800167a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	609a      	str	r2, [r3, #8]
}
 8001682:	f107 0714 	add.w	r7, r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001694:	f04f 0300 	mov.w	r3, #0
 8001698:	61bb      	str	r3, [r7, #24]
 800169a:	f04f 0300 	mov.w	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
 80016a6:	f04f 0302 	mov.w	r3, #2
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	f04f 0302 	mov.w	r3, #2
 80016b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80016b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 030c 	and.w	r3, r3, #12
 80016c6:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	2b04      	cmp	r3, #4
 80016cc:	d00a      	beq.n	80016e4 <RCC_GetClocksFreq+0x58>
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d00f      	beq.n	80016f2 <RCC_GetClocksFreq+0x66>
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d160      	bne.n	8001798 <RCC_GetClocksFreq+0x10c>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80016dc:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80016e0:	6013      	str	r3, [r2, #0]
      break;
 80016e2:	e060      	b.n	80017a6 <RCC_GetClocksFreq+0x11a>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 80016ea:	f2c0 037a 	movt	r3, #122	; 0x7a
 80016ee:	6013      	str	r3, [r2, #0]
      break;
 80016f0:	e059      	b.n	80017a6 <RCC_GetClocksFreq+0x11a>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80016f2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80016f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001700:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8001704:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001706:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800170a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001714:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d014      	beq.n	8001746 <RCC_GetClocksFreq+0xba>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800171c:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001720:	f2c0 037a 	movt	r3, #122	; 0x7a
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	fbb3 f2f2 	udiv	r2, r3, r2
 800172a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800172e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001732:	6859      	ldr	r1, [r3, #4]
 8001734:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001738:	400b      	ands	r3, r1
 800173a:	ea4f 1393 	mov.w	r3, r3, lsr #6
 800173e:	fb03 f302 	mul.w	r3, r3, r2
 8001742:	61fb      	str	r3, [r7, #28]
 8001744:	e013      	b.n	800176e <RCC_GetClocksFreq+0xe2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001746:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800174a:	f2c0 03f4 	movt	r3, #244	; 0xf4
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	fbb3 f2f2 	udiv	r2, r3, r2
 8001754:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001758:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800175c:	6859      	ldr	r1, [r3, #4]
 800175e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001762:	400b      	ands	r3, r1
 8001764:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8001768:	fb03 f302 	mul.w	r3, r3, r2
 800176c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800176e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001772:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800177c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001780:	f103 0301 	add.w	r3, r3, #1
 8001784:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001788:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	601a      	str	r2, [r3, #0]
      break;
 8001796:	e006      	b.n	80017a6 <RCC_GetClocksFreq+0x11a>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800179e:	f2c0 03f4 	movt	r3, #244	; 0xf4
 80017a2:	6013      	str	r3, [r2, #0]
      break;
 80017a4:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80017a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017b4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80017bc:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80017be:	f240 0324 	movw	r3, #36	; 0x24
 80017c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	189b      	adds	r3, r3, r2
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa22 f203 	lsr.w	r2, r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80017de:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80017e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80017ec:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80017f4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80017f6:	f240 0324 	movw	r3, #36	; 0x24
 80017fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	189b      	adds	r3, r3, r2
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	fa22 f203 	lsr.w	r2, r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001816:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800181a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001824:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	ea4f 3353 	mov.w	r3, r3, lsr #13
 800182c:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800182e:	f240 0324 	movw	r3, #36	; 0x24
 8001832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	189b      	adds	r3, r3, r2
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	fa22 f203 	lsr.w	r2, r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	60da      	str	r2, [r3, #12]
}
 800184e:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr

08001858 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001860:	f04f 0300 	mov.w	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800186c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001870:	d117      	bne.n	80018a2 <RCC_RTCCLKConfig+0x4a>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001872:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001876:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001884:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800188c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	4313      	orrs	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001896:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800189a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80018a2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80018a6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80018aa:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80018ae:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80018b2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	ea4f 5202 	mov.w	r2, r2, lsl #20
 80018ba:	ea4f 5212 	mov.w	r2, r2, lsr #20
 80018be:	430a      	orrs	r2, r1
 80018c0:	671a      	str	r2, [r3, #112]	; 0x70
}
 80018c2:	f107 0714 	add.w	r7, r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80018d6:	f640 633c 	movw	r3, #3644	; 0xe3c
 80018da:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	601a      	str	r2, [r3, #0]
}
 80018e2:	f107 070c 	add.w	r7, r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80018f6:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 80018fa:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80018fe:	79fa      	ldrb	r2, [r7, #7]
 8001900:	601a      	str	r2, [r3, #0]
}
 8001902:	f107 070c 	add.w	r7, r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8001914:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 8001918:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	601a      	str	r2, [r3, #0]
}
 8001920:	f107 070c 	add.w	r7, r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop

0800192c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00c      	beq.n	8001958 <RCC_AHB1PeriphClockCmd+0x2c>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800193e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001942:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001946:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800194a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800194e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	430a      	orrs	r2, r1
 8001954:	631a      	str	r2, [r3, #48]	; 0x30
 8001956:	e00d      	b.n	8001974 <RCC_AHB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001958:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800195c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001960:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001964:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001968:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	ea6f 0202 	mvn.w	r2, r2
 8001970:	400a      	ands	r2, r1
 8001972:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8001974:	f107 070c 	add.w	r7, r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop

08001980 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00c      	beq.n	80019ac <RCC_AHB2PeriphClockCmd+0x2c>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8001992:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001996:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800199a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800199e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019a2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	430a      	orrs	r2, r1
 80019a8:	635a      	str	r2, [r3, #52]	; 0x34
 80019aa:	e00d      	b.n	80019c8 <RCC_AHB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80019ac:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019b4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80019b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019bc:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	ea6f 0202 	mvn.w	r2, r2
 80019c4:	400a      	ands	r2, r1
 80019c6:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 80019c8:	f107 070c 	add.w	r7, r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00c      	beq.n	8001a00 <RCC_AHB3PeriphClockCmd+0x2c>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80019e6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80019ee:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80019f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80019f6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	430a      	orrs	r2, r1
 80019fc:	639a      	str	r2, [r3, #56]	; 0x38
 80019fe:	e00d      	b.n	8001a1c <RCC_AHB3PeriphClockCmd+0x48>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8001a00:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a04:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a08:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a0c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a10:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	ea6f 0202 	mvn.w	r2, r2
 8001a18:	400a      	ands	r2, r1
 8001a1a:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 8001a1c:	f107 070c 	add.w	r7, r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop

08001a28 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a34:	78fb      	ldrb	r3, [r7, #3]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d00c      	beq.n	8001a54 <RCC_APB1PeriphClockCmd+0x2c>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001a3a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a3e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a42:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a46:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a4a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	641a      	str	r2, [r3, #64]	; 0x40
 8001a52:	e00d      	b.n	8001a70 <RCC_APB1PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001a54:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a58:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a5c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a60:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a64:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	ea6f 0202 	mvn.w	r2, r2
 8001a6c:	400a      	ands	r2, r1
 8001a6e:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8001a70:	f107 070c 	add.w	r7, r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bc80      	pop	{r7}
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop

08001a7c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a88:	78fb      	ldrb	r3, [r7, #3]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d00c      	beq.n	8001aa8 <RCC_APB2PeriphClockCmd+0x2c>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001a8e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001a92:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001a96:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001a9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001a9e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	645a      	str	r2, [r3, #68]	; 0x44
 8001aa6:	e00d      	b.n	8001ac4 <RCC_APB2PeriphClockCmd+0x48>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001aa8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001aac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ab0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ab4:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001ab8:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	ea6f 0202 	mvn.w	r2, r2
 8001ac0:	400a      	ands	r2, r1
 8001ac2:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8001ac4:	f107 070c 	add.w	r7, r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001adc:	78fb      	ldrb	r3, [r7, #3]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00c      	beq.n	8001afc <RCC_AHB1PeriphResetCmd+0x2c>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001ae2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ae6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001aea:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001aee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001af2:	6911      	ldr	r1, [r2, #16]
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	430a      	orrs	r2, r1
 8001af8:	611a      	str	r2, [r3, #16]
 8001afa:	e00d      	b.n	8001b18 <RCC_AHB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001afc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b00:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b04:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b08:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b0c:	6911      	ldr	r1, [r2, #16]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	ea6f 0202 	mvn.w	r2, r2
 8001b14:	400a      	ands	r2, r1
 8001b16:	611a      	str	r2, [r3, #16]
  }
}
 8001b18:	f107 070c 	add.w	r7, r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop

08001b24 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00c      	beq.n	8001b50 <RCC_AHB2PeriphResetCmd+0x2c>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8001b36:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b3a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b3e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b42:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b46:	6951      	ldr	r1, [r2, #20]
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	615a      	str	r2, [r3, #20]
 8001b4e:	e00d      	b.n	8001b6c <RCC_AHB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8001b50:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b54:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b58:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b5c:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b60:	6951      	ldr	r1, [r2, #20]
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	ea6f 0202 	mvn.w	r2, r2
 8001b68:	400a      	ands	r2, r1
 8001b6a:	615a      	str	r2, [r3, #20]
  }
}
 8001b6c:	f107 070c 	add.w	r7, r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop

08001b78 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001b84:	78fb      	ldrb	r3, [r7, #3]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d00c      	beq.n	8001ba4 <RCC_AHB3PeriphResetCmd+0x2c>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8001b8a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001b8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001b92:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001b96:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001b9a:	6991      	ldr	r1, [r2, #24]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	619a      	str	r2, [r3, #24]
 8001ba2:	e00d      	b.n	8001bc0 <RCC_AHB3PeriphResetCmd+0x48>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001ba4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ba8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001bac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001bb0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bb4:	6991      	ldr	r1, [r2, #24]
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	ea6f 0202 	mvn.w	r2, r2
 8001bbc:	400a      	ands	r2, r1
 8001bbe:	619a      	str	r2, [r3, #24]
  }
}
 8001bc0:	f107 070c 	add.w	r7, r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop

08001bcc <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00c      	beq.n	8001bf8 <RCC_APB1PeriphResetCmd+0x2c>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001bde:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001be2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001be6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001bea:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001bee:	6a11      	ldr	r1, [r2, #32]
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	621a      	str	r2, [r3, #32]
 8001bf6:	e00d      	b.n	8001c14 <RCC_APB1PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001bf8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bfc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c00:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001c04:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c08:	6a11      	ldr	r1, [r2, #32]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	ea6f 0202 	mvn.w	r2, r2
 8001c10:	400a      	ands	r2, r1
 8001c12:	621a      	str	r2, [r3, #32]
  }
}
 8001c14:	f107 070c 	add.w	r7, r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop

08001c20 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c2c:	78fb      	ldrb	r3, [r7, #3]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00c      	beq.n	8001c4c <RCC_APB2PeriphResetCmd+0x2c>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001c32:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c36:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c3a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001c3e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c42:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	625a      	str	r2, [r3, #36]	; 0x24
 8001c4a:	e00d      	b.n	8001c68 <RCC_APB2PeriphResetCmd+0x48>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001c4c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c50:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c54:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001c58:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c5c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	ea6f 0202 	mvn.w	r2, r2
 8001c64:	400a      	ands	r2, r1
 8001c66:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001c68:	f107 070c 	add.w	r7, r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00c      	beq.n	8001ca0 <RCC_AHB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8001c86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001c8e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001c92:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001c96:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	651a      	str	r2, [r3, #80]	; 0x50
 8001c9e:	e00d      	b.n	8001cbc <RCC_AHB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8001ca0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ca4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ca8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001cac:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cb0:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	ea6f 0202 	mvn.w	r2, r2
 8001cb8:	400a      	ands	r2, r1
 8001cba:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 8001cbc:	f107 070c 	add.w	r7, r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop

08001cc8 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00c      	beq.n	8001cf4 <RCC_AHB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001cda:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cde:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ce2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ce6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001cea:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	655a      	str	r2, [r3, #84]	; 0x54
 8001cf2:	e00d      	b.n	8001d10 <RCC_AHB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8001cf4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001cf8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001cfc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d00:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d04:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	ea6f 0202 	mvn.w	r2, r2
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 8001d10:	f107 070c 	add.w	r7, r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop

08001d1c <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00c      	beq.n	8001d48 <RCC_AHB3PeriphClockLPModeCmd+0x2c>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001d2e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d32:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d36:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d3e:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	659a      	str	r2, [r3, #88]	; 0x58
 8001d46:	e00d      	b.n	8001d64 <RCC_AHB3PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001d48:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d50:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d54:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d58:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	ea6f 0202 	mvn.w	r2, r2
 8001d60:	400a      	ands	r2, r1
 8001d62:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 8001d64:	f107 070c 	add.w	r7, r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop

08001d70 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d7c:	78fb      	ldrb	r3, [r7, #3]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00c      	beq.n	8001d9c <RCC_APB1PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001d82:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001d86:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001d8a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d8e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001d92:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	661a      	str	r2, [r3, #96]	; 0x60
 8001d9a:	e00d      	b.n	8001db8 <RCC_APB1PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001d9c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001da0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001da4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001da8:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001dac:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	ea6f 0202 	mvn.w	r2, r2
 8001db4:	400a      	ands	r2, r1
 8001db6:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 8001db8:	f107 070c 	add.w	r7, r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop

08001dc4 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	460b      	mov	r3, r1
 8001dce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00c      	beq.n	8001df0 <RCC_APB2PeriphClockLPModeCmd+0x2c>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001dd6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001dda:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001dde:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001de2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001de6:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	430a      	orrs	r2, r1
 8001dec:	665a      	str	r2, [r3, #100]	; 0x64
 8001dee:	e00d      	b.n	8001e0c <RCC_APB2PeriphClockLPModeCmd+0x48>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001df0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001df4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001df8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001dfc:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e00:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	ea6f 0202 	mvn.w	r2, r2
 8001e08:	400a      	ands	r2, r1
 8001e0a:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 8001e0c:	f107 070c 	add.w	r7, r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop

08001e18 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	71fa      	strb	r2, [r7, #7]
 8001e24:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001e26:	79bb      	ldrb	r3, [r7, #6]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00e      	beq.n	8001e4a <RCC_ITConfig+0x32>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001e2c:	f643 030d 	movw	r3, #14349	; 0x380d
 8001e30:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e34:	f643 020d 	movw	r2, #14349	; 0x380d
 8001e38:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e3c:	7812      	ldrb	r2, [r2, #0]
 8001e3e:	b2d1      	uxtb	r1, r2
 8001e40:	79fa      	ldrb	r2, [r7, #7]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	e010      	b.n	8001e6c <RCC_ITConfig+0x54>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8001e4a:	f643 030d 	movw	r3, #14349	; 0x380d
 8001e4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001e52:	f643 020d 	movw	r2, #14349	; 0x380d
 8001e56:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001e5a:	7812      	ldrb	r2, [r2, #0]
 8001e5c:	b2d1      	uxtb	r1, r2
 8001e5e:	79fa      	ldrb	r2, [r7, #7]
 8001e60:	ea6f 0202 	mvn.w	r2, r2
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	400a      	ands	r2, r1
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	701a      	strb	r2, [r3, #0]
  }
}
 8001e6c:	f107 070c 	add.w	r7, r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop

08001e78 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d106      	bne.n	8001eb2 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->CR;
 8001ea4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ea8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	e00f      	b.n	8001ed2 <RCC_GetFlagStatus+0x5a>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d106      	bne.n	8001ec6 <RCC_GetFlagStatus+0x4e>
  {
    statusreg = RCC->BDCR;
 8001eb8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ebc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e005      	b.n	8001ed2 <RCC_GetFlagStatus+0x5a>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001ec6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001eca:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ed0:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <RCC_GetFlagStatus+0x7c>
  {
    bitstatus = SET;
 8001eec:	f04f 0301 	mov.w	r3, #1
 8001ef0:	74fb      	strb	r3, [r7, #19]
 8001ef2:	e002      	b.n	8001efa <RCC_GetFlagStatus+0x82>
  }
  else
  {
    bitstatus = RESET;
 8001ef4:	f04f 0300 	mov.w	r3, #0
 8001ef8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001efa:	7cfb      	ldrb	r3, [r7, #19]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	f107 071c 	add.w	r7, r7, #28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001f0c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001f10:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f14:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f18:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001f1c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001f1e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001f22:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop

08001f2c <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001f3c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001f40:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
 8001f4e:	f04f 0301 	mov.w	r3, #1
 8001f52:	73fb      	strb	r3, [r7, #15]
 8001f54:	e002      	b.n	8001f5c <RCC_GetITStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8001f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f107 0714 	add.w	r7, r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop

08001f6c <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001f76:	f643 030e 	movw	r3, #14350	; 0x380e
 8001f7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001f7e:	79fa      	ldrb	r2, [r7, #7]
 8001f80:	701a      	strb	r2, [r3, #0]
}
 8001f82:	f107 070c 	add.w	r7, r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8001f90:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001f94:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8001f9e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fa2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8001fac:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fb0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8001fba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fbe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8001fc8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001fcc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001fd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fd4:	f2c0 027f 	movt	r2, #127	; 0x7f
 8001fd8:	615a      	str	r2, [r3, #20]
}
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8001fee:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001ff2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8001ff6:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	799b      	ldrb	r3, [r3, #6]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d078      	beq.n	80020f2 <EXTI_Init+0x112>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002000:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002004:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002008:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800200c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002010:	6811      	ldr	r1, [r2, #0]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	ea6f 0202 	mvn.w	r2, r2
 800201a:	400a      	ands	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800201e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002022:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002026:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800202a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800202e:	6851      	ldr	r1, [r2, #4]
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	ea6f 0202 	mvn.w	r2, r2
 8002038:	400a      	ands	r2, r1
 800203a:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	791b      	ldrb	r3, [r3, #4]
 8002040:	68fa      	ldr	r2, [r7, #12]
 8002042:	18d3      	adds	r3, r2, r3
 8002044:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	6811      	ldr	r1, [r2, #0]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6812      	ldr	r2, [r2, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002054:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002058:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800205c:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8002060:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002064:	6891      	ldr	r1, [r2, #8]
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	ea6f 0202 	mvn.w	r2, r2
 800206e:	400a      	ands	r2, r1
 8002070:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002072:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002076:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800207a:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 800207e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002082:	68d1      	ldr	r1, [r2, #12]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	ea6f 0202 	mvn.w	r2, r2
 800208c:	400a      	ands	r2, r1
 800208e:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	795b      	ldrb	r3, [r3, #5]
 8002094:	2b10      	cmp	r3, #16
 8002096:	d11a      	bne.n	80020ce <EXTI_Init+0xee>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8002098:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800209c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80020a0:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80020a4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80020a8:	6891      	ldr	r1, [r2, #8]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80020b2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80020b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80020ba:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 80020be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80020c2:	68d1      	ldr	r1, [r2, #12]
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	60da      	str	r2, [r3, #12]
 80020cc:	e01f      	b.n	800210e <EXTI_Init+0x12e>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80020ce:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80020d2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80020d6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	795b      	ldrb	r3, [r3, #5]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	18d3      	adds	r3, r2, r3
 80020e0:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	6811      	ldr	r1, [r2, #0]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	e00d      	b.n	800210e <EXTI_Init+0x12e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	791b      	ldrb	r3, [r3, #4]
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	18d3      	adds	r3, r2, r3
 80020fa:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	6811      	ldr	r1, [r2, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	ea6f 0202 	mvn.w	r2, r2
 800210a:	400a      	ands	r2, r1
 800210c:	601a      	str	r2, [r3, #0]
  }
}
 800210e:	f107 0714 	add.w	r7, r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f04f 020c 	mov.w	r2, #12
 8002136:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	719a      	strb	r2, [r3, #6]
}
 8002140:	f107 070c 	add.w	r7, r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop

0800214c <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8002154:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002158:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800215c:	f44f 5270 	mov.w	r2, #15360	; 0x3c00
 8002160:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002164:	6911      	ldr	r1, [r2, #16]
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	430a      	orrs	r2, r1
 800216a:	611a      	str	r2, [r3, #16]
}
 800216c:	f107 070c 	add.w	r7, r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop

08002178 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8002186:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800218a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800218e:	695a      	ldr	r2, [r3, #20]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <EXTI_GetFlagStatus+0x28>
  {
    bitstatus = SET;
 8002198:	f04f 0301 	mov.w	r3, #1
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	e002      	b.n	80021a6 <EXTI_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	f107 0714 	add.w	r7, r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80021bc:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80021c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	615a      	str	r2, [r3, #20]
}
 80021c8:	f107 070c 	add.w	r7, r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop

080021d4 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80021dc:	f04f 0300 	mov.w	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80021e2:	f04f 0300 	mov.w	r3, #0
 80021e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80021e8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80021ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4013      	ands	r3, r2
 80021f6:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80021f8:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80021fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d006      	beq.n	8002218 <EXTI_GetITStatus+0x44>
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <EXTI_GetITStatus+0x44>
  {
    bitstatus = SET;
 8002210:	f04f 0301 	mov.w	r3, #1
 8002214:	73fb      	strb	r3, [r7, #15]
 8002216:	e002      	b.n	800221e <EXTI_GetITStatus+0x4a>
  }
  else
  {
    bitstatus = RESET;
 8002218:	f04f 0300 	mov.w	r3, #0
 800221c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800221e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002220:	4618      	mov	r0, r3
 8002222:	f107 0714 	add.w	r7, r7, #20
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8002234:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002238:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	615a      	str	r2, [r3, #20]
}
 8002240:	f107 070c 	add.w	r7, r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop

0800224c <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8002250:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002254:	f04f 0101 	mov.w	r1, #1
 8002258:	f7ff fce2 	bl	8001c20 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 800225c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002260:	f04f 0100 	mov.w	r1, #0
 8002264:	f7ff fcdc 	bl	8001c20 <RCC_APB2PeriphResetCmd>
}
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop

0800226c <SYSCFG_MemoryRemapConfig>:
  *         registers. 
  *        
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8002276:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800227a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800227e:	79fa      	ldrb	r2, [r7, #7]
 8002280:	601a      	str	r2, [r3, #0]
}
 8002282:	f107 070c 	add.w	r7, r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 800228c:	b490      	push	{r4, r7}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	71fa      	strb	r2, [r7, #7]
 8002298:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80022a0:	79bb      	ldrb	r3, [r7, #6]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80022aa:	f04f 020f 	mov.w	r2, #15
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80022b4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80022b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80022bc:	79ba      	ldrb	r2, [r7, #6]
 80022be:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	4610      	mov	r0, r2
 80022c6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80022ca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80022ce:	79b9      	ldrb	r1, [r7, #6]
 80022d0:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80022d4:	b2c9      	uxtb	r1, r1
 80022d6:	f101 0102 	add.w	r1, r1, #2
 80022da:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	ea6f 0202 	mvn.w	r2, r2
 80022e4:	4011      	ands	r1, r2
 80022e6:	f100 0202 	add.w	r2, r0, #2
 80022ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80022ee:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80022f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80022f6:	79ba      	ldrb	r2, [r7, #6]
 80022f8:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	4610      	mov	r0, r2
 8002300:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002304:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002308:	79b9      	ldrb	r1, [r7, #6]
 800230a:	ea4f 0191 	mov.w	r1, r1, lsr #2
 800230e:	b2c9      	uxtb	r1, r1
 8002310:	f101 0102 	add.w	r1, r1, #2
 8002314:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8002318:	79fc      	ldrb	r4, [r7, #7]
 800231a:	79ba      	ldrb	r2, [r7, #6]
 800231c:	f002 0203 	and.w	r2, r2, #3
 8002320:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002324:	fa04 f202 	lsl.w	r2, r4, r2
 8002328:	4311      	orrs	r1, r2
 800232a:	f100 0202 	add.w	r2, r0, #2
 800232e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002332:	f107 0710 	add.w	r7, r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bc90      	pop	{r4, r7}
 800233a:	4770      	bx	lr

0800233c <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8002344:	f04f 03dc 	mov.w	r3, #220	; 0xdc
 8002348:	f2c4 2327 	movt	r3, #16935	; 0x4227
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	601a      	str	r2, [r3, #0]
}
 8002350:	f107 070c 	add.w	r7, r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop

0800235c <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8002366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236a:	f2c4 2327 	movt	r3, #16935	; 0x4227
 800236e:	79fa      	ldrb	r2, [r7, #7]
 8002370:	601a      	str	r2, [r3, #0]
}
 8002372:	f107 070c 	add.w	r7, r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr

0800237c <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8002388:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800238c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <SYSCFG_GetCompensationCellStatus+0x26>
  {
    bitstatus = SET;
 800239a:	f04f 0301 	mov.w	r3, #1
 800239e:	71fb      	strb	r3, [r7, #7]
 80023a0:	e002      	b.n	80023a8 <SYSCFG_GetCompensationCellStatus+0x2c>
  }
  else
  {
    bitstatus = RESET;
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 80023a8:	79fb      	ldrb	r3, [r7, #7]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	f107 070c 	add.w	r7, r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop

080023b8 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d10c      	bne.n	80023e8 <GPIO_DeInit+0x30>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80023ce:	f04f 0001 	mov.w	r0, #1
 80023d2:	f04f 0101 	mov.w	r1, #1
 80023d6:	f7ff fb7b 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80023da:	f04f 0001 	mov.w	r0, #1
 80023de:	f04f 0100 	mov.w	r1, #0
 80023e2:	f7ff fb75 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 80023e6:	e09e      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOB)
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d10c      	bne.n	8002410 <GPIO_DeInit+0x58>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80023f6:	f04f 0002 	mov.w	r0, #2
 80023fa:	f04f 0101 	mov.w	r1, #1
 80023fe:	f7ff fb67 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8002402:	f04f 0002 	mov.w	r0, #2
 8002406:	f04f 0100 	mov.w	r1, #0
 800240a:	f7ff fb61 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 800240e:	e08a      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOC)
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002416:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800241a:	429a      	cmp	r2, r3
 800241c:	d10c      	bne.n	8002438 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800241e:	f04f 0004 	mov.w	r0, #4
 8002422:	f04f 0101 	mov.w	r1, #1
 8002426:	f7ff fb53 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800242a:	f04f 0004 	mov.w	r0, #4
 800242e:	f04f 0100 	mov.w	r1, #0
 8002432:	f7ff fb4d 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 8002436:	e076      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOD)
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800243e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002442:	429a      	cmp	r2, r3
 8002444:	d10c      	bne.n	8002460 <GPIO_DeInit+0xa8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002446:	f04f 0008 	mov.w	r0, #8
 800244a:	f04f 0101 	mov.w	r1, #1
 800244e:	f7ff fb3f 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8002452:	f04f 0008 	mov.w	r0, #8
 8002456:	f04f 0100 	mov.w	r1, #0
 800245a:	f7ff fb39 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 800245e:	e062      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOE)
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002466:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800246a:	429a      	cmp	r2, r3
 800246c:	d10c      	bne.n	8002488 <GPIO_DeInit+0xd0>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 800246e:	f04f 0010 	mov.w	r0, #16
 8002472:	f04f 0101 	mov.w	r1, #1
 8002476:	f7ff fb2b 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 800247a:	f04f 0010 	mov.w	r0, #16
 800247e:	f04f 0100 	mov.w	r1, #0
 8002482:	f7ff fb25 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 8002486:	e04e      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOF)
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800248e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8002492:	429a      	cmp	r2, r3
 8002494:	d10c      	bne.n	80024b0 <GPIO_DeInit+0xf8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8002496:	f04f 0020 	mov.w	r0, #32
 800249a:	f04f 0101 	mov.w	r1, #1
 800249e:	f7ff fb17 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80024a2:	f04f 0020 	mov.w	r0, #32
 80024a6:	f04f 0100 	mov.w	r1, #0
 80024aa:	f7ff fb11 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 80024ae:	e03a      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOG)
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80024b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d10c      	bne.n	80024d8 <GPIO_DeInit+0x120>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80024be:	f04f 0040 	mov.w	r0, #64	; 0x40
 80024c2:	f04f 0101 	mov.w	r1, #1
 80024c6:	f7ff fb03 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80024ca:	f04f 0040 	mov.w	r0, #64	; 0x40
 80024ce:	f04f 0100 	mov.w	r1, #0
 80024d2:	f7ff fafd 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 80024d6:	e026      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else if (GPIOx == GPIOH)
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80024de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d10c      	bne.n	8002500 <GPIO_DeInit+0x148>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80024e6:	f04f 0080 	mov.w	r0, #128	; 0x80
 80024ea:	f04f 0101 	mov.w	r1, #1
 80024ee:	f7ff faef 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80024f2:	f04f 0080 	mov.w	r0, #128	; 0x80
 80024f6:	f04f 0100 	mov.w	r1, #0
 80024fa:	f7ff fae9 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
 80024fe:	e012      	b.n	8002526 <GPIO_DeInit+0x16e>
  }
  else
  {
    if (GPIOx == GPIOI)
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002506:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800250a:	429a      	cmp	r2, r3
 800250c:	d10b      	bne.n	8002526 <GPIO_DeInit+0x16e>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 800250e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002512:	f04f 0101 	mov.w	r1, #1
 8002516:	f7ff fadb 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800251a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800251e:	f04f 0100 	mov.w	r1, #0
 8002522:	f7ff fad5 	bl	8001ad0 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8002526:	f107 0708 	add.w	r7, r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop

08002530 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002530:	b480      	push	{r7}
 8002532:	b087      	sub	sp, #28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	f04f 0300 	mov.w	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e086      	b.n	8002662 <GPIO_Init+0x132>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	f04f 0201 	mov.w	r2, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4013      	ands	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	429a      	cmp	r2, r3
 8002570:	d173      	bne.n	800265a <GPIO_Init+0x12a>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800257c:	f04f 0103 	mov.w	r1, #3
 8002580:	fa01 f303 	lsl.w	r3, r1, r3
 8002584:	ea6f 0303 	mvn.w	r3, r3
 8002588:	401a      	ands	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	791b      	ldrb	r3, [r3, #4]
 8002596:	4619      	mov	r1, r3
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	431a      	orrs	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	791b      	ldrb	r3, [r3, #4]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d003      	beq.n	80025b8 <GPIO_Init+0x88>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	791b      	ldrb	r3, [r3, #4]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d134      	bne.n	8002622 <GPIO_Init+0xf2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025c2:	f04f 0103 	mov.w	r1, #3
 80025c6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ca:	ea6f 0303 	mvn.w	r3, r3
 80025ce:	401a      	ands	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689a      	ldr	r2, [r3, #8]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	795b      	ldrb	r3, [r3, #5]
 80025dc:	4619      	mov	r1, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	f04f 0101 	mov.w	r1, #1
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	ea6f 0303 	mvn.w	r3, r3
 8002602:	401a      	ands	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	799b      	ldrb	r3, [r3, #6]
 8002610:	4619      	mov	r1, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	b29b      	uxth	r3, r3
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	b29b      	uxth	r3, r3
 800261c:	431a      	orrs	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	b29b      	uxth	r3, r3
 800262a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800262e:	f04f 0103 	mov.w	r1, #3
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	ea6f 0303 	mvn.w	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	79db      	ldrb	r3, [r3, #7]
 8002648:	4619      	mov	r1, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002650:	fa01 f303 	lsl.w	r3, r1, r3
 8002654:	431a      	orrs	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f103 0301 	add.w	r3, r3, #1
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2b0f      	cmp	r3, #15
 8002666:	f67f af75 	bls.w	8002554 <GPIO_Init+0x24>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800266a:	f107 071c 	add.w	r7, r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002682:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	71da      	strb	r2, [r3, #7]
}
 80026a4:	f107 070c 	add.w	r7, r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop

080026b0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 80026bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80026c2:	887a      	ldrh	r2, [r7, #2]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80026d0:	887a      	ldrh	r2, [r7, #2]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	60fb      	str	r3, [r7, #12]
}
 80026e8:	f107 0714 	add.w	r7, r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop

080026f4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	460b      	mov	r3, r1
 80026fe:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002700:	f04f 0300 	mov.w	r3, #0
 8002704:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691a      	ldr	r2, [r3, #16]
 800270a:	887b      	ldrh	r3, [r7, #2]
 800270c:	4013      	ands	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8002712:	f04f 0301 	mov.w	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
 8002718:	e002      	b.n	8002720 <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	f107 0714 	add.w	r7, r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop

08002730 <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	b29b      	uxth	r3, r3
}
 800273e:	4618      	mov	r0, r3
 8002740:	f107 070c 	add.w	r7, r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop

0800274c <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	460b      	mov	r3, r1
 8002756:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8002758:	f04f 0300 	mov.w	r3, #0
 800275c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695a      	ldr	r2, [r3, #20]
 8002762:	887b      	ldrh	r3, [r7, #2]
 8002764:	4013      	ands	r3, r2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 800276a:	f04f 0301 	mov.w	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e002      	b.n	8002778 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002778:	7bfb      	ldrb	r3, [r7, #15]
}
 800277a:	4618      	mov	r0, r3
 800277c:	f107 0714 	add.w	r7, r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop

08002788 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	b29b      	uxth	r3, r3
}
 8002796:	4618      	mov	r0, r3
 8002798:	f107 070c 	add.w	r7, r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop

080027a4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	887a      	ldrh	r2, [r7, #2]
 80027b4:	831a      	strh	r2, [r3, #24]
}
 80027b6:	f107 070c 	add.w	r7, r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr

080027c0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	887a      	ldrh	r2, [r7, #2]
 80027d0:	835a      	strh	r2, [r3, #26]
}
 80027d2:	f107 070c 	add.w	r7, r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	460a      	mov	r2, r1
 80027e8:	807a      	strh	r2, [r7, #2]
 80027ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 80027ec:	787b      	ldrb	r3, [r7, #1]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	887a      	ldrh	r2, [r7, #2]
 80027f6:	831a      	strh	r2, [r3, #24]
 80027f8:	e002      	b.n	8002800 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	887a      	ldrh	r2, [r7, #2]
 80027fe:	835a      	strh	r2, [r3, #26]
  }
}
 8002800:	f107 070c 	add.w	r7, r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop

0800280c <GPIO_Write>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002818:	887a      	ldrh	r2, [r7, #2]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	615a      	str	r2, [r3, #20]
}
 800281e:	f107 070c 	add.w	r7, r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr

08002828 <GPIO_ToggleBits>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	695a      	ldr	r2, [r3, #20]
 8002838:	887b      	ldrh	r3, [r7, #2]
 800283a:	405a      	eors	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	615a      	str	r2, [r3, #20]
}
 8002840:	f107 070c 	add.w	r7, r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	bc80      	pop	{r7}
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop

0800284c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	460a      	mov	r2, r1
 8002858:	807a      	strh	r2, [r7, #2]
 800285a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800285c:	f04f 0300 	mov.w	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8002862:	f04f 0300 	mov.w	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002868:	787a      	ldrb	r2, [r7, #1]
 800286a:	887b      	ldrh	r3, [r7, #2]
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800287a:	887b      	ldrh	r3, [r7, #2]
 800287c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8002880:	b29b      	uxth	r3, r3
 8002882:	461a      	mov	r2, r3
 8002884:	887b      	ldrh	r3, [r7, #2]
 8002886:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800288a:	b29b      	uxth	r3, r3
 800288c:	4619      	mov	r1, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f101 0108 	add.w	r1, r1, #8
 8002894:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002898:	887b      	ldrh	r3, [r7, #2]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80028a2:	f04f 000f 	mov.w	r0, #15
 80028a6:	fa00 f303 	lsl.w	r3, r0, r3
 80028aa:	ea6f 0303 	mvn.w	r3, r3
 80028ae:	4019      	ands	r1, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f102 0208 	add.w	r2, r2, #8
 80028b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80028ba:	887b      	ldrh	r3, [r7, #2]
 80028bc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	461a      	mov	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f102 0208 	add.w	r2, r2, #8
 80028ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80028d4:	887b      	ldrh	r3, [r7, #2]
 80028d6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80028da:	b29b      	uxth	r3, r3
 80028dc:	461a      	mov	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f102 0208 	add.w	r2, r2, #8
 80028e4:	68b9      	ldr	r1, [r7, #8]
 80028e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80028ea:	f107 0714 	add.w	r7, r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc80      	pop	{r7}
 80028f2:	4770      	bx	lr

080028f4 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	f04f 0300 	mov.w	r3, #0
 8002902:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002906:	429a      	cmp	r2, r3
 8002908:	d10c      	bne.n	8002924 <TIM_DeInit+0x30>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 800290a:	f04f 0001 	mov.w	r0, #1
 800290e:	f04f 0101 	mov.w	r1, #1
 8002912:	f7ff f985 	bl	8001c20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002916:	f04f 0001 	mov.w	r0, #1
 800291a:	f04f 0100 	mov.w	r1, #0
 800291e:	f7ff f97f 	bl	8001c20 <RCC_APB2PeriphResetCmd>
 8002922:	e0ff      	b.n	8002b24 <TIM_DeInit+0x230>
  } 
  else if (TIMx == TIM2) 
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800292a:	d10c      	bne.n	8002946 <TIM_DeInit+0x52>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800292c:	f04f 0001 	mov.w	r0, #1
 8002930:	f04f 0101 	mov.w	r1, #1
 8002934:	f7ff f94a 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002938:	f04f 0001 	mov.w	r0, #1
 800293c:	f04f 0100 	mov.w	r1, #0
 8002940:	f7ff f944 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 8002944:	e0ee      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM3)
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800294c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002950:	429a      	cmp	r2, r3
 8002952:	d10c      	bne.n	800296e <TIM_DeInit+0x7a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002954:	f04f 0002 	mov.w	r0, #2
 8002958:	f04f 0101 	mov.w	r1, #1
 800295c:	f7ff f936 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002960:	f04f 0002 	mov.w	r0, #2
 8002964:	f04f 0100 	mov.w	r1, #0
 8002968:	f7ff f930 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 800296c:	e0da      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM4)
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002974:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002978:	429a      	cmp	r2, r3
 800297a:	d10c      	bne.n	8002996 <TIM_DeInit+0xa2>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800297c:	f04f 0004 	mov.w	r0, #4
 8002980:	f04f 0101 	mov.w	r1, #1
 8002984:	f7ff f922 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8002988:	f04f 0004 	mov.w	r0, #4
 800298c:	f04f 0100 	mov.w	r1, #0
 8002990:	f7ff f91c 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 8002994:	e0c6      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM5)
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800299c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d10c      	bne.n	80029be <TIM_DeInit+0xca>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80029a4:	f04f 0008 	mov.w	r0, #8
 80029a8:	f04f 0101 	mov.w	r1, #1
 80029ac:	f7ff f90e 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80029b0:	f04f 0008 	mov.w	r0, #8
 80029b4:	f04f 0100 	mov.w	r1, #0
 80029b8:	f7ff f908 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 80029bc:	e0b2      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM6)  
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d10c      	bne.n	80029e6 <TIM_DeInit+0xf2>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80029cc:	f04f 0010 	mov.w	r0, #16
 80029d0:	f04f 0101 	mov.w	r1, #1
 80029d4:	f7ff f8fa 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80029d8:	f04f 0010 	mov.w	r0, #16
 80029dc:	f04f 0100 	mov.w	r1, #0
 80029e0:	f7ff f8f4 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 80029e4:	e09e      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM7)
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d10c      	bne.n	8002a0e <TIM_DeInit+0x11a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 80029f4:	f04f 0020 	mov.w	r0, #32
 80029f8:	f04f 0101 	mov.w	r1, #1
 80029fc:	f7ff f8e6 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002a00:	f04f 0020 	mov.w	r0, #32
 8002a04:	f04f 0100 	mov.w	r1, #0
 8002a08:	f7ff f8e0 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 8002a0c:	e08a      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM8)
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d10c      	bne.n	8002a36 <TIM_DeInit+0x142>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8002a1c:	f04f 0002 	mov.w	r0, #2
 8002a20:	f04f 0101 	mov.w	r1, #1
 8002a24:	f7ff f8fc 	bl	8001c20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002a28:	f04f 0002 	mov.w	r0, #2
 8002a2c:	f04f 0100 	mov.w	r1, #0
 8002a30:	f7ff f8f6 	bl	8001c20 <RCC_APB2PeriphResetCmd>
 8002a34:	e076      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM9)
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d10c      	bne.n	8002a5e <TIM_DeInit+0x16a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002a44:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002a48:	f04f 0101 	mov.w	r1, #1
 8002a4c:	f7ff f8e8 	bl	8001c20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8002a50:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002a54:	f04f 0100 	mov.w	r1, #0
 8002a58:	f7ff f8e2 	bl	8001c20 <RCC_APB2PeriphResetCmd>
 8002a5c:	e062      	b.n	8002b24 <TIM_DeInit+0x230>
   }  
  else if (TIMx == TIM10)
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8002a64:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d10c      	bne.n	8002a86 <TIM_DeInit+0x192>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002a6c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a70:	f04f 0101 	mov.w	r1, #1
 8002a74:	f7ff f8d4 	bl	8001c20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8002a78:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a7c:	f04f 0100 	mov.w	r1, #0
 8002a80:	f7ff f8ce 	bl	8001c20 <RCC_APB2PeriphResetCmd>
 8002a84:	e04e      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM11) 
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8002a8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d10c      	bne.n	8002aae <TIM_DeInit+0x1ba>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002a94:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002a98:	f04f 0101 	mov.w	r1, #1
 8002a9c:	f7ff f8c0 	bl	8001c20 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8002aa0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002aa4:	f04f 0100 	mov.w	r1, #0
 8002aa8:	f7ff f8ba 	bl	8001c20 <RCC_APB2PeriphResetCmd>
 8002aac:	e03a      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM12)
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002ab4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d10c      	bne.n	8002ad6 <TIM_DeInit+0x1e2>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8002abc:	f04f 0040 	mov.w	r0, #64	; 0x40
 8002ac0:	f04f 0101 	mov.w	r1, #1
 8002ac4:	f7ff f882 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8002ac8:	f04f 0040 	mov.w	r0, #64	; 0x40
 8002acc:	f04f 0100 	mov.w	r1, #0
 8002ad0:	f7ff f87c 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 8002ad4:	e026      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else if (TIMx == TIM13) 
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002adc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d10c      	bne.n	8002afe <TIM_DeInit+0x20a>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8002ae4:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002ae8:	f04f 0101 	mov.w	r1, #1
 8002aec:	f7ff f86e 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002af0:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002af4:	f04f 0100 	mov.w	r1, #0
 8002af8:	f7ff f868 	bl	8001bcc <RCC_APB1PeriphResetCmd>
 8002afc:	e012      	b.n	8002b24 <TIM_DeInit+0x230>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b04:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d10b      	bne.n	8002b24 <TIM_DeInit+0x230>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002b0c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b10:	f04f 0101 	mov.w	r1, #1
 8002b14:	f7ff f85a 	bl	8001bcc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8002b18:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b1c:	f04f 0100 	mov.w	r1, #0
 8002b20:	f7ff f854 	bl	8001bcc <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8002b24:	f107 0708 	add.w	r7, r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d01f      	beq.n	8002b90 <TIM_TimeBaseInit+0x64>
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b56:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d018      	beq.n	8002b90 <TIM_TimeBaseInit+0x64>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b64:	d014      	beq.n	8002b90 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b6c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d00d      	beq.n	8002b90 <TIM_TimeBaseInit+0x64>
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d006      	beq.n	8002b90 <TIM_TimeBaseInit+0x64>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b88:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d108      	bne.n	8002ba2 <TIM_TimeBaseInit+0x76>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002b90:	89fb      	ldrh	r3, [r7, #14]
 8002b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b96:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	885a      	ldrh	r2, [r3, #2]
 8002b9c:	89fb      	ldrh	r3, [r7, #14]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ba8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d00f      	beq.n	8002bd0 <TIM_TimeBaseInit+0xa4>
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002bb6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d008      	beq.n	8002bd0 <TIM_TimeBaseInit+0xa4>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002bbe:	89fb      	ldrh	r3, [r7, #14]
 8002bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bc4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	891a      	ldrh	r2, [r3, #8]
 8002bca:	89fb      	ldrh	r3, [r7, #14]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	89fa      	ldrh	r2, [r7, #14]
 8002bd4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685a      	ldr	r2, [r3, #4]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	881a      	ldrh	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	f04f 0300 	mov.w	r3, #0
 8002bec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d006      	beq.n	8002c02 <TIM_TimeBaseInit+0xd6>
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bfa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d104      	bne.n	8002c0c <TIM_TimeBaseInit+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	7a9b      	ldrb	r3, [r3, #10]
 8002c06:	461a      	mov	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f04f 0201 	mov.w	r2, #1
 8002c12:	829a      	strh	r2, [r3, #20]
}
 8002c14:	f107 0714 	add.w	r7, r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002c2e:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f04f 0200 	mov.w	r2, #0
 8002c36:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	729a      	strb	r2, [r3, #10]
}
 8002c50:	f107 070c 	add.w	r7, r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop

08002c5c <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	460a      	mov	r2, r1
 8002c68:	807a      	strh	r2, [r7, #2]
 8002c6a:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	887a      	ldrh	r2, [r7, #2]
 8002c70:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	883a      	ldrh	r2, [r7, #0]
 8002c76:	829a      	strh	r2, [r3, #20]
}
 8002c78:	f107 070c 	add.w	r7, r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop

08002c84 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8002c90:	f04f 0300 	mov.w	r3, #0
 8002c94:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c9c:	89fb      	ldrh	r3, [r7, #14]
 8002c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ca2:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8002ca4:	89fa      	ldrh	r2, [r7, #14]
 8002ca6:	887b      	ldrh	r3, [r7, #2]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	89fa      	ldrh	r2, [r7, #14]
 8002cb0:	801a      	strh	r2, [r3, #0]
}
 8002cb2:	f107 0714 	add.w	r7, r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr

08002cbc <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ccc:	f107 070c 	add.w	r7, r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop

08002cd8 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002ce8:	f107 070c 	add.w	r7, r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop

08002cf4 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	f107 070c 	add.w	r7, r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr

08002d0c <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d18:	b29b      	uxth	r3, r3
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f107 070c 	add.w	r7, r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop

08002d28 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002d34:	78fb      	ldrb	r3, [r7, #3]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d008      	beq.n	8002d4c <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	f043 0302 	orr.w	r3, r3, #2
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	801a      	strh	r2, [r3, #0]
 8002d4a:	e007      	b.n	8002d5c <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	f023 0302 	bic.w	r3, r3, #2
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	801a      	strh	r2, [r3, #0]
  }
}
 8002d5c:	f107 070c 	add.w	r7, r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop

08002d68 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002d74:	887b      	ldrh	r3, [r7, #2]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d008      	beq.n	8002d8c <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	f043 0304 	orr.w	r3, r3, #4
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	801a      	strh	r2, [r3, #0]
 8002d8a:	e007      	b.n	8002d9c <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	f023 0304 	bic.w	r3, r3, #4
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	801a      	strh	r2, [r3, #0]
  }
}
 8002d9c:	f107 070c 	add.w	r7, r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop

08002da8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	801a      	strh	r2, [r3, #0]
 8002dca:	e007      	b.n	8002ddc <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	801a      	strh	r2, [r3, #0]
  }
}
 8002ddc:	f107 070c 	add.w	r7, r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop

08002de8 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	460b      	mov	r3, r1
 8002df2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	881b      	ldrh	r3, [r3, #0]
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f023 0308 	bic.w	r3, r3, #8
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	887b      	ldrh	r3, [r7, #2]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	801a      	strh	r2, [r3, #0]
}
 8002e14:	f107 070c 	add.w	r7, r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop

08002e20 <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	887b      	ldrh	r3, [r7, #2]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	801a      	strh	r2, [r3, #0]
}
 8002e4c:	f107 070c 	add.w	r7, r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop

08002e58 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d008      	beq.n	8002e7c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	801a      	strh	r2, [r3, #0]
 8002e7a:	e007      	b.n	8002e8c <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	801a      	strh	r2, [r3, #0]
  }
}
 8002e8c:	f107 070c 	add.w	r7, r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop

08002e98 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	817b      	strh	r3, [r7, #10]
 8002ea8:	f04f 0300 	mov.w	r3, #0
 8002eac:	81fb      	strh	r3, [r7, #14]
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	8c1b      	ldrh	r3, [r3, #32]
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	f023 0301 	bic.w	r3, r3, #1
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	8c1b      	ldrh	r3, [r3, #32]
 8002ec8:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	889b      	ldrh	r3, [r3, #4]
 8002ece:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	8b1b      	ldrh	r3, [r3, #24]
 8002ed4:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8002ed6:	897b      	ldrh	r3, [r7, #10]
 8002ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002edc:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002ede:	897b      	ldrh	r3, [r7, #10]
 8002ee0:	f023 0303 	bic.w	r3, r3, #3
 8002ee4:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	881a      	ldrh	r2, [r3, #0]
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002ef0:	89fb      	ldrh	r3, [r7, #14]
 8002ef2:	f023 0302 	bic.w	r3, r3, #2
 8002ef6:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	899a      	ldrh	r2, [r3, #12]
 8002efc:	89fb      	ldrh	r3, [r7, #14]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	885a      	ldrh	r2, [r3, #2]
 8002f06:	89fb      	ldrh	r3, [r7, #14]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	f04f 0300 	mov.w	r3, #0
 8002f12:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d006      	beq.n	8002f28 <TIM_OC1Init+0x90>
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f20:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d123      	bne.n	8002f70 <TIM_OC1Init+0xd8>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002f28:	89fb      	ldrh	r3, [r7, #14]
 8002f2a:	f023 0308 	bic.w	r3, r3, #8
 8002f2e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	89da      	ldrh	r2, [r3, #14]
 8002f34:	89fb      	ldrh	r3, [r7, #14]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002f3a:	89fb      	ldrh	r3, [r7, #14]
 8002f3c:	f023 0304 	bic.w	r3, r3, #4
 8002f40:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	889a      	ldrh	r2, [r3, #4]
 8002f46:	89fb      	ldrh	r3, [r7, #14]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8002f4c:	89bb      	ldrh	r3, [r7, #12]
 8002f4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f52:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8002f54:	89bb      	ldrh	r3, [r7, #12]
 8002f56:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f5a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	8a1a      	ldrh	r2, [r3, #16]
 8002f60:	89bb      	ldrh	r3, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	8a5a      	ldrh	r2, [r3, #18]
 8002f6a:	89bb      	ldrh	r3, [r7, #12]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	89ba      	ldrh	r2, [r7, #12]
 8002f74:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	897a      	ldrh	r2, [r7, #10]
 8002f7a:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	89fa      	ldrh	r2, [r7, #14]
 8002f88:	841a      	strh	r2, [r3, #32]
}
 8002f8a:	f107 0714 	add.w	r7, r7, #20
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002f9e:	f04f 0300 	mov.w	r3, #0
 8002fa2:	817b      	strh	r3, [r7, #10]
 8002fa4:	f04f 0300 	mov.w	r3, #0
 8002fa8:	81fb      	strh	r3, [r7, #14]
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	8c1b      	ldrh	r3, [r3, #32]
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	f023 0310 	bic.w	r3, r3, #16
 8002fba:	b29a      	uxth	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	8c1b      	ldrh	r3, [r3, #32]
 8002fc4:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	889b      	ldrh	r3, [r3, #4]
 8002fca:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	8b1b      	ldrh	r3, [r3, #24]
 8002fd0:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8002fd2:	897b      	ldrh	r3, [r7, #10]
 8002fd4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fd8:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002fda:	897b      	ldrh	r3, [r7, #10]
 8002fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fe0:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	897b      	ldrh	r3, [r7, #10]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8002ff2:	89fb      	ldrh	r3, [r7, #14]
 8002ff4:	f023 0320 	bic.w	r3, r3, #32
 8002ff8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	899b      	ldrh	r3, [r3, #12]
 8002ffe:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003002:	b29a      	uxth	r2, r3
 8003004:	89fb      	ldrh	r3, [r7, #14]
 8003006:	4313      	orrs	r3, r2
 8003008:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	885b      	ldrh	r3, [r3, #2]
 800300e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003012:	b29a      	uxth	r2, r3
 8003014:	89fb      	ldrh	r3, [r7, #14]
 8003016:	4313      	orrs	r3, r2
 8003018:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	f04f 0300 	mov.w	r3, #0
 8003020:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003024:	429a      	cmp	r2, r3
 8003026:	d006      	beq.n	8003036 <TIM_OC2Init+0xa2>
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800302e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003032:	429a      	cmp	r2, r3
 8003034:	d12f      	bne.n	8003096 <TIM_OC2Init+0x102>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8003036:	89fb      	ldrh	r3, [r7, #14]
 8003038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800303c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	89db      	ldrh	r3, [r3, #14]
 8003042:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003046:	b29a      	uxth	r2, r3
 8003048:	89fb      	ldrh	r3, [r7, #14]
 800304a:	4313      	orrs	r3, r2
 800304c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800304e:	89fb      	ldrh	r3, [r7, #14]
 8003050:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003054:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	889b      	ldrh	r3, [r3, #4]
 800305a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800305e:	b29a      	uxth	r2, r3
 8003060:	89fb      	ldrh	r3, [r7, #14]
 8003062:	4313      	orrs	r3, r2
 8003064:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8003066:	89bb      	ldrh	r3, [r7, #12]
 8003068:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800306c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800306e:	89bb      	ldrh	r3, [r7, #12]
 8003070:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003074:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	8a1b      	ldrh	r3, [r3, #16]
 800307a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800307e:	b29a      	uxth	r2, r3
 8003080:	89bb      	ldrh	r3, [r7, #12]
 8003082:	4313      	orrs	r3, r2
 8003084:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	8a5b      	ldrh	r3, [r3, #18]
 800308a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800308e:	b29a      	uxth	r2, r3
 8003090:	89bb      	ldrh	r3, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	89ba      	ldrh	r2, [r7, #12]
 800309a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	897a      	ldrh	r2, [r7, #10]
 80030a0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	89fa      	ldrh	r2, [r7, #14]
 80030ae:	841a      	strh	r2, [r3, #32]
}
 80030b0:	f107 0714 	add.w	r7, r7, #20
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bc80      	pop	{r7}
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop

080030bc <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	817b      	strh	r3, [r7, #10]
 80030cc:	f04f 0300 	mov.w	r3, #0
 80030d0:	81fb      	strh	r3, [r7, #14]
 80030d2:	f04f 0300 	mov.w	r3, #0
 80030d6:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	8c1b      	ldrh	r3, [r3, #32]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	8c1b      	ldrh	r3, [r3, #32]
 80030ec:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	889b      	ldrh	r3, [r3, #4]
 80030f2:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	8b9b      	ldrh	r3, [r3, #28]
 80030f8:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80030fa:	897b      	ldrh	r3, [r7, #10]
 80030fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003100:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8003102:	897b      	ldrh	r3, [r7, #10]
 8003104:	f023 0303 	bic.w	r3, r3, #3
 8003108:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	881a      	ldrh	r2, [r3, #0]
 800310e:	897b      	ldrh	r3, [r7, #10]
 8003110:	4313      	orrs	r3, r2
 8003112:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8003114:	89fb      	ldrh	r3, [r7, #14]
 8003116:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800311a:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	899b      	ldrh	r3, [r3, #12]
 8003120:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003124:	b29a      	uxth	r2, r3
 8003126:	89fb      	ldrh	r3, [r7, #14]
 8003128:	4313      	orrs	r3, r2
 800312a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	885b      	ldrh	r3, [r3, #2]
 8003130:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003134:	b29a      	uxth	r2, r3
 8003136:	89fb      	ldrh	r3, [r7, #14]
 8003138:	4313      	orrs	r3, r2
 800313a:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003146:	429a      	cmp	r2, r3
 8003148:	d006      	beq.n	8003158 <TIM_OC3Init+0x9c>
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003150:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003154:	429a      	cmp	r2, r3
 8003156:	d12f      	bne.n	80031b8 <TIM_OC3Init+0xfc>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8003158:	89fb      	ldrh	r3, [r7, #14]
 800315a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800315e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	89db      	ldrh	r3, [r3, #14]
 8003164:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003168:	b29a      	uxth	r2, r3
 800316a:	89fb      	ldrh	r3, [r7, #14]
 800316c:	4313      	orrs	r3, r2
 800316e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8003170:	89fb      	ldrh	r3, [r7, #14]
 8003172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003176:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	889b      	ldrh	r3, [r3, #4]
 800317c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003180:	b29a      	uxth	r2, r3
 8003182:	89fb      	ldrh	r3, [r7, #14]
 8003184:	4313      	orrs	r3, r2
 8003186:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8003188:	89bb      	ldrh	r3, [r7, #12]
 800318a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800318e:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8003190:	89bb      	ldrh	r3, [r7, #12]
 8003192:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003196:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	8a1b      	ldrh	r3, [r3, #16]
 800319c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	89bb      	ldrh	r3, [r7, #12]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	8a5b      	ldrh	r3, [r3, #18]
 80031ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	89bb      	ldrh	r3, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	89ba      	ldrh	r2, [r7, #12]
 80031bc:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	897a      	ldrh	r2, [r7, #10]
 80031c2:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	89fa      	ldrh	r2, [r7, #14]
 80031d0:	841a      	strh	r2, [r3, #32]
}
 80031d2:	f107 0714 	add.w	r7, r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr

080031dc <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	81bb      	strh	r3, [r7, #12]
 80031ec:	f04f 0300 	mov.w	r3, #0
 80031f0:	817b      	strh	r3, [r7, #10]
 80031f2:	f04f 0300 	mov.w	r3, #0
 80031f6:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	8c1b      	ldrh	r3, [r3, #32]
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003202:	b29a      	uxth	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	8c1b      	ldrh	r3, [r3, #32]
 800320c:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	889b      	ldrh	r3, [r3, #4]
 8003212:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	8b9b      	ldrh	r3, [r3, #28]
 8003218:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800321a:	89bb      	ldrh	r3, [r7, #12]
 800321c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003220:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8003222:	89bb      	ldrh	r3, [r7, #12]
 8003224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003228:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003232:	b29a      	uxth	r2, r3
 8003234:	89bb      	ldrh	r3, [r7, #12]
 8003236:	4313      	orrs	r3, r2
 8003238:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800323a:	897b      	ldrh	r3, [r7, #10]
 800323c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003240:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	899b      	ldrh	r3, [r3, #12]
 8003246:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800324a:	b29a      	uxth	r2, r3
 800324c:	897b      	ldrh	r3, [r7, #10]
 800324e:	4313      	orrs	r3, r2
 8003250:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	885b      	ldrh	r3, [r3, #2]
 8003256:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800325a:	b29a      	uxth	r2, r3
 800325c:	897b      	ldrh	r3, [r7, #10]
 800325e:	4313      	orrs	r3, r2
 8003260:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800326c:	429a      	cmp	r2, r3
 800326e:	d006      	beq.n	800327e <TIM_OC4Init+0xa2>
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003276:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800327a:	429a      	cmp	r2, r3
 800327c:	d10b      	bne.n	8003296 <TIM_OC4Init+0xba>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800327e:	89fb      	ldrh	r3, [r7, #14]
 8003280:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003284:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	8a1b      	ldrh	r3, [r3, #16]
 800328a:	ea4f 1383 	mov.w	r3, r3, lsl #6
 800328e:	b29a      	uxth	r2, r3
 8003290:	89fb      	ldrh	r3, [r7, #14]
 8003292:	4313      	orrs	r3, r2
 8003294:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	89fa      	ldrh	r2, [r7, #14]
 800329a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	89ba      	ldrh	r2, [r7, #12]
 80032a0:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	897a      	ldrh	r2, [r7, #10]
 80032ae:	841a      	strh	r2, [r3, #32]
}
 80032b0:	f107 0714 	add.w	r7, r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop

080032bc <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f04f 0200 	mov.w	r2, #0
 80032d2:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f04f 0200 	mov.w	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f04f 0200 	mov.w	r2, #0
 80032ea:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f04f 0200 	mov.w	r2, #0
 80032f2:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f04f 0200 	mov.w	r2, #0
 8003302:	825a      	strh	r2, [r3, #18]
}
 8003304:	f107 070c 	add.w	r7, r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	bc80      	pop	{r7}
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	4613      	mov	r3, r2
 800331a:	460a      	mov	r2, r1
 800331c:	807a      	strh	r2, [r7, #2]
 800331e:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8003320:	f04f 0300 	mov.w	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f103 0318 	add.w	r3, r3, #24
 8003336:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8003338:	887b      	ldrh	r3, [r7, #2]
 800333a:	f04f 0201 	mov.w	r2, #1
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	8c1b      	ldrh	r3, [r3, #32]
 8003348:	b29a      	uxth	r2, r3
 800334a:	897b      	ldrh	r3, [r7, #10]
 800334c:	ea6f 0303 	mvn.w	r3, r3
 8003350:	b29b      	uxth	r3, r3
 8003352:	4013      	ands	r3, r2
 8003354:	b29a      	uxth	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800335a:	887b      	ldrh	r3, [r7, #2]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <TIM_SelectOCxM+0x56>
 8003360:	887b      	ldrh	r3, [r7, #2]
 8003362:	2b08      	cmp	r3, #8
 8003364:	d114      	bne.n	8003390 <TIM_SelectOCxM+0x80>
  {
    tmp += (TIM_Channel>>1);
 8003366:	887b      	ldrh	r3, [r7, #2]
 8003368:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800336c:	b29b      	uxth	r3, r3
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	18d3      	adds	r3, r2, r3
 8003372:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6819      	ldr	r1, [r3, #0]
 800337a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800337e:	400b      	ands	r3, r1
 8003380:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	6811      	ldr	r1, [r2, #0]
 8003388:	883a      	ldrh	r2, [r7, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	601a      	str	r2, [r3, #0]
 800338e:	e019      	b.n	80033c4 <TIM_SelectOCxM+0xb4>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8003390:	887b      	ldrh	r3, [r7, #2]
 8003392:	f1a3 0304 	sub.w	r3, r3, #4
 8003396:	b29b      	uxth	r3, r3
 8003398:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800339c:	b29b      	uxth	r3, r3
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	18d3      	adds	r3, r2, r3
 80033a2:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80033ae:	400b      	ands	r3, r1
 80033b0:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	6811      	ldr	r1, [r2, #0]
 80033b8:	883a      	ldrh	r2, [r7, #0]
 80033ba:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80033be:	b292      	uxth	r2, r2
 80033c0:	430a      	orrs	r2, r1
 80033c2:	601a      	str	r2, [r3, #0]
  }
}
 80033c4:	f107 0714 	add.w	r7, r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop

080033d0 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80033e0:	f107 070c 	add.w	r7, r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop

080033ec <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80033fc:	f107 070c 	add.w	r7, r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	bc80      	pop	{r7}
 8003404:	4770      	bx	lr
 8003406:	bf00      	nop

08003408 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003418:	f107 070c 	add.w	r7, r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop

08003424 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003434:	f107 070c 	add.w	r7, r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop

08003440 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	8b1b      	ldrh	r3, [r3, #24]
 8003456:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8003458:	89fb      	ldrh	r3, [r7, #14]
 800345a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800345e:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8003460:	89fa      	ldrh	r2, [r7, #14]
 8003462:	887b      	ldrh	r3, [r7, #2]
 8003464:	4313      	orrs	r3, r2
 8003466:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	89fa      	ldrh	r2, [r7, #14]
 800346c:	831a      	strh	r2, [r3, #24]
}
 800346e:	f107 0714 	add.w	r7, r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	8b1b      	ldrh	r3, [r3, #24]
 800348e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8003490:	89fb      	ldrh	r3, [r7, #14]
 8003492:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003496:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8003498:	887b      	ldrh	r3, [r7, #2]
 800349a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800349e:	b29a      	uxth	r2, r3
 80034a0:	89fb      	ldrh	r3, [r7, #14]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	89fa      	ldrh	r2, [r7, #14]
 80034aa:	831a      	strh	r2, [r3, #24]
}
 80034ac:	f107 0714 	add.w	r7, r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop

080034b8 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80034c4:	f04f 0300 	mov.w	r3, #0
 80034c8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	8b9b      	ldrh	r3, [r3, #28]
 80034ce:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 80034d0:	89fb      	ldrh	r3, [r7, #14]
 80034d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034d6:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80034d8:	89fa      	ldrh	r2, [r7, #14]
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	4313      	orrs	r3, r2
 80034de:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	89fa      	ldrh	r2, [r7, #14]
 80034e4:	839a      	strh	r2, [r3, #28]
}
 80034e6:	f107 0714 	add.w	r7, r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80034fc:	f04f 0300 	mov.w	r3, #0
 8003500:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8b9b      	ldrh	r3, [r3, #28]
 8003506:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8003508:	89fb      	ldrh	r3, [r7, #14]
 800350a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800350e:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8003510:	887b      	ldrh	r3, [r7, #2]
 8003512:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003516:	b29a      	uxth	r2, r3
 8003518:	89fb      	ldrh	r3, [r7, #14]
 800351a:	4313      	orrs	r3, r2
 800351c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	89fa      	ldrh	r2, [r7, #14]
 8003522:	839a      	strh	r2, [r3, #28]
}
 8003524:	f107 0714 	add.w	r7, r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop

08003530 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	8b1b      	ldrh	r3, [r3, #24]
 8003546:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8003548:	89fb      	ldrh	r3, [r7, #14]
 800354a:	f023 0308 	bic.w	r3, r3, #8
 800354e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003550:	89fa      	ldrh	r2, [r7, #14]
 8003552:	887b      	ldrh	r3, [r7, #2]
 8003554:	4313      	orrs	r3, r2
 8003556:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	89fa      	ldrh	r2, [r7, #14]
 800355c:	831a      	strh	r2, [r3, #24]
}
 800355e:	f107 0714 	add.w	r7, r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	bc80      	pop	{r7}
 8003566:	4770      	bx	lr

08003568 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	8b1b      	ldrh	r3, [r3, #24]
 800357e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8003580:	89fb      	ldrh	r3, [r7, #14]
 8003582:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003586:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8003588:	887b      	ldrh	r3, [r7, #2]
 800358a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800358e:	b29a      	uxth	r2, r3
 8003590:	89fb      	ldrh	r3, [r7, #14]
 8003592:	4313      	orrs	r3, r2
 8003594:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	89fa      	ldrh	r2, [r7, #14]
 800359a:	831a      	strh	r2, [r3, #24]
}
 800359c:	f107 0714 	add.w	r7, r7, #20
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop

080035a8 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	8b9b      	ldrh	r3, [r3, #28]
 80035be:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80035c0:	89fb      	ldrh	r3, [r7, #14]
 80035c2:	f023 0308 	bic.w	r3, r3, #8
 80035c6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80035c8:	89fa      	ldrh	r2, [r7, #14]
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	89fa      	ldrh	r2, [r7, #14]
 80035d4:	839a      	strh	r2, [r3, #28]
}
 80035d6:	f107 0714 	add.w	r7, r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr

080035e0 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	8b9b      	ldrh	r3, [r3, #28]
 80035f6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80035f8:	89fb      	ldrh	r3, [r7, #14]
 80035fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035fe:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8003600:	887b      	ldrh	r3, [r7, #2]
 8003602:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003606:	b29a      	uxth	r2, r3
 8003608:	89fb      	ldrh	r3, [r7, #14]
 800360a:	4313      	orrs	r3, r2
 800360c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	89fa      	ldrh	r2, [r7, #14]
 8003612:	839a      	strh	r2, [r3, #28]
}
 8003614:	f107 0714 	add.w	r7, r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	bc80      	pop	{r7}
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop

08003620 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8b1b      	ldrh	r3, [r3, #24]
 8003636:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8003638:	89fb      	ldrh	r3, [r7, #14]
 800363a:	f023 0304 	bic.w	r3, r3, #4
 800363e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8003640:	89fa      	ldrh	r2, [r7, #14]
 8003642:	887b      	ldrh	r3, [r7, #2]
 8003644:	4313      	orrs	r3, r2
 8003646:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	89fa      	ldrh	r2, [r7, #14]
 800364c:	831a      	strh	r2, [r3, #24]
}
 800364e:	f107 0714 	add.w	r7, r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003664:	f04f 0300 	mov.w	r3, #0
 8003668:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	8b1b      	ldrh	r3, [r3, #24]
 800366e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8003670:	89fb      	ldrh	r3, [r7, #14]
 8003672:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003676:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8003678:	887b      	ldrh	r3, [r7, #2]
 800367a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800367e:	b29a      	uxth	r2, r3
 8003680:	89fb      	ldrh	r3, [r7, #14]
 8003682:	4313      	orrs	r3, r2
 8003684:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	89fa      	ldrh	r2, [r7, #14]
 800368a:	831a      	strh	r2, [r3, #24]
}
 800368c:	f107 0714 	add.w	r7, r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	bc80      	pop	{r7}
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop

08003698 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80036a4:	f04f 0300 	mov.w	r3, #0
 80036a8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8b9b      	ldrh	r3, [r3, #28]
 80036ae:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 80036b0:	89fb      	ldrh	r3, [r7, #14]
 80036b2:	f023 0304 	bic.w	r3, r3, #4
 80036b6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 80036b8:	89fa      	ldrh	r2, [r7, #14]
 80036ba:	887b      	ldrh	r3, [r7, #2]
 80036bc:	4313      	orrs	r3, r2
 80036be:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	89fa      	ldrh	r2, [r7, #14]
 80036c4:	839a      	strh	r2, [r3, #28]
}
 80036c6:	f107 0714 	add.w	r7, r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	8b9b      	ldrh	r3, [r3, #28]
 80036e6:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 80036e8:	89fb      	ldrh	r3, [r7, #14]
 80036ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036ee:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 80036f0:	887b      	ldrh	r3, [r7, #2]
 80036f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	89fb      	ldrh	r3, [r7, #14]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	89fa      	ldrh	r2, [r7, #14]
 8003702:	839a      	strh	r2, [r3, #28]
}
 8003704:	f107 0714 	add.w	r7, r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop

08003710 <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	460b      	mov	r3, r1
 800371a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	8b1b      	ldrh	r3, [r3, #24]
 8003726:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8003728:	89fb      	ldrh	r3, [r7, #14]
 800372a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800372e:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003730:	89fa      	ldrh	r2, [r7, #14]
 8003732:	887b      	ldrh	r3, [r7, #2]
 8003734:	4313      	orrs	r3, r2
 8003736:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	89fa      	ldrh	r2, [r7, #14]
 800373c:	831a      	strh	r2, [r3, #24]
}
 800373e:	f107 0714 	add.w	r7, r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	460b      	mov	r3, r1
 8003752:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8003754:	f04f 0300 	mov.w	r3, #0
 8003758:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8b1b      	ldrh	r3, [r3, #24]
 800375e:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8003760:	89fb      	ldrh	r3, [r7, #14]
 8003762:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8003766:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800376a:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 800376c:	887b      	ldrh	r3, [r7, #2]
 800376e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003772:	b29a      	uxth	r2, r3
 8003774:	89fb      	ldrh	r3, [r7, #14]
 8003776:	4313      	orrs	r3, r2
 8003778:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	89fa      	ldrh	r2, [r7, #14]
 800377e:	831a      	strh	r2, [r3, #24]
}
 8003780:	f107 0714 	add.w	r7, r7, #20
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	460b      	mov	r3, r1
 8003796:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	8b9b      	ldrh	r3, [r3, #28]
 80037a2:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 80037a4:	89fb      	ldrh	r3, [r7, #14]
 80037a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037aa:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80037ac:	89fa      	ldrh	r2, [r7, #14]
 80037ae:	887b      	ldrh	r3, [r7, #2]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	89fa      	ldrh	r2, [r7, #14]
 80037b8:	839a      	strh	r2, [r3, #28]
}
 80037ba:	f107 0714 	add.w	r7, r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	8b9b      	ldrh	r3, [r3, #28]
 80037da:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 80037dc:	89fb      	ldrh	r3, [r7, #14]
 80037de:	ea4f 4343 	mov.w	r3, r3, lsl #17
 80037e2:	ea4f 4353 	mov.w	r3, r3, lsr #17
 80037e6:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 80037e8:	887b      	ldrh	r3, [r7, #2]
 80037ea:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	89fb      	ldrh	r3, [r7, #14]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	89fa      	ldrh	r2, [r7, #14]
 80037fa:	839a      	strh	r2, [r3, #28]
}
 80037fc:	f107 0714 	add.w	r7, r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop

08003808 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003814:	f04f 0300 	mov.w	r3, #0
 8003818:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	8c1b      	ldrh	r3, [r3, #32]
 800381e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8003820:	89fb      	ldrh	r3, [r7, #14]
 8003822:	f023 0302 	bic.w	r3, r3, #2
 8003826:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8003828:	89fa      	ldrh	r2, [r7, #14]
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	4313      	orrs	r3, r2
 800382e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	89fa      	ldrh	r2, [r7, #14]
 8003834:	841a      	strh	r2, [r3, #32]
}
 8003836:	f107 0714 	add.w	r7, r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 800384c:	f04f 0300 	mov.w	r3, #0
 8003850:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	8c1b      	ldrh	r3, [r3, #32]
 8003856:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8003858:	89fb      	ldrh	r3, [r7, #14]
 800385a:	f023 0308 	bic.w	r3, r3, #8
 800385e:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8003860:	89fa      	ldrh	r2, [r7, #14]
 8003862:	887b      	ldrh	r3, [r7, #2]
 8003864:	4313      	orrs	r3, r2
 8003866:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	89fa      	ldrh	r2, [r7, #14]
 800386c:	841a      	strh	r2, [r3, #32]
}
 800386e:	f107 0714 	add.w	r7, r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8c1b      	ldrh	r3, [r3, #32]
 800388e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8003890:	89fb      	ldrh	r3, [r7, #14]
 8003892:	f023 0320 	bic.w	r3, r3, #32
 8003896:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8003898:	887b      	ldrh	r3, [r7, #2]
 800389a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800389e:	b29a      	uxth	r2, r3
 80038a0:	89fb      	ldrh	r3, [r7, #14]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	89fa      	ldrh	r2, [r7, #14]
 80038aa:	841a      	strh	r2, [r3, #32]
}
 80038ac:	f107 0714 	add.w	r7, r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop

080038b8 <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	8c1b      	ldrh	r3, [r3, #32]
 80038ce:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80038d0:	89fb      	ldrh	r3, [r7, #14]
 80038d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038d6:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 80038d8:	887b      	ldrh	r3, [r7, #2]
 80038da:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80038de:	b29a      	uxth	r2, r3
 80038e0:	89fb      	ldrh	r3, [r7, #14]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	89fa      	ldrh	r2, [r7, #14]
 80038ea:	841a      	strh	r2, [r3, #32]
}
 80038ec:	f107 0714 	add.w	r7, r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bc80      	pop	{r7}
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop

080038f8 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	8c1b      	ldrh	r3, [r3, #32]
 800390e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8003910:	89fb      	ldrh	r3, [r7, #14]
 8003912:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003916:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8003918:	887b      	ldrh	r3, [r7, #2]
 800391a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800391e:	b29a      	uxth	r2, r3
 8003920:	89fb      	ldrh	r3, [r7, #14]
 8003922:	4313      	orrs	r3, r2
 8003924:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	89fa      	ldrh	r2, [r7, #14]
 800392a:	841a      	strh	r2, [r3, #32]
}
 800392c:	f107 0714 	add.w	r7, r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	8c1b      	ldrh	r3, [r3, #32]
 800394e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8003950:	89fb      	ldrh	r3, [r7, #14]
 8003952:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003956:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800395e:	b29a      	uxth	r2, r3
 8003960:	89fb      	ldrh	r3, [r7, #14]
 8003962:	4313      	orrs	r3, r2
 8003964:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	89fa      	ldrh	r2, [r7, #14]
 800396a:	841a      	strh	r2, [r3, #32]
}
 800396c:	f107 0714 	add.w	r7, r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop

08003978 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	460b      	mov	r3, r1
 8003982:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8003984:	f04f 0300 	mov.w	r3, #0
 8003988:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	8c1b      	ldrh	r3, [r3, #32]
 800398e:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8003990:	89fb      	ldrh	r3, [r7, #14]
 8003992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003996:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8003998:	887b      	ldrh	r3, [r7, #2]
 800399a:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800399e:	b29a      	uxth	r2, r3
 80039a0:	89fb      	ldrh	r3, [r7, #14]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	89fa      	ldrh	r2, [r7, #14]
 80039aa:	841a      	strh	r2, [r3, #32]
}
 80039ac:	f107 0714 	add.w	r7, r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop

080039b8 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	4613      	mov	r3, r2
 80039c2:	460a      	mov	r2, r1
 80039c4:	807a      	strh	r2, [r7, #2]
 80039c6:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80039c8:	f04f 0300 	mov.w	r3, #0
 80039cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80039ce:	887b      	ldrh	r3, [r7, #2]
 80039d0:	f04f 0201 	mov.w	r2, #1
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	8c1b      	ldrh	r3, [r3, #32]
 80039de:	b29a      	uxth	r2, r3
 80039e0:	89fb      	ldrh	r3, [r7, #14]
 80039e2:	ea6f 0303 	mvn.w	r3, r3
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	4013      	ands	r3, r2
 80039ea:	b29a      	uxth	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	8c1b      	ldrh	r3, [r3, #32]
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	8839      	ldrh	r1, [r7, #0]
 80039f8:	887b      	ldrh	r3, [r7, #2]
 80039fa:	fa01 f303 	lsl.w	r3, r1, r3
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	4313      	orrs	r3, r2
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	841a      	strh	r2, [r3, #32]
}
 8003a08:	f107 0714 	add.w	r7, r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bc80      	pop	{r7}
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop

08003a14 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	460a      	mov	r2, r1
 8003a20:	807a      	strh	r2, [r7, #2]
 8003a22:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8003a2a:	887b      	ldrh	r3, [r7, #2]
 8003a2c:	f04f 0204 	mov.w	r2, #4
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8c1b      	ldrh	r3, [r3, #32]
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	89fb      	ldrh	r3, [r7, #14]
 8003a3e:	ea6f 0303 	mvn.w	r3, r3
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	4013      	ands	r3, r2
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	8c1b      	ldrh	r3, [r3, #32]
 8003a50:	b29a      	uxth	r2, r3
 8003a52:	8839      	ldrh	r1, [r7, #0]
 8003a54:	887b      	ldrh	r3, [r7, #2]
 8003a56:	fa01 f303 	lsl.w	r3, r1, r3
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	841a      	strh	r2, [r3, #32]
}
 8003a64:	f107 0714 	add.w	r7, r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop

08003a70 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10f      	bne.n	8003aa2 <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8003a86:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003a88:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8003a8a:	683b      	ldr	r3, [r7, #0]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003a8c:	891b      	ldrh	r3, [r3, #8]
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fcc4 	bl	800441c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	88db      	ldrh	r3, [r3, #6]
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f000 f8ec 	bl	8003c78 <TIM_SetIC1Prescaler>
 8003aa0:	e036      	b.n	8003b10 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	881b      	ldrh	r3, [r3, #0]
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d10f      	bne.n	8003aca <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8003aae:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003ab0:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8003ab2:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003ab4:	891b      	ldrh	r3, [r3, #8]
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 fcf0 	bl	800449c <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	88db      	ldrh	r3, [r3, #6]
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	f000 f8f4 	bl	8003cb0 <TIM_SetIC2Prescaler>
 8003ac8:	e022      	b.n	8003b10 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d10f      	bne.n	8003af2 <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8003ad6:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8003ad8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8003ada:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8003adc:	891b      	ldrh	r3, [r3, #8]
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 fd2a 	bl	8004538 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	88db      	ldrh	r3, [r3, #6]
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	4619      	mov	r1, r3
 8003aec:	f000 f8fe 	bl	8003cec <TIM_SetIC3Prescaler>
 8003af0:	e00e      	b.n	8003b10 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8003af6:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003af8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8003afa:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  {
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003afc:	891b      	ldrh	r3, [r3, #8]
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fd60 	bl	80045c4 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	88db      	ldrh	r3, [r3, #6]
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	f000 f90a 	bl	8003d24 <TIM_SetIC4Prescaler>
  }
}
 8003b10:	f107 0708 	add.w	r7, r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f04f 0201 	mov.w	r2, #1
 8003b36:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	811a      	strh	r2, [r3, #8]
}
 8003b48:	f107 070c 	add.w	r7, r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop

08003b54 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8003b64:	f04f 0301 	mov.w	r3, #1
 8003b68:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	885b      	ldrh	r3, [r3, #2]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8003b72:	f04f 0302 	mov.w	r3, #2
 8003b76:	81fb      	strh	r3, [r7, #14]
 8003b78:	e002      	b.n	8003b80 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	889b      	ldrh	r3, [r3, #4]
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d103      	bne.n	8003b90 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8003b88:	f04f 0302 	mov.w	r3, #2
 8003b8c:	81bb      	strh	r3, [r7, #12]
 8003b8e:	e002      	b.n	8003b96 <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8003b90:	f04f 0301 	mov.w	r3, #1
 8003b94:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	881b      	ldrh	r3, [r3, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d11c      	bne.n	8003bd8 <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	8859      	ldrh	r1, [r3, #2]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 8003ba6:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003ba8:	891b      	ldrh	r3, [r3, #8]
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f000 fc36 	bl	800441c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	88db      	ldrh	r3, [r3, #6]
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f000 f85e 	bl	8003c78 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	891b      	ldrh	r3, [r3, #8]
 8003bc0:	89f9      	ldrh	r1, [r7, #14]
 8003bc2:	89ba      	ldrh	r2, [r7, #12]
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 fc69 	bl	800449c <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	88db      	ldrh	r3, [r3, #6]
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	f000 f86d 	bl	8003cb0 <TIM_SetIC2Prescaler>
 8003bd6:	e01b      	b.n	8003c10 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	8859      	ldrh	r1, [r3, #2]
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 8003be0:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003be2:	891b      	ldrh	r3, [r3, #8]
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 fc59 	bl	800449c <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	88db      	ldrh	r3, [r3, #6]
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	f000 f85d 	bl	8003cb0 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	891b      	ldrh	r3, [r3, #8]
 8003bfa:	89f9      	ldrh	r1, [r7, #14]
 8003bfc:	89ba      	ldrh	r2, [r7, #12]
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 fc0c 	bl	800441c <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	88db      	ldrh	r3, [r3, #6]
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	f000 f834 	bl	8003c78 <TIM_SetIC1Prescaler>
  }
}
 8003c10:	f107 0710 	add.w	r7, r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	f107 070c 	add.w	r7, r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr

08003c30 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f107 070c 	add.w	r7, r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr

08003c48 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	f107 070c 	add.w	r7, r7, #12
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr

08003c60 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f107 070c 	add.w	r7, r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bc80      	pop	{r7}
 8003c76:	4770      	bx	lr

08003c78 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8b1b      	ldrh	r3, [r3, #24]
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	f023 030c 	bic.w	r3, r3, #12
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	8b1b      	ldrh	r3, [r3, #24]
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	887b      	ldrh	r3, [r7, #2]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	831a      	strh	r2, [r3, #24]
}
 8003ca4:	f107 070c 	add.w	r7, r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop

08003cb0 <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	8b1b      	ldrh	r3, [r3, #24]
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	8b1b      	ldrh	r3, [r3, #24]
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	887b      	ldrh	r3, [r7, #2]
 8003cd4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	831a      	strh	r2, [r3, #24]
}
 8003ce2:	f107 070c 	add.w	r7, r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8b9b      	ldrh	r3, [r3, #28]
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	f023 030c 	bic.w	r3, r3, #12
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	8b9b      	ldrh	r3, [r3, #28]
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	887b      	ldrh	r3, [r7, #2]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	839a      	strh	r2, [r3, #28]
}
 8003d18:	f107 070c 	add.w	r7, r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop

08003d24 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	8b9b      	ldrh	r3, [r3, #28]
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	8b9b      	ldrh	r3, [r3, #28]
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	887b      	ldrh	r3, [r7, #2]
 8003d48:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	839a      	strh	r2, [r3, #28]
}
 8003d56:	f107 070c 	add.w	r7, r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	881a      	ldrh	r2, [r3, #0]
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	885b      	ldrh	r3, [r3, #2]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d82:	4313      	orrs	r3, r2
 8003d84:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d92:	4313      	orrs	r3, r2
 8003d94:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8003da4:	f107 070c 	add.w	r7, r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop

08003db0 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f04f 0200 	mov.w	r2, #0
 8003dc6:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f04f 0200 	mov.w	r2, #0
 8003dd6:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f04f 0200 	mov.w	r2, #0
 8003dde:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f04f 0200 	mov.w	r2, #0
 8003dee:	819a      	strh	r2, [r3, #12]
}
 8003df0:	f107 070c 	add.w	r7, r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop

08003dfc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e08:	78fb      	ldrb	r3, [r7, #3]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00c      	beq.n	8003e28 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8003e26:	e00b      	b.n	8003e40 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8003e34:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8003e40:	f107 070c 	add.w	r7, r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop

08003e4c <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	460b      	mov	r3, r1
 8003e56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d008      	beq.n	8003e70 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	889b      	ldrh	r3, [r3, #4]
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	f043 0304 	orr.w	r3, r3, #4
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	809a      	strh	r2, [r3, #4]
 8003e6e:	e007      	b.n	8003e80 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	889b      	ldrh	r3, [r3, #4]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	f023 0304 	bic.w	r3, r3, #4
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	809a      	strh	r2, [r3, #4]
  }
}
 8003e80:	f107 070c 	add.w	r7, r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bc80      	pop	{r7}
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop

08003e8c <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	460b      	mov	r3, r1
 8003e96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003e98:	78fb      	ldrb	r3, [r7, #3]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d008      	beq.n	8003eb0 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	889b      	ldrh	r3, [r3, #4]
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	809a      	strh	r2, [r3, #4]
 8003eae:	e007      	b.n	8003ec0 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	889b      	ldrh	r3, [r3, #4]
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	f023 0301 	bic.w	r3, r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	809a      	strh	r2, [r3, #4]
  }
}
 8003ec0:	f107 070c 	add.w	r7, r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop

08003ecc <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	460a      	mov	r2, r1
 8003ed8:	807a      	strh	r2, [r7, #2]
 8003eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003edc:	787b      	ldrb	r3, [r7, #1]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d008      	beq.n	8003ef4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	899b      	ldrh	r3, [r3, #12]
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	887b      	ldrh	r3, [r7, #2]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	b29a      	uxth	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	819a      	strh	r2, [r3, #12]
 8003ef2:	e00a      	b.n	8003f0a <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	899b      	ldrh	r3, [r3, #12]
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	887b      	ldrh	r3, [r7, #2]
 8003efc:	ea6f 0303 	mvn.w	r3, r3
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	4013      	ands	r3, r2
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	819a      	strh	r2, [r3, #12]
  }
}
 8003f0a:	f107 070c 	add.w	r7, r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr

08003f14 <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	887a      	ldrh	r2, [r7, #2]
 8003f24:	829a      	strh	r2, [r3, #20]
}
 8003f26:	f107 070c 	add.w	r7, r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr

08003f30 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	460b      	mov	r3, r1
 8003f3a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003f3c:	f04f 0300 	mov.w	r3, #0
 8003f40:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	8a1b      	ldrh	r3, [r3, #16]
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	887b      	ldrh	r3, [r7, #2]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 8003f52:	f04f 0301 	mov.w	r3, #1
 8003f56:	73fb      	strb	r3, [r7, #15]
 8003f58:	e002      	b.n	8003f60 <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	f107 0714 	add.w	r7, r7, #20
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop

08003f70 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8003f7c:	887b      	ldrh	r3, [r7, #2]
 8003f7e:	ea6f 0303 	mvn.w	r3, r3
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	821a      	strh	r2, [r3, #16]
}
 8003f88:	f107 070c 	add.w	r7, r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop

08003f94 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8003fa6:	f04f 0300 	mov.w	r3, #0
 8003faa:	81bb      	strh	r3, [r7, #12]
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8a1b      	ldrh	r3, [r3, #16]
 8003fb6:	b29a      	uxth	r2, r3
 8003fb8:	887b      	ldrh	r3, [r7, #2]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	899b      	ldrh	r3, [r3, #12]
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	887b      	ldrh	r3, [r7, #2]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003fca:	89bb      	ldrh	r3, [r7, #12]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d006      	beq.n	8003fde <TIM_GetITStatus+0x4a>
 8003fd0:	897b      	ldrh	r3, [r7, #10]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8003fd6:	f04f 0301 	mov.w	r3, #1
 8003fda:	73fb      	strb	r3, [r7, #15]
 8003fdc:	e002      	b.n	8003fe4 <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8003fde:	f04f 0300 	mov.w	r3, #0
 8003fe2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f107 0714 	add.w	r7, r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bc80      	pop	{r7}
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop

08003ff4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8004000:	887b      	ldrh	r3, [r7, #2]
 8004002:	ea6f 0303 	mvn.w	r3, r3
 8004006:	b29a      	uxth	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	821a      	strh	r2, [r3, #16]
}
 800400c:	f107 070c 	add.w	r7, r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	bc80      	pop	{r7}
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop

08004018 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	4613      	mov	r3, r2
 8004022:	460a      	mov	r2, r1
 8004024:	807a      	strh	r2, [r7, #2]
 8004026:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8004028:	887a      	ldrh	r2, [r7, #2]
 800402a:	883b      	ldrh	r3, [r7, #0]
 800402c:	4313      	orrs	r3, r2
 800402e:	b29a      	uxth	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8004036:	f107 070c 	add.w	r7, r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr

08004040 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	4613      	mov	r3, r2
 800404a:	460a      	mov	r2, r1
 800404c:	807a      	strh	r2, [r7, #2]
 800404e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004050:	787b      	ldrb	r3, [r7, #1]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d008      	beq.n	8004068 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	899b      	ldrh	r3, [r3, #12]
 800405a:	b29a      	uxth	r2, r3
 800405c:	887b      	ldrh	r3, [r7, #2]
 800405e:	4313      	orrs	r3, r2
 8004060:	b29a      	uxth	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	819a      	strh	r2, [r3, #12]
 8004066:	e00a      	b.n	800407e <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	899b      	ldrh	r3, [r3, #12]
 800406c:	b29a      	uxth	r2, r3
 800406e:	887b      	ldrh	r3, [r7, #2]
 8004070:	ea6f 0303 	mvn.w	r3, r3
 8004074:	b29b      	uxth	r3, r3
 8004076:	4013      	ands	r3, r2
 8004078:	b29a      	uxth	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	819a      	strh	r2, [r3, #12]
  }
}
 800407e:	f107 070c 	add.w	r7, r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr

08004088 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	460b      	mov	r3, r1
 8004092:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004094:	78fb      	ldrb	r3, [r7, #3]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d008      	beq.n	80040ac <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	889b      	ldrh	r3, [r3, #4]
 800409e:	b29b      	uxth	r3, r3
 80040a0:	f043 0308 	orr.w	r3, r3, #8
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	809a      	strh	r2, [r3, #4]
 80040aa:	e007      	b.n	80040bc <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	889b      	ldrh	r3, [r3, #4]
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	f023 0308 	bic.w	r3, r3, #8
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	809a      	strh	r2, [r3, #4]
  }
}
 80040bc:	f107 070c 	add.w	r7, r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bc80      	pop	{r7}
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop

080040c8 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	891b      	ldrh	r3, [r3, #8]
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	f023 0307 	bic.w	r3, r3, #7
 80040da:	b29a      	uxth	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	811a      	strh	r2, [r3, #8]
}
 80040e0:	f107 070c 	add.w	r7, r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop

080040ec <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 80040f8:	887b      	ldrh	r3, [r7, #2]
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	4619      	mov	r1, r3
 80040fe:	f000 f87d 	bl	80041fc <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	891b      	ldrh	r3, [r3, #8]
 8004106:	b29b      	uxth	r3, r3
 8004108:	f043 0307 	orr.w	r3, r3, #7
 800410c:	b29a      	uxth	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	811a      	strh	r2, [r3, #8]
}
 8004112:	f107 0708 	add.w	r7, r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop

0800411c <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	8179      	strh	r1, [r7, #10]
 8004126:	813a      	strh	r2, [r7, #8]
 8004128:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800412a:	897b      	ldrh	r3, [r7, #10]
 800412c:	2b60      	cmp	r3, #96	; 0x60
 800412e:	d108      	bne.n	8004142 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8004130:	893a      	ldrh	r2, [r7, #8]
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	4611      	mov	r1, r2
 8004138:	f04f 0201 	mov.w	r2, #1
 800413c:	f000 f9ae 	bl	800449c <TI2_Config>
 8004140:	e007      	b.n	8004152 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8004142:	893a      	ldrh	r2, [r7, #8]
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	4611      	mov	r1, r2
 800414a:	f04f 0201 	mov.w	r2, #1
 800414e:	f000 f965 	bl	800441c <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8004152:	897b      	ldrh	r3, [r7, #10]
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	4619      	mov	r1, r3
 8004158:	f000 f850 	bl	80041fc <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	891b      	ldrh	r3, [r3, #8]
 8004160:	b29b      	uxth	r3, r3
 8004162:	f043 0307 	orr.w	r3, r3, #7
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	811a      	strh	r2, [r3, #8]
}
 800416c:	f107 0710 	add.w	r7, r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	8179      	strh	r1, [r7, #10]
 800417e:	813a      	strh	r2, [r7, #8]
 8004180:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8004182:	f04f 0300 	mov.w	r3, #0
 8004186:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8004188:	8979      	ldrh	r1, [r7, #10]
 800418a:	893a      	ldrh	r2, [r7, #8]
 800418c:	88fb      	ldrh	r3, [r7, #6]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f8a4 	bl	80042dc <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	891b      	ldrh	r3, [r3, #8]
 8004198:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800419a:	8afb      	ldrh	r3, [r7, #22]
 800419c:	f023 0307 	bic.w	r3, r3, #7
 80041a0:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80041a2:	8afb      	ldrh	r3, [r7, #22]
 80041a4:	f043 0307 	orr.w	r3, r3, #7
 80041a8:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80041aa:	8afb      	ldrh	r3, [r7, #22]
 80041ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b0:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 80041b2:	8afb      	ldrh	r3, [r7, #22]
 80041b4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80041b8:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8afa      	ldrh	r2, [r7, #22]
 80041be:	811a      	strh	r2, [r3, #8]
}
 80041c0:	f107 0718 	add.w	r7, r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	8179      	strh	r1, [r7, #10]
 80041d2:	813a      	strh	r2, [r7, #8]
 80041d4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80041d6:	8979      	ldrh	r1, [r7, #10]
 80041d8:	893a      	ldrh	r2, [r7, #8]
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f87d 	bl	80042dc <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	891b      	ldrh	r3, [r3, #8]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	811a      	strh	r2, [r3, #8]
}
 80041f2:	f107 0710 	add.w	r7, r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop

080041fc <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	460b      	mov	r3, r1
 8004206:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8004208:	f04f 0300 	mov.w	r3, #0
 800420c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	891b      	ldrh	r3, [r3, #8]
 8004212:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8004214:	89fb      	ldrh	r3, [r7, #14]
 8004216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800421a:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800421c:	89fa      	ldrh	r2, [r7, #14]
 800421e:	887b      	ldrh	r3, [r7, #2]
 8004220:	4313      	orrs	r3, r2
 8004222:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	89fa      	ldrh	r2, [r7, #14]
 8004228:	811a      	strh	r2, [r3, #8]
}
 800422a:	f107 0714 	add.w	r7, r7, #20
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr

08004234 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	889b      	ldrh	r3, [r3, #4]
 8004244:	b29b      	uxth	r3, r3
 8004246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424a:	b29a      	uxth	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	889b      	ldrh	r3, [r3, #4]
 8004254:	b29a      	uxth	r2, r3
 8004256:	887b      	ldrh	r3, [r7, #2]
 8004258:	4313      	orrs	r3, r2
 800425a:	b29a      	uxth	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	809a      	strh	r2, [r3, #4]
}
 8004260:	f107 070c 	add.w	r7, r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	bc80      	pop	{r7}
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop

0800426c <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	460b      	mov	r3, r1
 8004276:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	891b      	ldrh	r3, [r3, #8]
 800427c:	b29b      	uxth	r3, r3
 800427e:	f023 0307 	bic.w	r3, r3, #7
 8004282:	b29a      	uxth	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	891b      	ldrh	r3, [r3, #8]
 800428c:	b29a      	uxth	r2, r3
 800428e:	887b      	ldrh	r3, [r7, #2]
 8004290:	4313      	orrs	r3, r2
 8004292:	b29a      	uxth	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	811a      	strh	r2, [r3, #8]
}
 8004298:	f107 070c 	add.w	r7, r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	bc80      	pop	{r7}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop

080042a4 <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	891b      	ldrh	r3, [r3, #8]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	891b      	ldrh	r3, [r3, #8]
 80042c4:	b29a      	uxth	r2, r3
 80042c6:	887b      	ldrh	r3, [r7, #2]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	b29a      	uxth	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	811a      	strh	r2, [r3, #8]
}
 80042d0:	f107 070c 	add.w	r7, r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bc80      	pop	{r7}
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop

080042dc <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	8179      	strh	r1, [r7, #10]
 80042e6:	813a      	strh	r2, [r7, #8]
 80042e8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80042ea:	f04f 0300 	mov.w	r3, #0
 80042ee:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	891b      	ldrh	r3, [r3, #8]
 80042f4:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 80042f6:	8afb      	ldrh	r3, [r7, #22]
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80042fc:	88fb      	ldrh	r3, [r7, #6]
 80042fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004302:	b29a      	uxth	r2, r3
 8004304:	893b      	ldrh	r3, [r7, #8]
 8004306:	4313      	orrs	r3, r2
 8004308:	b29a      	uxth	r2, r3
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	4313      	orrs	r3, r2
 800430e:	b29a      	uxth	r2, r3
 8004310:	8afb      	ldrh	r3, [r7, #22]
 8004312:	4313      	orrs	r3, r2
 8004314:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8afa      	ldrh	r2, [r7, #22]
 800431a:	811a      	strh	r2, [r3, #8]
}
 800431c:	f107 071c 	add.w	r7, r7, #28
 8004320:	46bd      	mov	sp, r7
 8004322:	bc80      	pop	{r7}
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	8179      	strh	r1, [r7, #10]
 8004332:	813a      	strh	r2, [r7, #8]
 8004334:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8004336:	f04f 0300 	mov.w	r3, #0
 800433a:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8004342:	f04f 0300 	mov.w	r3, #0
 8004346:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	891b      	ldrh	r3, [r3, #8]
 800434c:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8b1b      	ldrh	r3, [r3, #24]
 8004352:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8c1b      	ldrh	r3, [r3, #32]
 8004358:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800435a:	8afb      	ldrh	r3, [r7, #22]
 800435c:	f023 0307 	bic.w	r3, r3, #7
 8004360:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8004362:	8afa      	ldrh	r2, [r7, #22]
 8004364:	897b      	ldrh	r3, [r7, #10]
 8004366:	4313      	orrs	r3, r2
 8004368:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800436a:	8abb      	ldrh	r3, [r7, #20]
 800436c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004370:	f023 0303 	bic.w	r3, r3, #3
 8004374:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8004376:	8abb      	ldrh	r3, [r7, #20]
 8004378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800437c:	f043 0301 	orr.w	r3, r3, #1
 8004380:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8004382:	8a7b      	ldrh	r3, [r7, #18]
 8004384:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004388:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004390:	b29a      	uxth	r2, r3
 8004392:	893b      	ldrh	r3, [r7, #8]
 8004394:	4313      	orrs	r3, r2
 8004396:	b29a      	uxth	r2, r3
 8004398:	8a7b      	ldrh	r3, [r7, #18]
 800439a:	4313      	orrs	r3, r2
 800439c:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8afa      	ldrh	r2, [r7, #22]
 80043a2:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8aba      	ldrh	r2, [r7, #20]
 80043a8:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8a7a      	ldrh	r2, [r7, #18]
 80043ae:	841a      	strh	r2, [r3, #32]
}
 80043b0:	f107 071c 	add.w	r7, r7, #28
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bc80      	pop	{r7}
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop

080043bc <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d008      	beq.n	80043e0 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	889b      	ldrh	r3, [r3, #4]
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043d8:	b29a      	uxth	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	809a      	strh	r2, [r3, #4]
 80043de:	e007      	b.n	80043f0 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	889b      	ldrh	r3, [r3, #4]
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	809a      	strh	r2, [r3, #4]
  }
}
 80043f0:	f107 070c 	add.w	r7, r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop

080043fc <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	460b      	mov	r3, r1
 8004406:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	887a      	ldrh	r2, [r7, #2]
 800440c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8004410:	f107 070c 	add.w	r7, r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop

0800441c <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	8179      	strh	r1, [r7, #10]
 8004426:	813a      	strh	r2, [r7, #8]
 8004428:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800442a:	f04f 0300 	mov.w	r3, #0
 800442e:	82fb      	strh	r3, [r7, #22]
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8c1b      	ldrh	r3, [r3, #32]
 800443a:	b29b      	uxth	r3, r3
 800443c:	f023 0301 	bic.w	r3, r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8b1b      	ldrh	r3, [r3, #24]
 800444a:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8c1b      	ldrh	r3, [r3, #32]
 8004450:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8004452:	8afb      	ldrh	r3, [r7, #22]
 8004454:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004458:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800445a:	88fb      	ldrh	r3, [r7, #6]
 800445c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004460:	b29a      	uxth	r2, r3
 8004462:	893b      	ldrh	r3, [r7, #8]
 8004464:	4313      	orrs	r3, r2
 8004466:	b29a      	uxth	r2, r3
 8004468:	8afb      	ldrh	r3, [r7, #22]
 800446a:	4313      	orrs	r3, r2
 800446c:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800446e:	8abb      	ldrh	r3, [r7, #20]
 8004470:	f023 030a 	bic.w	r3, r3, #10
 8004474:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004476:	897a      	ldrh	r2, [r7, #10]
 8004478:	8abb      	ldrh	r3, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	b29b      	uxth	r3, r3
 800447e:	f043 0301 	orr.w	r3, r3, #1
 8004482:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8afa      	ldrh	r2, [r7, #22]
 8004488:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8aba      	ldrh	r2, [r7, #20]
 800448e:	841a      	strh	r2, [r3, #32]
}
 8004490:	f107 071c 	add.w	r7, r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	bc80      	pop	{r7}
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop

0800449c <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	8179      	strh	r1, [r7, #10]
 80044a6:	813a      	strh	r2, [r7, #8]
 80044a8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80044aa:	f04f 0300 	mov.w	r3, #0
 80044ae:	82fb      	strh	r3, [r7, #22]
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	82bb      	strh	r3, [r7, #20]
 80044b6:	f04f 0300 	mov.w	r3, #0
 80044ba:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8c1b      	ldrh	r3, [r3, #32]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	f023 0310 	bic.w	r3, r3, #16
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8b1b      	ldrh	r3, [r3, #24]
 80044d0:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	8c1b      	ldrh	r3, [r3, #32]
 80044d6:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80044d8:	897b      	ldrh	r3, [r7, #10]
 80044da:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80044de:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80044e0:	8afb      	ldrh	r3, [r7, #22]
 80044e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044e6:	ea4f 5303 	mov.w	r3, r3, lsl #20
 80044ea:	ea4f 5313 	mov.w	r3, r3, lsr #20
 80044ee:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80044f0:	88fb      	ldrh	r3, [r7, #6]
 80044f2:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	8afb      	ldrh	r3, [r7, #22]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80044fe:	893b      	ldrh	r3, [r7, #8]
 8004500:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004504:	b29a      	uxth	r2, r3
 8004506:	8afb      	ldrh	r3, [r7, #22]
 8004508:	4313      	orrs	r3, r2
 800450a:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800450c:	8abb      	ldrh	r3, [r7, #20]
 800450e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004512:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004514:	8a7a      	ldrh	r2, [r7, #18]
 8004516:	8abb      	ldrh	r3, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	b29b      	uxth	r3, r3
 800451c:	f043 0310 	orr.w	r3, r3, #16
 8004520:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8afa      	ldrh	r2, [r7, #22]
 8004526:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8aba      	ldrh	r2, [r7, #20]
 800452c:	841a      	strh	r2, [r3, #32]
}
 800452e:	f107 071c 	add.w	r7, r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	bc80      	pop	{r7}
 8004536:	4770      	bx	lr

08004538 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004538:	b480      	push	{r7}
 800453a:	b087      	sub	sp, #28
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	8179      	strh	r1, [r7, #10]
 8004542:	813a      	strh	r2, [r7, #8]
 8004544:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	82fb      	strh	r3, [r7, #22]
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	82bb      	strh	r3, [r7, #20]
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8c1b      	ldrh	r3, [r3, #32]
 800455c:	b29b      	uxth	r3, r3
 800455e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8b9b      	ldrh	r3, [r3, #28]
 800456c:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	8c1b      	ldrh	r3, [r3, #32]
 8004572:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8004574:	897b      	ldrh	r3, [r7, #10]
 8004576:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800457a:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 800457c:	8afb      	ldrh	r3, [r7, #22]
 800457e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8004582:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004584:	88fb      	ldrh	r3, [r7, #6]
 8004586:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800458a:	b29a      	uxth	r2, r3
 800458c:	893b      	ldrh	r3, [r7, #8]
 800458e:	4313      	orrs	r3, r2
 8004590:	b29a      	uxth	r2, r3
 8004592:	8afb      	ldrh	r3, [r7, #22]
 8004594:	4313      	orrs	r3, r2
 8004596:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004598:	8abb      	ldrh	r3, [r7, #20]
 800459a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800459e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80045a0:	8a7a      	ldrh	r2, [r7, #18]
 80045a2:	8abb      	ldrh	r3, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045ac:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8afa      	ldrh	r2, [r7, #22]
 80045b2:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8aba      	ldrh	r2, [r7, #20]
 80045b8:	841a      	strh	r2, [r3, #32]
}
 80045ba:	f107 071c 	add.w	r7, r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	bc80      	pop	{r7}
 80045c2:	4770      	bx	lr

080045c4 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b087      	sub	sp, #28
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	8179      	strh	r1, [r7, #10]
 80045ce:	813a      	strh	r2, [r7, #8]
 80045d0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	82fb      	strh	r3, [r7, #22]
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	82bb      	strh	r3, [r7, #20]
 80045de:	f04f 0300 	mov.w	r3, #0
 80045e2:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8c1b      	ldrh	r3, [r3, #32]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8b9b      	ldrh	r3, [r3, #28]
 80045f8:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8c1b      	ldrh	r3, [r3, #32]
 80045fe:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8004600:	897b      	ldrh	r3, [r7, #10]
 8004602:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004606:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004608:	8afb      	ldrh	r3, [r7, #22]
 800460a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800460e:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8004612:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8004616:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8004618:	893b      	ldrh	r3, [r7, #8]
 800461a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800461e:	b29a      	uxth	r2, r3
 8004620:	8afb      	ldrh	r3, [r7, #22]
 8004622:	4313      	orrs	r3, r2
 8004624:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800462c:	b29a      	uxth	r2, r3
 800462e:	8afb      	ldrh	r3, [r7, #22]
 8004630:	4313      	orrs	r3, r2
 8004632:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004634:	8abb      	ldrh	r3, [r7, #20]
 8004636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800463a:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800463e:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8004642:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8004644:	8a7a      	ldrh	r2, [r7, #18]
 8004646:	8abb      	ldrh	r3, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	b29b      	uxth	r3, r3
 800464c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004650:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8afa      	ldrh	r2, [r7, #22]
 8004656:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8aba      	ldrh	r2, [r7, #20]
 800465c:	841a      	strh	r2, [r3, #32]
}
 800465e:	f107 071c 	add.w	r7, r7, #28
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004670:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004674:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	f042 62be 	orr.w	r2, r2, #99614720	; 0x5f00000
 800467e:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8004682:	60da      	str	r2, [r3, #12]
}
 8004684:	f107 070c 	add.w	r7, r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	bc80      	pop	{r7}
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop

08004690 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8004698:	f04f 0300 	mov.w	r3, #0
 800469c:	73fb      	strb	r3, [r7, #15]
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	73bb      	strb	r3, [r7, #14]
 80046a4:	f04f 030f 	mov.w	r3, #15
 80046a8:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	78db      	ldrb	r3, [r3, #3]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d045      	beq.n	800473e <NVIC_Init+0xae>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80046b2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80046b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	ea6f 0303 	mvn.w	r3, r3
 80046c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046c4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80046c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80046ca:	7bfb      	ldrb	r3, [r7, #15]
 80046cc:	f1c3 0304 	rsb	r3, r3, #4
 80046d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80046d2:	7b7a      	ldrb	r2, [r7, #13]
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
 80046d6:	fa42 f303 	asr.w	r3, r2, r3
 80046da:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	785b      	ldrb	r3, [r3, #1]
 80046e0:	461a      	mov	r2, r3
 80046e2:	7bbb      	ldrb	r3, [r7, #14]
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	789a      	ldrb	r2, [r3, #2]
 80046ee:	7b7b      	ldrb	r3, [r7, #13]
 80046f0:	4013      	ands	r3, r2
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004700:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004702:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004706:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	7812      	ldrb	r2, [r2, #0]
 800470e:	189b      	adds	r3, r3, r2
 8004710:	7bfa      	ldrb	r2, [r7, #15]
 8004712:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004716:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800471a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	7812      	ldrb	r2, [r2, #0]
 8004722:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004726:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004728:	6879      	ldr	r1, [r7, #4]
 800472a:	7809      	ldrb	r1, [r1, #0]
 800472c:	f001 011f 	and.w	r1, r1, #31
 8004730:	f04f 0001 	mov.w	r0, #1
 8004734:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800473c:	e014      	b.n	8004768 <NVIC_Init+0xd8>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800473e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004742:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	7812      	ldrb	r2, [r2, #0]
 800474a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800474e:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004750:	6879      	ldr	r1, [r7, #4]
 8004752:	7809      	ldrb	r1, [r1, #0]
 8004754:	f001 011f 	and.w	r1, r1, #31
 8004758:	f04f 0001 	mov.w	r0, #1
 800475c:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004760:	f102 0220 	add.w	r2, r2, #32
 8004764:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004768:	f107 0714 	add.w	r7, r7, #20
 800476c:	46bd      	mov	sp, r7
 800476e:	bc80      	pop	{r7}
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop

08004774 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800477e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004782:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800478c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	430a      	orrs	r2, r1
 8004794:	609a      	str	r2, [r3, #8]
}
 8004796:	f107 070c 	add.w	r7, r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr

080047a0 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	4602      	mov	r2, r0
 80047a8:	460b      	mov	r3, r1
 80047aa:	71fa      	strb	r2, [r7, #7]
 80047ac:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80047ae:	79bb      	ldrb	r3, [r7, #6]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00c      	beq.n	80047ce <NVIC_SystemLPConfig+0x2e>
  {
    SCB->SCR |= LowPowerMode;
 80047b4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80047b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80047bc:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80047c0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80047c4:	6911      	ldr	r1, [r2, #16]
 80047c6:	79fa      	ldrb	r2, [r7, #7]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	611a      	str	r2, [r3, #16]
 80047cc:	e00d      	b.n	80047ea <NVIC_SystemLPConfig+0x4a>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80047ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80047d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80047d6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80047da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80047de:	6911      	ldr	r1, [r2, #16]
 80047e0:	79fa      	ldrb	r2, [r7, #7]
 80047e2:	ea6f 0202 	mvn.w	r2, r2
 80047e6:	400a      	ands	r2, r1
 80047e8:	611a      	str	r2, [r3, #16]
  }
}
 80047ea:	f107 070c 	add.w	r7, r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d10c      	bne.n	800481c <SysTick_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8004802:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004806:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800480a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800480e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	f042 0204 	orr.w	r2, r2, #4
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	e00b      	b.n	8004834 <SysTick_CLKSourceConfig+0x40>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800481c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004820:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004824:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004828:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	f022 0204 	bic.w	r2, r2, #4
 8004832:	601a      	str	r2, [r3, #0]
  }
}
 8004834:	f107 070c 	add.w	r7, r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	08005240 	.word	0x08005240
 8004844:	20000000 	.word	0x20000000
 8004848:	20000538 	.word	0x20000538
 800484c:	2000053c 	.word	0x2000053c
 8004850:	2000059c 	.word	0x2000059c

08004854 <__libc_init_array>:
 8004854:	b570      	push	{r4, r5, r6, lr}
 8004856:	f245 2638 	movw	r6, #21048	; 0x5238
 800485a:	f245 2538 	movw	r5, #21048	; 0x5238
 800485e:	f6c0 0600 	movt	r6, #2048	; 0x800
 8004862:	f6c0 0500 	movt	r5, #2048	; 0x800
 8004866:	1b76      	subs	r6, r6, r5
 8004868:	10b6      	asrs	r6, r6, #2
 800486a:	d006      	beq.n	800487a <__libc_init_array+0x26>
 800486c:	2400      	movs	r4, #0
 800486e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004872:	3401      	adds	r4, #1
 8004874:	4798      	blx	r3
 8004876:	42a6      	cmp	r6, r4
 8004878:	d1f9      	bne.n	800486e <__libc_init_array+0x1a>
 800487a:	f245 263c 	movw	r6, #21052	; 0x523c
 800487e:	f245 2538 	movw	r5, #21048	; 0x5238
 8004882:	f6c0 0600 	movt	r6, #2048	; 0x800
 8004886:	f6c0 0500 	movt	r5, #2048	; 0x800
 800488a:	1b76      	subs	r6, r6, r5
 800488c:	f000 fcc8 	bl	8005220 <_init>
 8004890:	10b6      	asrs	r6, r6, #2
 8004892:	d006      	beq.n	80048a2 <__libc_init_array+0x4e>
 8004894:	2400      	movs	r4, #0
 8004896:	f855 3b04 	ldr.w	r3, [r5], #4
 800489a:	3401      	adds	r4, #1
 800489c:	4798      	blx	r3
 800489e:	42a6      	cmp	r6, r4
 80048a0:	d1f9      	bne.n	8004896 <__libc_init_array+0x42>
 80048a2:	bd70      	pop	{r4, r5, r6, pc}

080048a4 <cleanup_glue>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	460c      	mov	r4, r1
 80048a8:	6809      	ldr	r1, [r1, #0]
 80048aa:	4605      	mov	r5, r0
 80048ac:	b109      	cbz	r1, 80048b2 <cleanup_glue+0xe>
 80048ae:	f7ff fff9 	bl	80048a4 <cleanup_glue>
 80048b2:	4628      	mov	r0, r5
 80048b4:	4621      	mov	r1, r4
 80048b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048ba:	f000 b8cf 	b.w	8004a5c <_free_r>
 80048be:	bf00      	nop

080048c0 <_reclaim_reent>:
 80048c0:	f240 0334 	movw	r3, #52	; 0x34
 80048c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048c8:	b570      	push	{r4, r5, r6, lr}
 80048ca:	4605      	mov	r5, r0
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4298      	cmp	r0, r3
 80048d0:	d048      	beq.n	8004964 <_reclaim_reent+0xa4>
 80048d2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80048d4:	b1f2      	cbz	r2, 8004914 <_reclaim_reent+0x54>
 80048d6:	68d3      	ldr	r3, [r2, #12]
 80048d8:	b1bb      	cbz	r3, 800490a <_reclaim_reent+0x4a>
 80048da:	2200      	movs	r2, #0
 80048dc:	4616      	mov	r6, r2
 80048de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80048e2:	b909      	cbnz	r1, 80048e8 <_reclaim_reent+0x28>
 80048e4:	e008      	b.n	80048f8 <_reclaim_reent+0x38>
 80048e6:	4621      	mov	r1, r4
 80048e8:	680c      	ldr	r4, [r1, #0]
 80048ea:	4628      	mov	r0, r5
 80048ec:	f000 f8b6 	bl	8004a5c <_free_r>
 80048f0:	2c00      	cmp	r4, #0
 80048f2:	d1f8      	bne.n	80048e6 <_reclaim_reent+0x26>
 80048f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	3601      	adds	r6, #1
 80048fa:	2e20      	cmp	r6, #32
 80048fc:	4632      	mov	r2, r6
 80048fe:	d1ee      	bne.n	80048de <_reclaim_reent+0x1e>
 8004900:	4628      	mov	r0, r5
 8004902:	4619      	mov	r1, r3
 8004904:	f000 f8aa 	bl	8004a5c <_free_r>
 8004908:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800490a:	6811      	ldr	r1, [r2, #0]
 800490c:	b111      	cbz	r1, 8004914 <_reclaim_reent+0x54>
 800490e:	4628      	mov	r0, r5
 8004910:	f000 f8a4 	bl	8004a5c <_free_r>
 8004914:	6969      	ldr	r1, [r5, #20]
 8004916:	b111      	cbz	r1, 800491e <_reclaim_reent+0x5e>
 8004918:	4628      	mov	r0, r5
 800491a:	f000 f89f 	bl	8004a5c <_free_r>
 800491e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8004920:	b111      	cbz	r1, 8004928 <_reclaim_reent+0x68>
 8004922:	4628      	mov	r0, r5
 8004924:	f000 f89a 	bl	8004a5c <_free_r>
 8004928:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800492a:	b111      	cbz	r1, 8004932 <_reclaim_reent+0x72>
 800492c:	4628      	mov	r0, r5
 800492e:	f000 f895 	bl	8004a5c <_free_r>
 8004932:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8004934:	b111      	cbz	r1, 800493c <_reclaim_reent+0x7c>
 8004936:	4628      	mov	r0, r5
 8004938:	f000 f890 	bl	8004a5c <_free_r>
 800493c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800493e:	b111      	cbz	r1, 8004946 <_reclaim_reent+0x86>
 8004940:	4628      	mov	r0, r5
 8004942:	f000 f88b 	bl	8004a5c <_free_r>
 8004946:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8004948:	b12b      	cbz	r3, 8004956 <_reclaim_reent+0x96>
 800494a:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800494e:	b111      	cbz	r1, 8004956 <_reclaim_reent+0x96>
 8004950:	4628      	mov	r0, r5
 8004952:	f000 f883 	bl	8004a5c <_free_r>
 8004956:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8004958:	b111      	cbz	r1, 8004960 <_reclaim_reent+0xa0>
 800495a:	4628      	mov	r0, r5
 800495c:	f000 f87e 	bl	8004a5c <_free_r>
 8004960:	69ab      	ldr	r3, [r5, #24]
 8004962:	b903      	cbnz	r3, 8004966 <_reclaim_reent+0xa6>
 8004964:	bd70      	pop	{r4, r5, r6, pc}
 8004966:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004968:	4628      	mov	r0, r5
 800496a:	4798      	blx	r3
 800496c:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8004970:	2900      	cmp	r1, #0
 8004972:	d0f7      	beq.n	8004964 <_reclaim_reent+0xa4>
 8004974:	4628      	mov	r0, r5
 8004976:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800497a:	f7ff bf93 	b.w	80048a4 <cleanup_glue>
 800497e:	bf00      	nop

08004980 <_wrapup_reent>:
 8004980:	b570      	push	{r4, r5, r6, lr}
 8004982:	4606      	mov	r6, r0
 8004984:	b190      	cbz	r0, 80049ac <_wrapup_reent+0x2c>
 8004986:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8004988:	b15b      	cbz	r3, 80049a2 <_wrapup_reent+0x22>
 800498a:	685d      	ldr	r5, [r3, #4]
 800498c:	1e6c      	subs	r4, r5, #1
 800498e:	d408      	bmi.n	80049a2 <_wrapup_reent+0x22>
 8004990:	3502      	adds	r5, #2
 8004992:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8004996:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800499a:	3c01      	subs	r4, #1
 800499c:	4798      	blx	r3
 800499e:	1c63      	adds	r3, r4, #1
 80049a0:	d1f9      	bne.n	8004996 <_wrapup_reent+0x16>
 80049a2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80049a4:	b10b      	cbz	r3, 80049aa <_wrapup_reent+0x2a>
 80049a6:	4630      	mov	r0, r6
 80049a8:	4798      	blx	r3
 80049aa:	bd70      	pop	{r4, r5, r6, pc}
 80049ac:	f240 0334 	movw	r3, #52	; 0x34
 80049b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b4:	681e      	ldr	r6, [r3, #0]
 80049b6:	e7e6      	b.n	8004986 <_wrapup_reent+0x6>

080049b8 <_malloc_trim_r>:
 80049b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ba:	f240 1428 	movw	r4, #296	; 0x128
 80049be:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80049c2:	460f      	mov	r7, r1
 80049c4:	4605      	mov	r5, r0
 80049c6:	f000 fbd1 	bl	800516c <__malloc_lock>
 80049ca:	68a3      	ldr	r3, [r4, #8]
 80049cc:	4628      	mov	r0, r5
 80049ce:	685e      	ldr	r6, [r3, #4]
 80049d0:	f026 0603 	bic.w	r6, r6, #3
 80049d4:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 80049d8:	330f      	adds	r3, #15
 80049da:	1bdf      	subs	r7, r3, r7
 80049dc:	0b3f      	lsrs	r7, r7, #12
 80049de:	3f01      	subs	r7, #1
 80049e0:	033f      	lsls	r7, r7, #12
 80049e2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80049e6:	db07      	blt.n	80049f8 <_malloc_trim_r+0x40>
 80049e8:	2100      	movs	r1, #0
 80049ea:	f000 fbc3 	bl	8005174 <_sbrk_r>
 80049ee:	68a3      	ldr	r3, [r4, #8]
 80049f0:	199b      	adds	r3, r3, r6
 80049f2:	4298      	cmp	r0, r3
 80049f4:	4628      	mov	r0, r5
 80049f6:	d003      	beq.n	8004a00 <_malloc_trim_r+0x48>
 80049f8:	f000 fbba 	bl	8005170 <__malloc_unlock>
 80049fc:	2000      	movs	r0, #0
 80049fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a00:	4279      	negs	r1, r7
 8004a02:	f000 fbb7 	bl	8005174 <_sbrk_r>
 8004a06:	3001      	adds	r0, #1
 8004a08:	d010      	beq.n	8004a2c <_malloc_trim_r+0x74>
 8004a0a:	f240 5368 	movw	r3, #1384	; 0x568
 8004a0e:	68a1      	ldr	r1, [r4, #8]
 8004a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a14:	1bf6      	subs	r6, r6, r7
 8004a16:	4628      	mov	r0, r5
 8004a18:	f046 0601 	orr.w	r6, r6, #1
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	604e      	str	r6, [r1, #4]
 8004a20:	1bd7      	subs	r7, r2, r7
 8004a22:	601f      	str	r7, [r3, #0]
 8004a24:	f000 fba4 	bl	8005170 <__malloc_unlock>
 8004a28:	2001      	movs	r0, #1
 8004a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	4628      	mov	r0, r5
 8004a30:	f000 fba0 	bl	8005174 <_sbrk_r>
 8004a34:	68a3      	ldr	r3, [r4, #8]
 8004a36:	1ac2      	subs	r2, r0, r3
 8004a38:	2a0f      	cmp	r2, #15
 8004a3a:	dd0d      	ble.n	8004a58 <_malloc_trim_r+0xa0>
 8004a3c:	f240 5430 	movw	r4, #1328	; 0x530
 8004a40:	f240 5168 	movw	r1, #1384	; 0x568
 8004a44:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004a48:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004a4c:	f042 0201 	orr.w	r2, r2, #1
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	1ac0      	subs	r0, r0, r3
 8004a56:	6008      	str	r0, [r1, #0]
 8004a58:	4628      	mov	r0, r5
 8004a5a:	e7cd      	b.n	80049f8 <_malloc_trim_r+0x40>

08004a5c <_free_r>:
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5e:	460d      	mov	r5, r1
 8004a60:	4604      	mov	r4, r0
 8004a62:	2900      	cmp	r1, #0
 8004a64:	d075      	beq.n	8004b52 <_free_r+0xf6>
 8004a66:	f000 fb81 	bl	800516c <__malloc_lock>
 8004a6a:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8004a6e:	f240 1028 	movw	r0, #296	; 0x128
 8004a72:	f1a5 0108 	sub.w	r1, r5, #8
 8004a76:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004a7a:	f026 0301 	bic.w	r3, r6, #1
 8004a7e:	18ca      	adds	r2, r1, r3
 8004a80:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8004a84:	6857      	ldr	r7, [r2, #4]
 8004a86:	4594      	cmp	ip, r2
 8004a88:	f027 0703 	bic.w	r7, r7, #3
 8004a8c:	d07e      	beq.n	8004b8c <_free_r+0x130>
 8004a8e:	f016 0601 	ands.w	r6, r6, #1
 8004a92:	6057      	str	r7, [r2, #4]
 8004a94:	d04d      	beq.n	8004b32 <_free_r+0xd6>
 8004a96:	2600      	movs	r6, #0
 8004a98:	19d5      	adds	r5, r2, r7
 8004a9a:	686d      	ldr	r5, [r5, #4]
 8004a9c:	f015 0f01 	tst.w	r5, #1
 8004aa0:	d106      	bne.n	8004ab0 <_free_r+0x54>
 8004aa2:	19db      	adds	r3, r3, r7
 8004aa4:	6895      	ldr	r5, [r2, #8]
 8004aa6:	2e00      	cmp	r6, #0
 8004aa8:	d064      	beq.n	8004b74 <_free_r+0x118>
 8004aaa:	68d2      	ldr	r2, [r2, #12]
 8004aac:	60ea      	str	r2, [r5, #12]
 8004aae:	6095      	str	r5, [r2, #8]
 8004ab0:	f043 0201 	orr.w	r2, r3, #1
 8004ab4:	50cb      	str	r3, [r1, r3]
 8004ab6:	604a      	str	r2, [r1, #4]
 8004ab8:	2e00      	cmp	r6, #0
 8004aba:	d135      	bne.n	8004b28 <_free_r+0xcc>
 8004abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ac0:	d348      	bcc.n	8004b54 <_free_r+0xf8>
 8004ac2:	099e      	lsrs	r6, r3, #6
 8004ac4:	0a5a      	lsrs	r2, r3, #9
 8004ac6:	3638      	adds	r6, #56	; 0x38
 8004ac8:	00f5      	lsls	r5, r6, #3
 8004aca:	2a04      	cmp	r2, #4
 8004acc:	d916      	bls.n	8004afc <_free_r+0xa0>
 8004ace:	f102 065b 	add.w	r6, r2, #91	; 0x5b
 8004ad2:	00f5      	lsls	r5, r6, #3
 8004ad4:	2a14      	cmp	r2, #20
 8004ad6:	d911      	bls.n	8004afc <_free_r+0xa0>
 8004ad8:	0b1e      	lsrs	r6, r3, #12
 8004ada:	366e      	adds	r6, #110	; 0x6e
 8004adc:	00f5      	lsls	r5, r6, #3
 8004ade:	2a54      	cmp	r2, #84	; 0x54
 8004ae0:	d90c      	bls.n	8004afc <_free_r+0xa0>
 8004ae2:	0bde      	lsrs	r6, r3, #15
 8004ae4:	3677      	adds	r6, #119	; 0x77
 8004ae6:	00f5      	lsls	r5, r6, #3
 8004ae8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004aec:	d906      	bls.n	8004afc <_free_r+0xa0>
 8004aee:	f240 5554 	movw	r5, #1364	; 0x554
 8004af2:	42aa      	cmp	r2, r5
 8004af4:	d874      	bhi.n	8004be0 <_free_r+0x184>
 8004af6:	0c9e      	lsrs	r6, r3, #18
 8004af8:	367c      	adds	r6, #124	; 0x7c
 8004afa:	00f5      	lsls	r5, r6, #3
 8004afc:	1940      	adds	r0, r0, r5
 8004afe:	f240 1528 	movw	r5, #296	; 0x128
 8004b02:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8004b06:	6882      	ldr	r2, [r0, #8]
 8004b08:	4282      	cmp	r2, r0
 8004b0a:	d103      	bne.n	8004b14 <_free_r+0xb8>
 8004b0c:	e05f      	b.n	8004bce <_free_r+0x172>
 8004b0e:	6892      	ldr	r2, [r2, #8]
 8004b10:	4290      	cmp	r0, r2
 8004b12:	d004      	beq.n	8004b1e <_free_r+0xc2>
 8004b14:	6855      	ldr	r5, [r2, #4]
 8004b16:	f025 0503 	bic.w	r5, r5, #3
 8004b1a:	42ab      	cmp	r3, r5
 8004b1c:	d3f7      	bcc.n	8004b0e <_free_r+0xb2>
 8004b1e:	68d3      	ldr	r3, [r2, #12]
 8004b20:	60cb      	str	r3, [r1, #12]
 8004b22:	608a      	str	r2, [r1, #8]
 8004b24:	60d1      	str	r1, [r2, #12]
 8004b26:	6099      	str	r1, [r3, #8]
 8004b28:	4620      	mov	r0, r4
 8004b2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b2e:	f000 bb1f 	b.w	8005170 <__malloc_unlock>
 8004b32:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8004b36:	f100 0c08 	add.w	ip, r0, #8
 8004b3a:	1b49      	subs	r1, r1, r5
 8004b3c:	195b      	adds	r3, r3, r5
 8004b3e:	688d      	ldr	r5, [r1, #8]
 8004b40:	4565      	cmp	r5, ip
 8004b42:	d042      	beq.n	8004bca <_free_r+0x16e>
 8004b44:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8004b48:	f8c5 c00c 	str.w	ip, [r5, #12]
 8004b4c:	f8cc 5008 	str.w	r5, [ip, #8]
 8004b50:	e7a2      	b.n	8004a98 <_free_r+0x3c>
 8004b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b54:	08db      	lsrs	r3, r3, #3
 8004b56:	2501      	movs	r5, #1
 8004b58:	6846      	ldr	r6, [r0, #4]
 8004b5a:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8004b5e:	109b      	asrs	r3, r3, #2
 8004b60:	fa05 f303 	lsl.w	r3, r5, r3
 8004b64:	60ca      	str	r2, [r1, #12]
 8004b66:	6895      	ldr	r5, [r2, #8]
 8004b68:	4333      	orrs	r3, r6
 8004b6a:	6043      	str	r3, [r0, #4]
 8004b6c:	608d      	str	r5, [r1, #8]
 8004b6e:	60e9      	str	r1, [r5, #12]
 8004b70:	6091      	str	r1, [r2, #8]
 8004b72:	e7d9      	b.n	8004b28 <_free_r+0xcc>
 8004b74:	4f1c      	ldr	r7, [pc, #112]	; (8004be8 <_free_r+0x18c>)
 8004b76:	42bd      	cmp	r5, r7
 8004b78:	d197      	bne.n	8004aaa <_free_r+0x4e>
 8004b7a:	6141      	str	r1, [r0, #20]
 8004b7c:	f043 0201 	orr.w	r2, r3, #1
 8004b80:	6101      	str	r1, [r0, #16]
 8004b82:	60cd      	str	r5, [r1, #12]
 8004b84:	608d      	str	r5, [r1, #8]
 8004b86:	604a      	str	r2, [r1, #4]
 8004b88:	50cb      	str	r3, [r1, r3]
 8004b8a:	e7cd      	b.n	8004b28 <_free_r+0xcc>
 8004b8c:	07f2      	lsls	r2, r6, #31
 8004b8e:	443b      	add	r3, r7
 8004b90:	d407      	bmi.n	8004ba2 <_free_r+0x146>
 8004b92:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8004b96:	1a89      	subs	r1, r1, r2
 8004b98:	189b      	adds	r3, r3, r2
 8004b9a:	688d      	ldr	r5, [r1, #8]
 8004b9c:	68ca      	ldr	r2, [r1, #12]
 8004b9e:	60ea      	str	r2, [r5, #12]
 8004ba0:	6095      	str	r5, [r2, #8]
 8004ba2:	f240 5234 	movw	r2, #1332	; 0x534
 8004ba6:	f043 0501 	orr.w	r5, r3, #1
 8004baa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004bae:	604d      	str	r5, [r1, #4]
 8004bb0:	6081      	str	r1, [r0, #8]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d3b7      	bcc.n	8004b28 <_free_r+0xcc>
 8004bb8:	f240 5364 	movw	r3, #1380	; 0x564
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bc2:	6819      	ldr	r1, [r3, #0]
 8004bc4:	f7ff fef8 	bl	80049b8 <_malloc_trim_r>
 8004bc8:	e7ae      	b.n	8004b28 <_free_r+0xcc>
 8004bca:	2601      	movs	r6, #1
 8004bcc:	e764      	b.n	8004a98 <_free_r+0x3c>
 8004bce:	2701      	movs	r7, #1
 8004bd0:	6868      	ldr	r0, [r5, #4]
 8004bd2:	10b6      	asrs	r6, r6, #2
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	fa07 f606 	lsl.w	r6, r7, r6
 8004bda:	4330      	orrs	r0, r6
 8004bdc:	6068      	str	r0, [r5, #4]
 8004bde:	e79f      	b.n	8004b20 <_free_r+0xc4>
 8004be0:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 8004be4:	267e      	movs	r6, #126	; 0x7e
 8004be6:	e789      	b.n	8004afc <_free_r+0xa0>
 8004be8:	20000130 	.word	0x20000130

08004bec <_malloc_r>:
 8004bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf0:	f101 040b 	add.w	r4, r1, #11
 8004bf4:	2c16      	cmp	r4, #22
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	4606      	mov	r6, r0
 8004bfa:	d930      	bls.n	8004c5e <_malloc_r+0x72>
 8004bfc:	f024 0407 	bic.w	r4, r4, #7
 8004c00:	0fe3      	lsrs	r3, r4, #31
 8004c02:	428c      	cmp	r4, r1
 8004c04:	bf2c      	ite	cs
 8004c06:	4619      	movcs	r1, r3
 8004c08:	f043 0101 	orrcc.w	r1, r3, #1
 8004c0c:	2900      	cmp	r1, #0
 8004c0e:	d12f      	bne.n	8004c70 <_malloc_r+0x84>
 8004c10:	4630      	mov	r0, r6
 8004c12:	f000 faab 	bl	800516c <__malloc_lock>
 8004c16:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8004c1a:	d22d      	bcs.n	8004c78 <_malloc_r+0x8c>
 8004c1c:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8004c20:	f240 1528 	movw	r5, #296	; 0x128
 8004c24:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8004c28:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
 8004c2c:	68d3      	ldr	r3, [r2, #12]
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	f000 8223 	beq.w	800507a <_malloc_r+0x48e>
 8004c34:	685c      	ldr	r4, [r3, #4]
 8004c36:	f103 0708 	add.w	r7, r3, #8
 8004c3a:	68da      	ldr	r2, [r3, #12]
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	f024 0403 	bic.w	r4, r4, #3
 8004c42:	6899      	ldr	r1, [r3, #8]
 8004c44:	191b      	adds	r3, r3, r4
 8004c46:	685c      	ldr	r4, [r3, #4]
 8004c48:	60ca      	str	r2, [r1, #12]
 8004c4a:	f044 0401 	orr.w	r4, r4, #1
 8004c4e:	6091      	str	r1, [r2, #8]
 8004c50:	605c      	str	r4, [r3, #4]
 8004c52:	f000 fa8d 	bl	8005170 <__malloc_unlock>
 8004c56:	4638      	mov	r0, r7
 8004c58:	b003      	add	sp, #12
 8004c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c5e:	2300      	movs	r3, #0
 8004c60:	2410      	movs	r4, #16
 8004c62:	428c      	cmp	r4, r1
 8004c64:	bf2c      	ite	cs
 8004c66:	4619      	movcs	r1, r3
 8004c68:	f043 0101 	orrcc.w	r1, r3, #1
 8004c6c:	2900      	cmp	r1, #0
 8004c6e:	d0cf      	beq.n	8004c10 <_malloc_r+0x24>
 8004c70:	230c      	movs	r3, #12
 8004c72:	2700      	movs	r7, #0
 8004c74:	6033      	str	r3, [r6, #0]
 8004c76:	e7ee      	b.n	8004c56 <_malloc_r+0x6a>
 8004c78:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8004c7c:	bf04      	itt	eq
 8004c7e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8004c82:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8004c86:	f040 808c 	bne.w	8004da2 <_malloc_r+0x1b6>
 8004c8a:	f240 1528 	movw	r5, #296	; 0x128
 8004c8e:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8004c92:	1869      	adds	r1, r5, r1
 8004c94:	68cf      	ldr	r7, [r1, #12]
 8004c96:	42b9      	cmp	r1, r7
 8004c98:	d106      	bne.n	8004ca8 <_malloc_r+0xbc>
 8004c9a:	e00d      	b.n	8004cb8 <_malloc_r+0xcc>
 8004c9c:	2a00      	cmp	r2, #0
 8004c9e:	f280 8181 	bge.w	8004fa4 <_malloc_r+0x3b8>
 8004ca2:	68ff      	ldr	r7, [r7, #12]
 8004ca4:	42b9      	cmp	r1, r7
 8004ca6:	d007      	beq.n	8004cb8 <_malloc_r+0xcc>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	1b1a      	subs	r2, r3, r4
 8004cb0:	2a0f      	cmp	r2, #15
 8004cb2:	ddf3      	ble.n	8004c9c <_malloc_r+0xb0>
 8004cb4:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004cb8:	f10e 0e01 	add.w	lr, lr, #1
 8004cbc:	f240 1028 	movw	r0, #296	; 0x128
 8004cc0:	692f      	ldr	r7, [r5, #16]
 8004cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004cc6:	f100 0208 	add.w	r2, r0, #8
 8004cca:	4297      	cmp	r7, r2
 8004ccc:	bf08      	it	eq
 8004cce:	6843      	ldreq	r3, [r0, #4]
 8004cd0:	d026      	beq.n	8004d20 <_malloc_r+0x134>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f023 0c03 	bic.w	ip, r3, #3
 8004cd8:	ebc4 030c 	rsb	r3, r4, ip
 8004cdc:	2b0f      	cmp	r3, #15
 8004cde:	f300 819c 	bgt.w	800501a <_malloc_r+0x42e>
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	6142      	str	r2, [r0, #20]
 8004ce6:	6102      	str	r2, [r0, #16]
 8004ce8:	f280 8095 	bge.w	8004e16 <_malloc_r+0x22a>
 8004cec:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004cf0:	f080 8173 	bcs.w	8004fda <_malloc_r+0x3ee>
 8004cf4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8004cf8:	f04f 0801 	mov.w	r8, #1
 8004cfc:	6843      	ldr	r3, [r0, #4]
 8004cfe:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
 8004d02:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8004d06:	fa08 f80c 	lsl.w	r8, r8, ip
 8004d0a:	60f9      	str	r1, [r7, #12]
 8004d0c:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8004d10:	ea48 0303 	orr.w	r3, r8, r3
 8004d14:	6043      	str	r3, [r0, #4]
 8004d16:	f8c7 c008 	str.w	ip, [r7, #8]
 8004d1a:	f8cc 700c 	str.w	r7, [ip, #12]
 8004d1e:	608f      	str	r7, [r1, #8]
 8004d20:	2701      	movs	r7, #1
 8004d22:	ea4f 01ae 	mov.w	r1, lr, asr #2
 8004d26:	fa07 f701 	lsl.w	r7, r7, r1
 8004d2a:	429f      	cmp	r7, r3
 8004d2c:	d87e      	bhi.n	8004e2c <_malloc_r+0x240>
 8004d2e:	423b      	tst	r3, r7
 8004d30:	d106      	bne.n	8004d40 <_malloc_r+0x154>
 8004d32:	f02e 0e03 	bic.w	lr, lr, #3
 8004d36:	007f      	lsls	r7, r7, #1
 8004d38:	f10e 0e04 	add.w	lr, lr, #4
 8004d3c:	423b      	tst	r3, r7
 8004d3e:	d0fa      	beq.n	8004d36 <_malloc_r+0x14a>
 8004d40:	eb05 09ce 	add.w	r9, r5, lr, lsl #3
 8004d44:	46f0      	mov	r8, lr
 8004d46:	46cc      	mov	ip, r9
 8004d48:	f8dc 000c 	ldr.w	r0, [ip, #12]
 8004d4c:	4584      	cmp	ip, r0
 8004d4e:	d107      	bne.n	8004d60 <_malloc_r+0x174>
 8004d50:	e174      	b.n	800503c <_malloc_r+0x450>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f280 819b 	bge.w	800508e <_malloc_r+0x4a2>
 8004d58:	68c0      	ldr	r0, [r0, #12]
 8004d5a:	4584      	cmp	ip, r0
 8004d5c:	f000 816e 	beq.w	800503c <_malloc_r+0x450>
 8004d60:	6841      	ldr	r1, [r0, #4]
 8004d62:	f021 0103 	bic.w	r1, r1, #3
 8004d66:	1b0b      	subs	r3, r1, r4
 8004d68:	2b0f      	cmp	r3, #15
 8004d6a:	ddf2      	ble.n	8004d52 <_malloc_r+0x166>
 8004d6c:	4607      	mov	r7, r0
 8004d6e:	1901      	adds	r1, r0, r4
 8004d70:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8004d74:	f044 0801 	orr.w	r8, r4, #1
 8004d78:	f857 4f08 	ldr.w	r4, [r7, #8]!
 8004d7c:	f043 0c01 	orr.w	ip, r3, #1
 8004d80:	f8c0 8004 	str.w	r8, [r0, #4]
 8004d84:	4630      	mov	r0, r6
 8004d86:	f8c1 c004 	str.w	ip, [r1, #4]
 8004d8a:	f8c4 e00c 	str.w	lr, [r4, #12]
 8004d8e:	f8ce 4008 	str.w	r4, [lr, #8]
 8004d92:	6169      	str	r1, [r5, #20]
 8004d94:	6129      	str	r1, [r5, #16]
 8004d96:	60ca      	str	r2, [r1, #12]
 8004d98:	608a      	str	r2, [r1, #8]
 8004d9a:	50cb      	str	r3, [r1, r3]
 8004d9c:	f000 f9e8 	bl	8005170 <__malloc_unlock>
 8004da0:	e759      	b.n	8004c56 <_malloc_r+0x6a>
 8004da2:	f1be 0f04 	cmp.w	lr, #4
 8004da6:	bf9e      	ittt	ls
 8004da8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8004dac:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8004db0:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004db4:	f67f af69 	bls.w	8004c8a <_malloc_r+0x9e>
 8004db8:	f1be 0f14 	cmp.w	lr, #20
 8004dbc:	bf9c      	itt	ls
 8004dbe:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8004dc2:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004dc6:	f67f af60 	bls.w	8004c8a <_malloc_r+0x9e>
 8004dca:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8004dce:	bf9e      	ittt	ls
 8004dd0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8004dd4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8004dd8:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004ddc:	f67f af55 	bls.w	8004c8a <_malloc_r+0x9e>
 8004de0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8004de4:	bf9e      	ittt	ls
 8004de6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8004dea:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8004dee:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004df2:	f67f af4a 	bls.w	8004c8a <_malloc_r+0x9e>
 8004df6:	f240 5354 	movw	r3, #1364	; 0x554
 8004dfa:	459e      	cmp	lr, r3
 8004dfc:	bf95      	itete	ls
 8004dfe:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8004e02:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8004e06:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8004e0a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8004e0e:	bf98      	it	ls
 8004e10:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8004e14:	e739      	b.n	8004c8a <_malloc_r+0x9e>
 8004e16:	eb07 030c 	add.w	r3, r7, ip
 8004e1a:	4630      	mov	r0, r6
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	605a      	str	r2, [r3, #4]
 8004e26:	f000 f9a3 	bl	8005170 <__malloc_unlock>
 8004e2a:	e714      	b.n	8004c56 <_malloc_r+0x6a>
 8004e2c:	68af      	ldr	r7, [r5, #8]
 8004e2e:	f240 1328 	movw	r3, #296	; 0x128
 8004e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	f022 0803 	bic.w	r8, r2, #3
 8004e3c:	4544      	cmp	r4, r8
 8004e3e:	ebc4 0208 	rsb	r2, r4, r8
 8004e42:	bf94      	ite	ls
 8004e44:	2100      	movls	r1, #0
 8004e46:	2101      	movhi	r1, #1
 8004e48:	2a0f      	cmp	r2, #15
 8004e4a:	bfd8      	it	le
 8004e4c:	f041 0101 	orrle.w	r1, r1, #1
 8004e50:	2900      	cmp	r1, #0
 8004e52:	f000 80b5 	beq.w	8004fc0 <_malloc_r+0x3d4>
 8004e56:	f240 5a64 	movw	sl, #1380	; 0x564
 8004e5a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8004e5e:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8004e62:	3201      	adds	r2, #1
 8004e64:	f8da 3000 	ldr.w	r3, [sl]
 8004e68:	4423      	add	r3, r4
 8004e6a:	bf08      	it	eq
 8004e6c:	f103 0b10 	addeq.w	fp, r3, #16
 8004e70:	d006      	beq.n	8004e80 <_malloc_r+0x294>
 8004e72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e76:	330f      	adds	r3, #15
 8004e78:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
 8004e7c:	f023 0b1f 	bic.w	fp, r3, #31
 8004e80:	4630      	mov	r0, r6
 8004e82:	4659      	mov	r1, fp
 8004e84:	f000 f976 	bl	8005174 <_sbrk_r>
 8004e88:	1c42      	adds	r2, r0, #1
 8004e8a:	4681      	mov	r9, r0
 8004e8c:	f000 8131 	beq.w	80050f2 <_malloc_r+0x506>
 8004e90:	eb07 0308 	add.w	r3, r7, r8
 8004e94:	4283      	cmp	r3, r0
 8004e96:	f200 8106 	bhi.w	80050a6 <_malloc_r+0x4ba>
 8004e9a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004e9e:	454b      	cmp	r3, r9
 8004ea0:	445a      	add	r2, fp
 8004ea2:	f8ca 2004 	str.w	r2, [sl, #4]
 8004ea6:	f000 8131 	beq.w	800510c <_malloc_r+0x520>
 8004eaa:	f8d5 0408 	ldr.w	r0, [r5, #1032]	; 0x408
 8004eae:	f240 1128 	movw	r1, #296	; 0x128
 8004eb2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004eb6:	3001      	adds	r0, #1
 8004eb8:	4630      	mov	r0, r6
 8004eba:	bf17      	itett	ne
 8004ebc:	ebc3 0309 	rsbne	r3, r3, r9
 8004ec0:	f8c1 9408 	streq.w	r9, [r1, #1032]	; 0x408
 8004ec4:	18d2      	addne	r2, r2, r3
 8004ec6:	f8ca 2004 	strne.w	r2, [sl, #4]
 8004eca:	f019 0307 	ands.w	r3, r9, #7
 8004ece:	bf1f      	itttt	ne
 8004ed0:	f1c3 0208 	rsbne	r2, r3, #8
 8004ed4:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8004ed8:	4491      	addne	r9, r2
 8004eda:	f103 0208 	addne.w	r2, r3, #8
 8004ede:	eb09 030b 	add.w	r3, r9, fp
 8004ee2:	bf08      	it	eq
 8004ee4:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8004ee8:	051b      	lsls	r3, r3, #20
 8004eea:	0d1b      	lsrs	r3, r3, #20
 8004eec:	ebc3 0b02 	rsb	fp, r3, r2
 8004ef0:	4659      	mov	r1, fp
 8004ef2:	f000 f93f 	bl	8005174 <_sbrk_r>
 8004ef6:	1c43      	adds	r3, r0, #1
 8004ef8:	f000 811d 	beq.w	8005136 <_malloc_r+0x54a>
 8004efc:	ebc9 0100 	rsb	r1, r9, r0
 8004f00:	4459      	add	r1, fp
 8004f02:	f041 0101 	orr.w	r1, r1, #1
 8004f06:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004f0a:	42af      	cmp	r7, r5
 8004f0c:	f240 5364 	movw	r3, #1380	; 0x564
 8004f10:	f8c5 9008 	str.w	r9, [r5, #8]
 8004f14:	445a      	add	r2, fp
 8004f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f1a:	f8c9 1004 	str.w	r1, [r9, #4]
 8004f1e:	f8ca 2004 	str.w	r2, [sl, #4]
 8004f22:	d019      	beq.n	8004f58 <_malloc_r+0x36c>
 8004f24:	f1b8 0f0f 	cmp.w	r8, #15
 8004f28:	f240 80dd 	bls.w	80050e6 <_malloc_r+0x4fa>
 8004f2c:	f1a8 010c 	sub.w	r1, r8, #12
 8004f30:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8004f34:	f021 0107 	bic.w	r1, r1, #7
 8004f38:	f04f 0e05 	mov.w	lr, #5
 8004f3c:	1878      	adds	r0, r7, r1
 8004f3e:	290f      	cmp	r1, #15
 8004f40:	f00c 0c01 	and.w	ip, ip, #1
 8004f44:	ea41 0c0c 	orr.w	ip, r1, ip
 8004f48:	f8c7 c004 	str.w	ip, [r7, #4]
 8004f4c:	f8c0 e004 	str.w	lr, [r0, #4]
 8004f50:	f8c0 e008 	str.w	lr, [r0, #8]
 8004f54:	f200 80e6 	bhi.w	8005124 <_malloc_r+0x538>
 8004f58:	f240 5364 	movw	r3, #1380	; 0x564
 8004f5c:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 8004f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f64:	68af      	ldr	r7, [r5, #8]
 8004f66:	428a      	cmp	r2, r1
 8004f68:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 8004f6c:	bf88      	it	hi
 8004f6e:	62da      	strhi	r2, [r3, #44]	; 0x2c
 8004f70:	f240 5364 	movw	r3, #1380	; 0x564
 8004f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f78:	428a      	cmp	r2, r1
 8004f7a:	bf88      	it	hi
 8004f7c:	631a      	strhi	r2, [r3, #48]	; 0x30
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f023 0303 	bic.w	r3, r3, #3
 8004f84:	429c      	cmp	r4, r3
 8004f86:	ebc4 0203 	rsb	r2, r4, r3
 8004f8a:	bf94      	ite	ls
 8004f8c:	2300      	movls	r3, #0
 8004f8e:	2301      	movhi	r3, #1
 8004f90:	2a0f      	cmp	r2, #15
 8004f92:	bfd8      	it	le
 8004f94:	f043 0301 	orrle.w	r3, r3, #1
 8004f98:	b193      	cbz	r3, 8004fc0 <_malloc_r+0x3d4>
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	2700      	movs	r7, #0
 8004f9e:	f000 f8e7 	bl	8005170 <__malloc_unlock>
 8004fa2:	e658      	b.n	8004c56 <_malloc_r+0x6a>
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	68b9      	ldr	r1, [r7, #8]
 8004faa:	4630      	mov	r0, r6
 8004fac:	685c      	ldr	r4, [r3, #4]
 8004fae:	3708      	adds	r7, #8
 8004fb0:	60ca      	str	r2, [r1, #12]
 8004fb2:	f044 0401 	orr.w	r4, r4, #1
 8004fb6:	6091      	str	r1, [r2, #8]
 8004fb8:	605c      	str	r4, [r3, #4]
 8004fba:	f000 f8d9 	bl	8005170 <__malloc_unlock>
 8004fbe:	e64a      	b.n	8004c56 <_malloc_r+0x6a>
 8004fc0:	193b      	adds	r3, r7, r4
 8004fc2:	f042 0201 	orr.w	r2, r2, #1
 8004fc6:	f044 0401 	orr.w	r4, r4, #1
 8004fca:	4630      	mov	r0, r6
 8004fcc:	607c      	str	r4, [r7, #4]
 8004fce:	3708      	adds	r7, #8
 8004fd0:	605a      	str	r2, [r3, #4]
 8004fd2:	60ab      	str	r3, [r5, #8]
 8004fd4:	f000 f8cc 	bl	8005170 <__malloc_unlock>
 8004fd8:	e63d      	b.n	8004c56 <_malloc_r+0x6a>
 8004fda:	ea4f 235c 	mov.w	r3, ip, lsr #9
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d95c      	bls.n	800509c <_malloc_r+0x4b0>
 8004fe2:	2b14      	cmp	r3, #20
 8004fe4:	d878      	bhi.n	80050d8 <_malloc_r+0x4ec>
 8004fe6:	335b      	adds	r3, #91	; 0x5b
 8004fe8:	00d8      	lsls	r0, r3, #3
 8004fea:	1828      	adds	r0, r5, r0
 8004fec:	f240 1828 	movw	r8, #296	; 0x128
 8004ff0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8004ff4:	6881      	ldr	r1, [r0, #8]
 8004ff6:	4281      	cmp	r1, r0
 8004ff8:	d103      	bne.n	8005002 <_malloc_r+0x416>
 8004ffa:	e060      	b.n	80050be <_malloc_r+0x4d2>
 8004ffc:	6889      	ldr	r1, [r1, #8]
 8004ffe:	4288      	cmp	r0, r1
 8005000:	d004      	beq.n	800500c <_malloc_r+0x420>
 8005002:	684b      	ldr	r3, [r1, #4]
 8005004:	f023 0303 	bic.w	r3, r3, #3
 8005008:	459c      	cmp	ip, r3
 800500a:	d3f7      	bcc.n	8004ffc <_malloc_r+0x410>
 800500c:	68c8      	ldr	r0, [r1, #12]
 800500e:	686b      	ldr	r3, [r5, #4]
 8005010:	60f8      	str	r0, [r7, #12]
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	60cf      	str	r7, [r1, #12]
 8005016:	6087      	str	r7, [r0, #8]
 8005018:	e682      	b.n	8004d20 <_malloc_r+0x134>
 800501a:	1939      	adds	r1, r7, r4
 800501c:	f043 0501 	orr.w	r5, r3, #1
 8005020:	6141      	str	r1, [r0, #20]
 8005022:	f044 0401 	orr.w	r4, r4, #1
 8005026:	6101      	str	r1, [r0, #16]
 8005028:	4630      	mov	r0, r6
 800502a:	607c      	str	r4, [r7, #4]
 800502c:	3708      	adds	r7, #8
 800502e:	60ca      	str	r2, [r1, #12]
 8005030:	608a      	str	r2, [r1, #8]
 8005032:	604d      	str	r5, [r1, #4]
 8005034:	50cb      	str	r3, [r1, r3]
 8005036:	f000 f89b 	bl	8005170 <__malloc_unlock>
 800503a:	e60c      	b.n	8004c56 <_malloc_r+0x6a>
 800503c:	f108 0801 	add.w	r8, r8, #1
 8005040:	f10c 0c08 	add.w	ip, ip, #8
 8005044:	f018 0f03 	tst.w	r8, #3
 8005048:	f47f ae7e 	bne.w	8004d48 <_malloc_r+0x15c>
 800504c:	464b      	mov	r3, r9
 800504e:	f01e 0f03 	tst.w	lr, #3
 8005052:	f1a3 0108 	sub.w	r1, r3, #8
 8005056:	f10e 3eff 	add.w	lr, lr, #4294967295
 800505a:	d079      	beq.n	8005150 <_malloc_r+0x564>
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	428b      	cmp	r3, r1
 8005060:	d0f5      	beq.n	800504e <_malloc_r+0x462>
 8005062:	686b      	ldr	r3, [r5, #4]
 8005064:	007f      	lsls	r7, r7, #1
 8005066:	429f      	cmp	r7, r3
 8005068:	f63f aee0 	bhi.w	8004e2c <_malloc_r+0x240>
 800506c:	2f00      	cmp	r7, #0
 800506e:	f43f aedd 	beq.w	8004e2c <_malloc_r+0x240>
 8005072:	421f      	tst	r7, r3
 8005074:	d071      	beq.n	800515a <_malloc_r+0x56e>
 8005076:	46c6      	mov	lr, r8
 8005078:	e662      	b.n	8004d40 <_malloc_r+0x154>
 800507a:	f103 0208 	add.w	r2, r3, #8
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	429a      	cmp	r2, r3
 8005082:	bf08      	it	eq
 8005084:	f10e 0e02 	addeq.w	lr, lr, #2
 8005088:	f43f ae18 	beq.w	8004cbc <_malloc_r+0xd0>
 800508c:	e5d2      	b.n	8004c34 <_malloc_r+0x48>
 800508e:	4607      	mov	r7, r0
 8005090:	1843      	adds	r3, r0, r1
 8005092:	68c2      	ldr	r2, [r0, #12]
 8005094:	4630      	mov	r0, r6
 8005096:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800509a:	e5d4      	b.n	8004c46 <_malloc_r+0x5a>
 800509c:	ea4f 139c 	mov.w	r3, ip, lsr #6
 80050a0:	3338      	adds	r3, #56	; 0x38
 80050a2:	00d8      	lsls	r0, r3, #3
 80050a4:	e7a1      	b.n	8004fea <_malloc_r+0x3fe>
 80050a6:	42af      	cmp	r7, r5
 80050a8:	f240 1228 	movw	r2, #296	; 0x128
 80050ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80050b0:	f43f aef3 	beq.w	8004e9a <_malloc_r+0x2ae>
 80050b4:	6897      	ldr	r7, [r2, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f023 0303 	bic.w	r3, r3, #3
 80050bc:	e762      	b.n	8004f84 <_malloc_r+0x398>
 80050be:	f04f 0901 	mov.w	r9, #1
 80050c2:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80050c6:	109b      	asrs	r3, r3, #2
 80050c8:	4608      	mov	r0, r1
 80050ca:	fa09 f303 	lsl.w	r3, r9, r3
 80050ce:	ea43 030c 	orr.w	r3, r3, ip
 80050d2:	f8c8 3004 	str.w	r3, [r8, #4]
 80050d6:	e79b      	b.n	8005010 <_malloc_r+0x424>
 80050d8:	2b54      	cmp	r3, #84	; 0x54
 80050da:	d80f      	bhi.n	80050fc <_malloc_r+0x510>
 80050dc:	ea4f 331c 	mov.w	r3, ip, lsr #12
 80050e0:	336e      	adds	r3, #110	; 0x6e
 80050e2:	00d8      	lsls	r0, r3, #3
 80050e4:	e781      	b.n	8004fea <_malloc_r+0x3fe>
 80050e6:	2301      	movs	r3, #1
 80050e8:	464f      	mov	r7, r9
 80050ea:	f8c9 3004 	str.w	r3, [r9, #4]
 80050ee:	2300      	movs	r3, #0
 80050f0:	e748      	b.n	8004f84 <_malloc_r+0x398>
 80050f2:	68af      	ldr	r7, [r5, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f023 0303 	bic.w	r3, r3, #3
 80050fa:	e743      	b.n	8004f84 <_malloc_r+0x398>
 80050fc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005100:	d81d      	bhi.n	800513e <_malloc_r+0x552>
 8005102:	ea4f 33dc 	mov.w	r3, ip, lsr #15
 8005106:	3377      	adds	r3, #119	; 0x77
 8005108:	00d8      	lsls	r0, r3, #3
 800510a:	e76e      	b.n	8004fea <_malloc_r+0x3fe>
 800510c:	0519      	lsls	r1, r3, #20
 800510e:	0d09      	lsrs	r1, r1, #20
 8005110:	2900      	cmp	r1, #0
 8005112:	f47f aeca 	bne.w	8004eaa <_malloc_r+0x2be>
 8005116:	68ab      	ldr	r3, [r5, #8]
 8005118:	eb0b 0108 	add.w	r1, fp, r8
 800511c:	f041 0101 	orr.w	r1, r1, #1
 8005120:	6059      	str	r1, [r3, #4]
 8005122:	e719      	b.n	8004f58 <_malloc_r+0x36c>
 8005124:	4630      	mov	r0, r6
 8005126:	f107 0108 	add.w	r1, r7, #8
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	f7ff fc96 	bl	8004a5c <_free_r>
 8005130:	9b01      	ldr	r3, [sp, #4]
 8005132:	685a      	ldr	r2, [r3, #4]
 8005134:	e710      	b.n	8004f58 <_malloc_r+0x36c>
 8005136:	2101      	movs	r1, #1
 8005138:	f04f 0b00 	mov.w	fp, #0
 800513c:	e6e3      	b.n	8004f06 <_malloc_r+0x31a>
 800513e:	f240 5154 	movw	r1, #1364	; 0x554
 8005142:	428b      	cmp	r3, r1
 8005144:	d80d      	bhi.n	8005162 <_malloc_r+0x576>
 8005146:	ea4f 439c 	mov.w	r3, ip, lsr #18
 800514a:	337c      	adds	r3, #124	; 0x7c
 800514c:	00d8      	lsls	r0, r3, #3
 800514e:	e74c      	b.n	8004fea <_malloc_r+0x3fe>
 8005150:	686b      	ldr	r3, [r5, #4]
 8005152:	ea23 0307 	bic.w	r3, r3, r7
 8005156:	606b      	str	r3, [r5, #4]
 8005158:	e784      	b.n	8005064 <_malloc_r+0x478>
 800515a:	007f      	lsls	r7, r7, #1
 800515c:	f108 0804 	add.w	r8, r8, #4
 8005160:	e787      	b.n	8005072 <_malloc_r+0x486>
 8005162:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 8005166:	237e      	movs	r3, #126	; 0x7e
 8005168:	e73f      	b.n	8004fea <_malloc_r+0x3fe>
 800516a:	bf00      	nop

0800516c <__malloc_lock>:
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop

08005170 <__malloc_unlock>:
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop

08005174 <_sbrk_r>:
 8005174:	b538      	push	{r3, r4, r5, lr}
 8005176:	f240 5498 	movw	r4, #1432	; 0x598
 800517a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800517e:	4605      	mov	r5, r0
 8005180:	4608      	mov	r0, r1
 8005182:	2300      	movs	r3, #0
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	f7fb fdab 	bl	8000ce0 <_sbrk>
 800518a:	1c43      	adds	r3, r0, #1
 800518c:	d000      	beq.n	8005190 <_sbrk_r+0x1c>
 800518e:	bd38      	pop	{r3, r4, r5, pc}
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d0fb      	beq.n	800518e <_sbrk_r+0x1a>
 8005196:	602b      	str	r3, [r5, #0]
 8005198:	bd38      	pop	{r3, r4, r5, pc}
 800519a:	bf00      	nop

0800519c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800519c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800519e:	f000 b804 	b.w	80051aa <LoopCopyDataInit>

080051a2 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80051a2:	4b0d      	ldr	r3, [pc, #52]	; (80051d8 <LoopFillZerobss+0x16>)
  ldr  r3, [r3, r1]
 80051a4:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80051a6:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80051a8:	3104      	adds	r1, #4

080051aa <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80051aa:	480c      	ldr	r0, [pc, #48]	; (80051dc <LoopFillZerobss+0x1a>)
  ldr  r3, =_edata
 80051ac:	4b0c      	ldr	r3, [pc, #48]	; (80051e0 <LoopFillZerobss+0x1e>)
  adds  r2, r0, r1
 80051ae:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80051b0:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80051b2:	f4ff aff6 	bcc.w	80051a2 <CopyDataInit>
  ldr  r2, =_sbss
 80051b6:	4a0b      	ldr	r2, [pc, #44]	; (80051e4 <LoopFillZerobss+0x22>)
  b  LoopFillZerobss
 80051b8:	f000 b803 	b.w	80051c2 <LoopFillZerobss>

080051bc <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80051bc:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80051be:	f842 3b04 	str.w	r3, [r2], #4

080051c2 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80051c2:	4b09      	ldr	r3, [pc, #36]	; (80051e8 <LoopFillZerobss+0x26>)
  cmp  r2, r3
 80051c4:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80051c6:	f4ff aff9 	bcc.w	80051bc <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80051ca:	f7fb fe53 	bl	8000e74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051ce:	f7ff fb41 	bl	8004854 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051d2:	f7fb f80d 	bl	80001f0 <main>
  bx  lr    
 80051d6:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80051d8:	08005240 	.word	0x08005240
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80051dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80051e0:	20000538 	.word	0x20000538
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80051e4:	2000053c 	.word	0x2000053c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80051e8:	2000059c 	.word	0x2000059c

080051ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051ec:	f7ff bffe 	b.w	80051ec <ADC_IRQHandler>
 80051f0:	74697865 	.word	0x74697865
 80051f4:	00000000 	.word	0x00000000
 80051f8:	70616548 	.word	0x70616548
 80051fc:	646e6120 	.word	0x646e6120
 8005200:	61747320 	.word	0x61747320
 8005204:	63206b63 	.word	0x63206b63
 8005208:	696c6c6f 	.word	0x696c6c6f
 800520c:	6e6f6973 	.word	0x6e6f6973
 8005210:	0000000a 	.word	0x0000000a

08005214 <_global_impure_ptr>:
 8005214:	20000038 00000043                       8.. C...

0800521c <__EH_FRAME_BEGIN__>:
 800521c:	00000000                                ....

08005220 <_init>:
 8005220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005222:	bf00      	nop
 8005224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005226:	bc08      	pop	{r3}
 8005228:	469e      	mov	lr, r3
 800522a:	4770      	bx	lr

0800522c <_fini>:
 800522c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800522e:	bf00      	nop
 8005230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005232:	bc08      	pop	{r3}
 8005234:	469e      	mov	lr, r3
 8005236:	4770      	bx	lr
