Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  2 17:20:59 2021
| Host         : DESKTOP-U11FC4T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Beispielrechner_System_timing_summary_routed.rpt -pb Beispielrechner_System_timing_summary_routed.pb -rpx Beispielrechner_System_timing_summary_routed.rpx -warn_on_violation
| Design       : Beispielrechner_System
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.231        0.000                      0                 3941        0.093        0.000                      0                 3941        3.000        0.000                       0                  1420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clkin_pin  {0.000 5.000}      10.000          100.000         
  CLK      {0.000 8.333}      16.667          60.000          
  clkfb    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin_pin                                                                                                                                                       3.000        0.000                       0                     1  
  CLK               1.231        0.000                      0                 3941        0.093        0.000                      0                 3941        7.083        0.000                       0                  1417  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin_pin
  To Clock:  clkin_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKIN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.363ns  (logic 4.986ns (32.455%)  route 10.377ns (67.545%))
  Logic Levels:           23  (CARRY4=9 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 22.409 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           0.566    12.826    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.124    12.950 f  Processor_Inst/core/mem_reg_0_i_3__0/O
                         net (fo=10, routed)          1.183    14.133    Processor_Inst/core/mem_reg_0_i_3__0_n_0
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.124    14.257 f  Processor_Inst/core/mem_reg_0_i_2__0/O
                         net (fo=37, routed)          1.158    15.415    Processor_Inst/core/FSM_sequential_state_reg[0]
    SLICE_X13Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.539 r  Processor_Inst/core/FSM_sequential_state[1]_i_11/O
                         net (fo=2, routed)           0.414    15.953    Processor_Inst/core/FSM_sequential_state[1]_i_11_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I3_O)        0.124    16.077 r  Processor_Inst/core/DataPath.Instruction_R[25]_i_5/O
                         net (fo=28, routed)          0.653    16.730    Processor_Inst/core/S1_ACK_I
    SLICE_X28Y8          LUT6 (Prop_lut6_I4_O)        0.124    16.854 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[31]_i_19/O
                         net (fo=1, routed)           0.648    17.502    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[1]_4
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.124    17.626 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[31]_i_5/O
                         net (fo=79, routed)          0.657    18.283    Processor_Inst/core/DataPath.ALU.div/PC_Sel[0]
    SLICE_X34Y7          LUT3 (Prop_lut3_I0_O)        0.124    18.407 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[2]_i_6/O
                         net (fo=1, routed)           0.000    18.407    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[2]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.940 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.940    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[2]_i_3_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.057 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.057    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[8]_i_3_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.174 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.174    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[12]_i_3_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.291 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.291    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[16]_i_3_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.408 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.408    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[20]_i_3_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.525 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.525    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[24]_i_3_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.642 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.642    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[27]_i_5_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.965 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[31]_i_20/O[1]
                         net (fo=1, routed)           0.458    20.423    Processor_Inst/core/DataPath.ALU.div_n_115
    SLICE_X35Y15         LUT4 (Prop_lut4_I2_O)        0.301    20.724 r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC[30]_i_2/O
                         net (fo=1, routed)           0.408    21.132    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[30]
    SLICE_X35Y16         LUT6 (Prop_lut6_I5_O)        0.332    21.464 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[30]_i_1/O
                         net (fo=1, routed)           0.000    21.464    Processor_Inst/core/DataPath.ALU.div_n_8
    SLICE_X35Y16         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.437    22.409    Processor_Inst/core/CLK_BUFG
    SLICE_X35Y16         FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]/C
                         clock pessimism              0.327    22.736    
                         clock uncertainty           -0.072    22.664    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.031    22.695    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[30]
  -------------------------------------------------------------------
                         required time                         22.695    
                         arrival time                         -21.464    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.069ns  (logic 2.998ns (19.896%)  route 12.071ns (80.104%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.280    20.188    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.312 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_5/O
                         net (fo=4, routed)           0.858    21.170    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/DIC1
    SLICE_X30Y9          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.443    22.415    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y9          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.312    22.727    
                         clock uncertainty           -0.072    22.655    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    22.406    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.029ns  (logic 2.998ns (19.949%)  route 12.031ns (80.051%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 22.417 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.023    19.931    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.055 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           1.075    21.130    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/DIA1
    SLICE_X30Y3          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.445    22.417    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/WCLK
    SLICE_X30Y3          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.312    22.729    
                         clock uncertainty           -0.072    22.657    
    SLICE_X30Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    22.399    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 2.998ns (19.880%)  route 12.082ns (80.120%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 22.417 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.089    19.997    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124    20.121 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29_i_2/O
                         net (fo=4, routed)           1.060    21.182    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/DIA0
    SLICE_X30Y6          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.445    22.417    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/WCLK
    SLICE_X30Y6          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.312    22.729    
                         clock uncertainty           -0.072    22.657    
    SLICE_X30Y6          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    22.496    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         22.496    
                         arrival time                         -21.182    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.929ns  (logic 2.998ns (20.082%)  route 11.931ns (79.918%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 22.414 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.280    20.188    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.312 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_5/O
                         net (fo=4, routed)           0.718    21.030    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/DIC1
    SLICE_X30Y11         RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.442    22.414    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/WCLK
    SLICE_X30Y11         RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.312    22.726    
                         clock uncertainty           -0.072    22.654    
    SLICE_X30Y11         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    22.405    Processor_Inst/core/DataPath.Registers.regs_reg_r4_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         22.405    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.907ns  (logic 2.998ns (20.112%)  route 11.909ns (79.888%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.280    20.188    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.312 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_5/O
                         net (fo=4, routed)           0.696    21.008    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/DIC1
    SLICE_X30Y10         RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.443    22.415    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/WCLK
    SLICE_X30Y10         RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.312    22.727    
                         clock uncertainty           -0.072    22.655    
    SLICE_X30Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    22.406    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         22.406    
                         arrival time                         -21.008    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 2.998ns (20.063%)  route 11.945ns (79.937%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 22.415 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.261    20.169    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I2_O)        0.124    20.293 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_6/O
                         net (fo=4, routed)           0.751    21.044    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/DIC0
    SLICE_X30Y9          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.443    22.415    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y9          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.312    22.727    
                         clock uncertainty           -0.072    22.655    
    SLICE_X30Y9          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    22.480    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                         -21.044    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.928ns  (logic 2.998ns (20.083%)  route 11.930ns (79.917%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 22.416 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.090    19.998    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.122 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_2/O
                         net (fo=4, routed)           0.907    21.029    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/DIA0
    SLICE_X30Y7          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.444    22.416    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/WCLK
    SLICE_X30Y7          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA/CLK
                         clock pessimism              0.312    22.728    
                         clock uncertainty           -0.072    22.656    
    SLICE_X30Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    22.495    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -21.029    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.831ns  (logic 2.998ns (20.215%)  route 11.833ns (79.785%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 22.416 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.133    20.042    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    20.166 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23_i_1/O
                         net (fo=4, routed)           0.766    20.932    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/DIA1
    SLICE_X30Y7          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.444    22.416    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/WCLK
    SLICE_X30Y7          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.312    22.728    
                         clock uncertainty           -0.072    22.656    
    SLICE_X30Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    22.398    Processor_Inst/core/DataPath.Registers.regs_reg_r3_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -20.932    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK rise@16.667ns - CLK rise@0.000ns)
  Data Path Delay:        14.814ns  (logic 2.998ns (20.238%)  route 11.816ns (79.762%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 22.416 - 16.667 ) 
    Source Clock Delay      (SCD):    6.101ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.564     6.101    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.478     6.579 r  Processor_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=13, routed)          0.763     7.342    Processor_Inst/core/DataPath.Registers.RDs_reg_n_0_[0]
    SLICE_X32Y6          LUT2 (Prop_lut2_I0_O)        0.295     7.637 r  Processor_Inst/core/ControlUnit.state[5]_i_15/O
                         net (fo=1, routed)           0.000     7.637    Processor_Inst/core/ControlUnit.state[5]_i_15_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.884 f  Processor_Inst/core/ControlUnit.state_reg[5]_i_8/O[0]
                         net (fo=16, routed)          0.894     8.778    Processor_Inst/core/ADR_O_i0[0]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.327     9.105 f  Processor_Inst/core/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.414     9.520    Processor_Inst/core/FSM_sequential_state[1]_i_7_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.852 r  Processor_Inst/core/FSM_sequential_state[1]_i_2/O
                         net (fo=28, routed)          0.776    10.627    Processor_Inst/wb_arbiter/S1_STB_O
    SLICE_X31Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.751 r  Processor_Inst/wb_arbiter/mem_reg_0_i_24/O
                         net (fo=122, routed)         1.385    12.136    Processor_Inst/core/Periode_reg[0]
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.260 r  Processor_Inst/core/mem_reg_0_i_4__0/O
                         net (fo=2, routed)           1.117    13.376    Processor_Inst/core/mem_reg_0_i_4__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124    13.500 f  Processor_Inst/core/Ausgabe[2]_i_4/O
                         net (fo=6, routed)           1.263    14.764    Processor_Inst/core/Ausgabe[2]_i_4_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  Processor_Inst/core/Ausgabe[2]_i_3/O
                         net (fo=9, routed)           0.587    15.475    Processor_Inst/core/Ausgabe[2]_i_3_n_0
    SLICE_X13Y8          LUT3 (Prop_lut3_I1_O)        0.119    15.594 r  Processor_Inst/core/RDs0_i_10/O
                         net (fo=33, routed)          1.212    16.806    Processor_Inst/core/RDs0_i_10_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I3_O)        0.332    17.138 r  Processor_Inst/core/DataPath.Instruction[7]_i_2/O
                         net (fo=5, routed)           1.089    18.227    Processor_Inst/core/mem_reg_0_5
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.124    18.351 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44/O
                         net (fo=1, routed)           0.433    18.784    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_44_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I5_O)        0.124    18.908 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=16, routed)          1.023    19.931    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    20.055 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.860    20.915    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/DIA1
    SLICE_X30Y8          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       16.667    16.667 r  
    W5                                                0.000    16.667 r  CLKIN (IN)
                         net (fo=0)                   0.000    16.667    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           1.162    19.217    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.300 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    20.881    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.972 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        1.444    22.416    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/WCLK
    SLICE_X30Y8          RAMD32                                       r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.312    22.728    
                         clock uncertainty           -0.072    22.656    
    SLICE_X30Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    22.398    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -20.915    
  -------------------------------------------------------------------
                         slack                                  1.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.060%)  route 0.290ns (60.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.564     1.792    Processor_Inst/swi/Wishbone_Interface/CLK_BUFG
    SLICE_X33Y2          FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.933 r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[1]/Q
                         net (fo=1, routed)           0.290     2.223    Processor_Inst/swi/Wishbone_Interface/ReadData[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.268 r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[5]_i_1/O
                         net (fo=1, routed)           0.000     2.268    Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[5]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.832     2.337    Processor_Inst/swi/Wishbone_Interface/CLK_BUFG
    SLICE_X38Y3          FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[5]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.120     2.175    Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Processor_Inst/debug_fsm.halt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.164%)  route 0.266ns (58.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/CLK_BUFG
    SLICE_X36Y3          FDRE                                         r  Processor_Inst/debug_fsm.halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/debug_fsm.halt_reg/Q
                         net (fo=2, routed)           0.266     2.198    Processor_Inst/swi/Wishbone_Interface/halt
    SLICE_X33Y2          LUT5 (Prop_lut5_I1_O)        0.045     2.243 r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[0]_i_1/O
                         net (fo=1, routed)           0.000     2.243    Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[0]_i_1_n_0
    SLICE_X33Y2          FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.833     2.338    Processor_Inst/swi/Wishbone_Interface/CLK_BUFG
    SLICE_X33Y2          FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[0]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.092     2.148    Processor_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.184ns (37.384%)  route 0.308ns (62.616%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.308     2.240    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X34Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     2.283 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.283    Processor_Inst/core/RDs01_out[4]
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[4]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.131     2.185    Processor_Inst/core/DataPath.Registers.RDs_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.184ns (37.233%)  route 0.310ns (62.767%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.310     2.242    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/ADDRC2
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     2.285 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.000     2.285    Processor_Inst/core/RDs01_out[10]
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[10]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.131     2.185    Processor_Inst/core/DataPath.Registers.RDs_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.184ns (36.504%)  route 0.320ns (63.496%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.320     2.252    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/ADDRA2
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     2.295 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.000     2.295    Processor_Inst/core/RDs01_out[6]
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[6]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.131     2.185    Processor_Inst/core/DataPath.Registers.RDs_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.184ns (36.504%)  route 0.320ns (63.496%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.320     2.252    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/ADDRB2
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.043     2.295 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.000     2.295    Processor_Inst/core/RDs01_out[8]
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[8]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.131     2.185    Processor_Inst/core/DataPath.Registers.RDs_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.637%)  route 0.308ns (62.363%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.308     2.240    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X34Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.045     2.285 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.285    Processor_Inst/core/RDs01_out[5]
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y3          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[5]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.121     2.175    Processor_Inst/core/DataPath.Registers.RDs_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Processor_Inst/core/RDs0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.Registers.RDs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.486%)  route 0.310ns (62.514%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X37Y4          FDRE                                         r  Processor_Inst/core/RDs0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/RDs0__1/Q
                         net (fo=36, routed)          0.310     2.242    Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/ADDRC2
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.045     2.287 r  Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.287    Processor_Inst/core/RDs01_out[11]
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y5          FDRE                                         r  Processor_Inst/core/DataPath.Registers.RDs_reg[11]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.121     2.175    Processor_Inst/core/DataPath.Registers.RDs_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Processor_Inst/core/DataPath.Instruction_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.766%)  route 0.282ns (60.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.563     1.791    Processor_Inst/core/CLK_BUFG
    SLICE_X33Y6          FDRE                                         r  Processor_Inst/core/DataPath.Instruction_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  Processor_Inst/core/DataPath.Instruction_R_reg[3]/Q
                         net (fo=4, routed)           0.282     2.214    Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC_reg[27][3]
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.259 r  Processor_Inst/core/DataPath.ALU.div/DataPath.PC_and_Exceptions.PC[5]_i_1/O
                         net (fo=1, routed)           0.000     2.259    Processor_Inst/core/DataPath.ALU.div_n_33
    SLICE_X36Y7          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.831     2.336    Processor_Inst/core/CLK_BUFG
    SLICE_X36Y7          FDRE                                         r  Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[5]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.091     2.145    Processor_Inst/core/DataPath.PC_and_Exceptions.PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Processor_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.WriteData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Processor_Inst/core/DataPath.hi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.639%)  route 0.281ns (57.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.559     1.787    Processor_Inst/swi/Wishbone_Interface/CLK_BUFG
    SLICE_X38Y15         FDRE                                         r  Processor_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.WriteData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     1.951 r  Processor_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.WriteData_reg[19]/Q
                         net (fo=5, routed)           0.281     2.232    Processor_Inst/core/DataPath.ALU.div/DataPath.hi_reg[31][19]
    SLICE_X34Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.277 r  Processor_Inst/core/DataPath.ALU.div/DataPath.hi[19]_i_1/O
                         net (fo=1, routed)           0.000     2.277    Processor_Inst/core/DataPath.ALU.div_n_89
    SLICE_X34Y20         FDRE                                         r  Processor_Inst/core/DataPath.hi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKIN (IN)
                         net (fo=0)                   0.000     0.000    CLKIN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKIN_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    Clocking/CLKIN_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  Clocking/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  CLK_BUFG_inst/O
                         net (fo=1417, routed)        0.820     2.325    Processor_Inst/core/CLK_BUFG
    SLICE_X34Y20         FDRE                                         r  Processor_Inst/core/DataPath.hi_reg[19]/C
                         clock pessimism             -0.282     2.043    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.120     2.163    Processor_Inst/core/DataPath.hi_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { Clocking/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         16.667      12.783     DSP48_X0Y7       Processor_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         16.667      12.980     DSP48_X0Y9       Processor_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y1      RAM_Inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y3      RAM_Inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X2Y0      ROM_Block.ROM_Inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y0      ROM_Block.ROM_Inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y2      ROM_Block.ROM_Inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X0Y2      ROM_Block.ROM_Inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y0      RAM_Inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X1Y1      RAM_Inst/mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y8      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X34Y3      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y9      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X30Y9      Processor_Inst/core/DataPath.Registers.regs_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clocking/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Clocking/MMCME2_BASE_inst/CLKFBOUT



