Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/fossu/Desktop/NTT/NTT/NTT_tb_isim_beh.exe" -prj "C:/Users/fossu/Desktop/NTT/NTT/NTT_tb_beh.prj" "work.NTT_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/fossu/Desktop/NTT/NTT/rom.v" into library work
Analyzing Verilog file "C:/Users/fossu/Desktop/NTT/NTT/../../ML_DSA_Syn/NTT/BT.v" into library work
Analyzing Verilog file "C:/Users/fossu/Desktop/NTT/NTT/NTT.v" into library work
Analyzing Verilog file "C:/Users/fossu/Desktop/NTT/NTT/BRAM.v" into library work
Analyzing Verilog file "C:/Users/fossu/Desktop/NTT/NTT/NTT_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/fossu/Desktop/NTT/NTT/NTT_tb.v" Line 76: Target <NTT_wen> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module rom
Compiling module BT
Compiling module NTT
Compiling module BRAM
Compiling module NTT_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/fossu/Desktop/NTT/NTT/NTT_tb_isim_beh.exe
Fuse Memory Usage: 29560 KB
Fuse CPU Usage: 358 ms
