// Seed: 3050604690
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    inout uwire id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    output wand id_10,
    output wand id_11,
    input wire id_12,
    output tri id_13,
    output uwire id_14,
    input wand id_15,
    input tri id_16,
    output wor id_17,
    input supply0 id_18,
    input tri id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7
  );
  assign modCall_1.id_2 = 0;
  always
    if (1) begin : LABEL_0
      id_2 <= id_19;
    end
  localparam id_22 = 1;
  parameter id_23 = -1'd0;
  assign id_14 = 1'b0;
endmodule
