

================================================================
== Synthesis Summary Report of 'divby13'
================================================================
+ General Information: 
    * Date:           Sat Jan 24 17:03:40 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        divby13
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ divby13  |     -|  4.03|       35|  350.000|         -|       36|     -|        no|     -|   -|  536 (~0%)|  584 (~0%)|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+
| Interface     | Register    | Offset | Width | Access | Description              | Bit Fields      |
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+
| s_axi_control | a           | 0x10   | 32    | W      | Data signal of a         |                 |
| s_axi_control | result      | 0x18   | 32    | R      | Data signal of result    |                 |
| s_axi_control | result_ctrl | 0x1c   | 32    | R      | Control signal of result | 0=result_ap_vld |
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| result   | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+---------------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                               |
+----------+---------------+----------+---------------------------------------+
| a        | s_axi_control | register | name=a offset=0x10 range=32           |
| result   | s_axi_control | register | name=result offset=0x18 range=32      |
| result   | s_axi_control | register | name=result_ctrl offset=0x1c range=32 |
+----------+---------------+----------+---------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+----------+-------+----------+---------+
| Name                          | DSP | Pragma | Variable | Op    | Impl     | Latency |
+-------------------------------+-----+--------+----------+-------+----------+---------+
| + divby13                     | 0   |        |          |       |          |         |
|   srem_32ns_5ns_5_36_seq_1_U1 |     |        | srem_ln7 | srem  | auto_seq | 35      |
|   icmp_ln7_fu_63_p2           |     |        | icmp_ln7 | seteq | auto     | 0       |
+-------------------------------+-----+--------+----------+-------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + divby13         |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+--------------------------+
| Type      | Options                      | Location                 |
+-----------+------------------------------+--------------------------+
| interface | mode=s_axilite port = a      | divby13.cpp:3 in divby13 |
| interface | mode=s_axilite port = result | divby13.cpp:4 in divby13 |
| interface | ap_ctrl_none port = return   | divby13.cpp:5 in divby13 |
+-----------+------------------------------+--------------------------+


