Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  5 23:31:05 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[7]/Q (HIGH)

 There are 3993 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 130 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.517        0.000                      0                  238        0.090        0.000                      0                  238        3.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.517        0.000                      0                  238        0.187        0.000                      0                  238       19.500        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.521        0.000                      0                  238        0.187        0.000                      0                  238       19.500        0.000                       0                   132  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         36.517        0.000                      0                  238        0.090        0.000                      0                  238  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       36.517        0.000                      0                  238        0.090        0.000                      0                  238  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.517ns  (required time - arrival time)
  Source:                 db1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.684ns (21.618%)  route 2.480ns (78.382%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 39.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.238    -0.378    db1/clk_out1
    SLICE_X30Y73         FDRE                                         r  db1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393     0.015 r  db1/count_reg[19]/Q
                         net (fo=2, routed)           0.716     0.730    db1/count_reg[19]
    SLICE_X29Y71         LUT4 (Prop_lut4_I2_O)        0.097     0.827 f  db1/count[0]_i_8/O
                         net (fo=1, routed)           0.488     1.315    db1/count[0]_i_8_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.097     1.412 r  db1/count[0]_i_2/O
                         net (fo=21, routed)          1.030     2.442    db1/count
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.097     2.539 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.247     2.786    db1/clean_out_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.138    39.234    db1/clk_out1
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.348    39.582    
                         clock uncertainty           -0.098    39.484    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.181    39.303    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 36.517    

Slack (MET) :             36.563ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.965ns (58.660%)  route 1.385ns (41.340%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.029 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.029    filt_bin_pixel_r_addr0[15]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 36.563    

Slack (MET) :             36.612ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.916ns (58.046%)  route 1.385ns (41.954%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.980 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.980    filt_bin_pixel_r_addr0[16]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 36.612    

Slack (MET) :             36.634ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.894ns (57.765%)  route 1.385ns (42.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.958 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.958    filt_bin_pixel_r_addr0[14]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 36.634    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.800ns (56.518%)  route 1.385ns (43.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.701     2.864 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.864    filt_bin_pixel_r_addr0[13]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.774ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.755ns (55.895%)  route 1.385ns (44.105%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.656     2.819 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.819    filt_bin_pixel_r_addr0[12]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 36.774    

Slack (MET) :             36.826ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.719ns (55.674%)  route 1.369ns (44.326%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.767 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.767    filt_bin_pixel_r_addr0[11]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 36.826    

Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.648ns (54.631%)  route 1.369ns (45.369%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.696 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.696    filt_bin_pixel_r_addr0[10]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             36.945ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.700ns (25.409%)  route 2.055ns (74.591%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.393     0.073 f  vga1/hcount_out_reg[6]/Q
                         net (fo=13, routed)          0.755     0.828    vga1/D[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.097     0.925 f  vga1/vcount_out[9]_i_5/O
                         net (fo=2, routed)           0.603     1.528    vga1/vcount_out[9]_i_5_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.097     1.625 r  vga1/vsync_out_i_2/O
                         net (fo=1, routed)           0.360     1.985    vga1/vsync_out_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.113     2.098 r  vga1/vsync_out_i_1/O
                         net (fo=1, routed)           0.336     2.435    vga1/vsync_out_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.195    39.291    vga1/clk_out1
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/C
                         clock pessimism              0.362    39.653    
                         clock uncertainty           -0.098    39.555    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)       -0.176    39.379    vga1/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         39.379    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.945    

Slack (MET) :             37.069ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.757ns (26.639%)  route 2.085ns (73.361%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 39.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.361     0.041 f  vga1/hcount_out_reg[3]/Q
                         net (fo=8, routed)           0.652     0.693    vga1/D[2]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.202     0.895 f  vga1/hcount_out[8]_i_2/O
                         net (fo=7, routed)           0.481     1.376    vga1/hcount_out[8]_i_2_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.097     1.473 f  vga1/hblank_i_2/O
                         net (fo=23, routed)          0.952     2.425    vga1/hreset
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.097     2.522 r  vga1/hblank_i_1/O
                         net (fo=1, routed)           0.000     2.522    vga1/p_1_in
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.197    39.293    vga1/clk_out1
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/C
                         clock pessimism              0.365    39.658    
                         clock uncertainty           -0.098    39.560    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.030    39.590    vga1/hblank_reg
  -------------------------------------------------------------------
                         required time                         39.590    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 37.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.547%)  route 0.118ns (38.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.048    -0.259 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/strobe_out[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107    -0.446    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  display/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    display/strobe_out[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    display/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pixel_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  pixel_buff_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.335    pixel_buff[2]
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    -0.846    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.063    -0.543    pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pixel_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.609    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pixel_buff_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.338    pixel_buff[7]
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    -0.850    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.063    -0.546    pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.922%)  route 0.147ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[16]/Q
                         net (fo=5, routed)           0.147    -0.283    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.060    -0.498    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.872%)  route 0.154ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[15]/Q
                         net (fo=5, routed)           0.154    -0.277    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.051    -0.507    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pixel_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.500%)  route 0.412ns (74.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.604    jdclk_OBUF
    SLICE_X39Y80         FDRE                                         r  pixel_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pixel_buff_reg[0]/Q
                         net (fo=1, routed)           0.412    -0.051    pixel_buff[0]
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.849    jdclk_OBUF
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.063    -0.282    pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.162%)  route 0.157ns (45.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[5]/Q
                         net (fo=14, routed)          0.157    -0.270    vga1/D[4]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  vga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vga1/hsync_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.867    -0.806    vga1/clk_out1
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.463    vga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.241%)  route 0.173ns (47.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.254    vga1/hcount__0[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.048    -0.206 r  vga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga1/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    vga1/clk_out1
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107    -0.445    vga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pixel_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pixel_buff_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.300    pixel_buff[5]
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.847    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.066    -0.540    pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         40.000      38.038     RAMB18_X0Y46     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y114     b_reg__18/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y74     db1/clean_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y69     db1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y71     db1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y71     db1/count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y114     b_reg__18/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      display/seg_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     href_buff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y114     b_reg__18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y74     db1/clean_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y69     db1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y71     db1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y71     db1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y69     db1/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.521ns  (required time - arrival time)
  Source:                 db1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.684ns (21.618%)  route 2.480ns (78.382%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 39.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.238    -0.378    db1/clk_out1
    SLICE_X30Y73         FDRE                                         r  db1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393     0.015 r  db1/count_reg[19]/Q
                         net (fo=2, routed)           0.716     0.730    db1/count_reg[19]
    SLICE_X29Y71         LUT4 (Prop_lut4_I2_O)        0.097     0.827 f  db1/count[0]_i_8/O
                         net (fo=1, routed)           0.488     1.315    db1/count[0]_i_8_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.097     1.412 r  db1/count[0]_i_2/O
                         net (fo=21, routed)          1.030     2.442    db1/count
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.097     2.539 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.247     2.786    db1/clean_out_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.138    39.234    db1/clk_out1
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.348    39.582    
                         clock uncertainty           -0.094    39.487    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.181    39.306    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                         39.306    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 36.521    

Slack (MET) :             36.566ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.965ns (58.660%)  route 1.385ns (41.340%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.029 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.029    filt_bin_pixel_r_addr0[15]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.094    39.538    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.594    filt_bin_pixel_r_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         39.594    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 36.566    

Slack (MET) :             36.615ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.916ns (58.046%)  route 1.385ns (41.954%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.980 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.980    filt_bin_pixel_r_addr0[16]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.094    39.538    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.594    filt_bin_pixel_r_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         39.594    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 36.615    

Slack (MET) :             36.637ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.894ns (57.765%)  route 1.385ns (42.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.958 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.958    filt_bin_pixel_r_addr0[14]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.094    39.538    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.594    filt_bin_pixel_r_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         39.594    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 36.637    

Slack (MET) :             36.732ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.800ns (56.518%)  route 1.385ns (43.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.701     2.864 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.864    filt_bin_pixel_r_addr0[13]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.094    39.539    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.595    filt_bin_pixel_r_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 36.732    

Slack (MET) :             36.777ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.755ns (55.895%)  route 1.385ns (44.105%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.656     2.819 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.819    filt_bin_pixel_r_addr0[12]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.094    39.539    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.595    filt_bin_pixel_r_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 36.777    

Slack (MET) :             36.829ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.719ns (55.674%)  route 1.369ns (44.326%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.767 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.767    filt_bin_pixel_r_addr0[11]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.094    39.539    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.595    filt_bin_pixel_r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 36.829    

Slack (MET) :             36.900ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.648ns (54.631%)  route 1.369ns (45.369%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.696 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.696    filt_bin_pixel_r_addr0[10]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.094    39.539    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.595    filt_bin_pixel_r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                 36.900    

Slack (MET) :             36.948ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.700ns (25.409%)  route 2.055ns (74.591%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.393     0.073 f  vga1/hcount_out_reg[6]/Q
                         net (fo=13, routed)          0.755     0.828    vga1/D[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.097     0.925 f  vga1/vcount_out[9]_i_5/O
                         net (fo=2, routed)           0.603     1.528    vga1/vcount_out[9]_i_5_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.097     1.625 r  vga1/vsync_out_i_2/O
                         net (fo=1, routed)           0.360     1.985    vga1/vsync_out_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.113     2.098 r  vga1/vsync_out_i_1/O
                         net (fo=1, routed)           0.336     2.435    vga1/vsync_out_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.195    39.291    vga1/clk_out1
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/C
                         clock pessimism              0.362    39.653    
                         clock uncertainty           -0.094    39.558    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)       -0.176    39.382    vga1/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.948    

Slack (MET) :             37.072ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.757ns (26.639%)  route 2.085ns (73.361%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 39.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.361     0.041 f  vga1/hcount_out_reg[3]/Q
                         net (fo=8, routed)           0.652     0.693    vga1/D[2]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.202     0.895 f  vga1/hcount_out[8]_i_2/O
                         net (fo=7, routed)           0.481     1.376    vga1/hcount_out[8]_i_2_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.097     1.473 f  vga1/hblank_i_2/O
                         net (fo=23, routed)          0.952     2.425    vga1/hreset
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.097     2.522 r  vga1/hblank_i_1/O
                         net (fo=1, routed)           0.000     2.522    vga1/p_1_in
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.197    39.293    vga1/clk_out1
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/C
                         clock pessimism              0.365    39.658    
                         clock uncertainty           -0.094    39.563    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.030    39.593    vga1/hblank_reg
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 37.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.547%)  route 0.118ns (38.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.048    -0.259 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/strobe_out[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107    -0.446    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  display/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    display/strobe_out[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    display/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pixel_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  pixel_buff_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.335    pixel_buff[2]
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    -0.846    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.063    -0.543    pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pixel_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.609    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pixel_buff_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.338    pixel_buff[7]
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    -0.850    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.063    -0.546    pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.922%)  route 0.147ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[16]/Q
                         net (fo=5, routed)           0.147    -0.283    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.060    -0.498    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.872%)  route 0.154ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[15]/Q
                         net (fo=5, routed)           0.154    -0.277    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.051    -0.507    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pixel_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.500%)  route 0.412ns (74.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.604    jdclk_OBUF
    SLICE_X39Y80         FDRE                                         r  pixel_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pixel_buff_reg[0]/Q
                         net (fo=1, routed)           0.412    -0.051    pixel_buff[0]
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.849    jdclk_OBUF
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.063    -0.282    pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.162%)  route 0.157ns (45.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[5]/Q
                         net (fo=14, routed)          0.157    -0.270    vga1/D[4]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  vga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vga1/hsync_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.867    -0.806    vga1/clk_out1
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.463    vga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.241%)  route 0.173ns (47.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.254    vga1/hcount__0[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.048    -0.206 r  vga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga1/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    vga1/clk_out1
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107    -0.445    vga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pixel_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pixel_buff_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.300    pixel_buff[5]
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.847    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.066    -0.540    pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y21     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y22     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         40.000      38.038     RAMB18_X0Y46     skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   clkdivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y114     b_reg__18/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y74     db1/clean_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y69     db1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y71     db1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y71     db1/count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y114     b_reg__18/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      display/seg_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y113     filt_bin_pixel_r_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y114     filt_bin_pixel_r_addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     href_buff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y114     b_reg__18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y74     db1/clean_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y69     db1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y71     db1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y71     db1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y72     db1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y69     db1/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.517ns  (required time - arrival time)
  Source:                 db1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.684ns (21.618%)  route 2.480ns (78.382%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 39.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.238    -0.378    db1/clk_out1
    SLICE_X30Y73         FDRE                                         r  db1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393     0.015 r  db1/count_reg[19]/Q
                         net (fo=2, routed)           0.716     0.730    db1/count_reg[19]
    SLICE_X29Y71         LUT4 (Prop_lut4_I2_O)        0.097     0.827 f  db1/count[0]_i_8/O
                         net (fo=1, routed)           0.488     1.315    db1/count[0]_i_8_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.097     1.412 r  db1/count[0]_i_2/O
                         net (fo=21, routed)          1.030     2.442    db1/count
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.097     2.539 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.247     2.786    db1/clean_out_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.138    39.234    db1/clk_out1
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.348    39.582    
                         clock uncertainty           -0.098    39.484    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.181    39.303    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 36.517    

Slack (MET) :             36.563ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.965ns (58.660%)  route 1.385ns (41.340%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.029 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.029    filt_bin_pixel_r_addr0[15]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 36.563    

Slack (MET) :             36.612ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.916ns (58.046%)  route 1.385ns (41.954%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.980 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.980    filt_bin_pixel_r_addr0[16]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 36.612    

Slack (MET) :             36.634ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.894ns (57.765%)  route 1.385ns (42.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.958 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.958    filt_bin_pixel_r_addr0[14]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 36.634    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.800ns (56.518%)  route 1.385ns (43.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.701     2.864 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.864    filt_bin_pixel_r_addr0[13]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.774ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.755ns (55.895%)  route 1.385ns (44.105%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.656     2.819 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.819    filt_bin_pixel_r_addr0[12]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 36.774    

Slack (MET) :             36.826ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.719ns (55.674%)  route 1.369ns (44.326%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.767 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.767    filt_bin_pixel_r_addr0[11]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 36.826    

Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.648ns (54.631%)  route 1.369ns (45.369%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.696 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.696    filt_bin_pixel_r_addr0[10]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             36.945ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.700ns (25.409%)  route 2.055ns (74.591%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.393     0.073 f  vga1/hcount_out_reg[6]/Q
                         net (fo=13, routed)          0.755     0.828    vga1/D[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.097     0.925 f  vga1/vcount_out[9]_i_5/O
                         net (fo=2, routed)           0.603     1.528    vga1/vcount_out[9]_i_5_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.097     1.625 r  vga1/vsync_out_i_2/O
                         net (fo=1, routed)           0.360     1.985    vga1/vsync_out_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.113     2.098 r  vga1/vsync_out_i_1/O
                         net (fo=1, routed)           0.336     2.435    vga1/vsync_out_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.195    39.291    vga1/clk_out1
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/C
                         clock pessimism              0.362    39.653    
                         clock uncertainty           -0.098    39.555    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)       -0.176    39.379    vga1/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         39.379    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.945    

Slack (MET) :             37.069ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.757ns (26.639%)  route 2.085ns (73.361%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 39.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.361     0.041 f  vga1/hcount_out_reg[3]/Q
                         net (fo=8, routed)           0.652     0.693    vga1/D[2]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.202     0.895 f  vga1/hcount_out[8]_i_2/O
                         net (fo=7, routed)           0.481     1.376    vga1/hcount_out[8]_i_2_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.097     1.473 f  vga1/hblank_i_2/O
                         net (fo=23, routed)          0.952     2.425    vga1/hreset
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.097     2.522 r  vga1/hblank_i_1/O
                         net (fo=1, routed)           0.000     2.522    vga1/p_1_in
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.197    39.293    vga1/clk_out1
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/C
                         clock pessimism              0.365    39.658    
                         clock uncertainty           -0.098    39.560    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.030    39.590    vga1/hblank_reg
  -------------------------------------------------------------------
                         required time                         39.590    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 37.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.547%)  route 0.118ns (38.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.048    -0.259 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/strobe_out[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107    -0.349    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  display/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    display/strobe_out[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.365    display/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pixel_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  pixel_buff_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.335    pixel_buff[2]
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    -0.846    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.098    -0.509    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.063    -0.446    pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pixel_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.609    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pixel_buff_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.338    pixel_buff[7]
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    -0.850    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.063    -0.449    pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.922%)  route 0.147ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[16]/Q
                         net (fo=5, routed)           0.147    -0.283    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.060    -0.401    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.872%)  route 0.154ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[15]/Q
                         net (fo=5, routed)           0.154    -0.277    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.051    -0.410    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pixel_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.500%)  route 0.412ns (74.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.604    jdclk_OBUF
    SLICE_X39Y80         FDRE                                         r  pixel_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pixel_buff_reg[0]/Q
                         net (fo=1, routed)           0.412    -0.051    pixel_buff[0]
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.849    jdclk_OBUF
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.098    -0.248    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.063    -0.185    pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.162%)  route 0.157ns (45.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[5]/Q
                         net (fo=14, routed)          0.157    -0.270    vga1/D[4]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  vga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vga1/hsync_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.867    -0.806    vga1/clk_out1
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.098    -0.457    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.366    vga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.241%)  route 0.173ns (47.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.254    vga1/hcount__0[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.048    -0.206 r  vga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga1/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    vga1/clk_out1
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107    -0.348    vga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pixel_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pixel_buff_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.300    pixel_buff[5]
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.847    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.098    -0.509    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.066    -0.443    pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.517ns  (required time - arrival time)
  Source:                 db1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            db1/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.684ns (21.618%)  route 2.480ns (78.382%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 39.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.238    -0.378    db1/clk_out1
    SLICE_X30Y73         FDRE                                         r  db1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.393     0.015 r  db1/count_reg[19]/Q
                         net (fo=2, routed)           0.716     0.730    db1/count_reg[19]
    SLICE_X29Y71         LUT4 (Prop_lut4_I2_O)        0.097     0.827 f  db1/count[0]_i_8/O
                         net (fo=1, routed)           0.488     1.315    db1/count[0]_i_8_n_0
    SLICE_X29Y71         LUT5 (Prop_lut5_I4_O)        0.097     1.412 r  db1/count[0]_i_2/O
                         net (fo=21, routed)          1.030     2.442    db1/count
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.097     2.539 r  db1/clean_out_i_1/O
                         net (fo=1, routed)           0.247     2.786    db1/clean_out_i_1_n_0
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.138    39.234    db1/clk_out1
    SLICE_X28Y74         FDRE                                         r  db1/clean_out_reg/C
                         clock pessimism              0.348    39.582    
                         clock uncertainty           -0.098    39.484    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)       -0.181    39.303    db1/clean_out_reg
  -------------------------------------------------------------------
                         required time                         39.303    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 36.517    

Slack (MET) :             36.563ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.965ns (58.660%)  route 1.385ns (41.340%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.029 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.000     3.029    filt_bin_pixel_r_addr0[15]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 36.563    

Slack (MET) :             36.612ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.916ns (58.046%)  route 1.385ns (41.954%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.980 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.980    filt_bin_pixel_r_addr0[16]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                 36.612    

Slack (MET) :             36.634ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.894ns (57.765%)  route 1.385ns (42.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 39.287 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.636     2.799 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.799    vga1/filt_bin_pixel_r_addr_reg[13]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.958 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.958    filt_bin_pixel_r_addr0[14]
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.191    39.287    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[14]/C
                         clock pessimism              0.346    39.633    
                         clock uncertainty           -0.098    39.535    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.056    39.591    filt_bin_pixel_r_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         39.591    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                 36.634    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.800ns (56.518%)  route 1.385ns (43.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.701     2.864 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.864    filt_bin_pixel_r_addr0[13]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[13]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.774ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.755ns (55.895%)  route 1.385ns (44.105%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.589 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.589    vga1/filt_bin_pixel_r_addr_reg[13]_i_2_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.748 r  vga1/filt_bin_pixel_r_addr_reg[16]_i_4/O[0]
                         net (fo=1, routed)           0.415     2.163    vga1/filt_bin_pixel_r_addr1[11]
    SLICE_X5Y113         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.656     2.819 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.819    filt_bin_pixel_r_addr0[12]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[12]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                 36.774    

Slack (MET) :             36.826ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.719ns (55.674%)  route 1.369ns (44.326%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.767 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.767    filt_bin_pixel_r_addr0[11]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[11]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 36.826    

Slack (MET) :             36.897ns  (required time - arrival time)
  Source:                 vga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            filt_bin_pixel_r_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.648ns (54.631%)  route 1.369ns (45.369%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.712ns = ( 39.288 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.296    -0.321    vga1/clk_out1
    SLICE_X1Y112         FDRE                                         r  vga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.313    -0.008 r  vga1/vcount_out_reg[3]/Q
                         net (fo=10, routed)          0.970     0.962    vga1/vcount[3]
    SLICE_X4Y112         LUT2 (Prop_lut2_I0_O)        0.215     1.177 r  vga1/filt_bin_pixel_r_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.177    vga1/filt_bin_pixel_r_addr[13]_i_5_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.609 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.399     2.008    vga1/filt_bin_pixel_r_addr1[9]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.529     2.537 r  vga1/filt_bin_pixel_r_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.537    vga1/filt_bin_pixel_r_addr_reg[9]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.696 r  vga1/filt_bin_pixel_r_addr_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.696    filt_bin_pixel_r_addr0[10]
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.192    39.288    jdclk_OBUF
    SLICE_X5Y113         FDRE                                         r  filt_bin_pixel_r_addr_reg[10]/C
                         clock pessimism              0.346    39.634    
                         clock uncertainty           -0.098    39.536    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.056    39.592    filt_bin_pixel_r_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                 36.897    

Slack (MET) :             36.945ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.700ns (25.409%)  route 2.055ns (74.591%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.393     0.073 f  vga1/hcount_out_reg[6]/Q
                         net (fo=13, routed)          0.755     0.828    vga1/D[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I2_O)        0.097     0.925 f  vga1/vcount_out[9]_i_5/O
                         net (fo=2, routed)           0.603     1.528    vga1/vcount_out[9]_i_5_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.097     1.625 r  vga1/vsync_out_i_2/O
                         net (fo=1, routed)           0.360     1.985    vga1/vsync_out_i_2_n_0
    SLICE_X2Y113         LUT4 (Prop_lut4_I3_O)        0.113     2.098 r  vga1/vsync_out_i_1/O
                         net (fo=1, routed)           0.336     2.435    vga1/vsync_out_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.195    39.291    vga1/clk_out1
    SLICE_X1Y113         FDRE                                         r  vga1/vsync_out_reg/C
                         clock pessimism              0.362    39.653    
                         clock uncertainty           -0.098    39.555    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)       -0.176    39.379    vga1/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         39.379    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 36.945    

Slack (MET) :             37.069ns  (required time - arrival time)
  Source:                 vga1/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.757ns (26.639%)  route 2.085ns (73.361%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 39.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.297    -0.320    vga1/clk_out1
    SLICE_X2Y110         FDRE                                         r  vga1/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.361     0.041 f  vga1/hcount_out_reg[3]/Q
                         net (fo=8, routed)           0.652     0.693    vga1/D[2]
    SLICE_X2Y111         LUT4 (Prop_lut4_I0_O)        0.202     0.895 f  vga1/hcount_out[8]_i_2/O
                         net (fo=7, routed)           0.481     1.376    vga1/hcount_out[8]_i_2_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.097     1.473 f  vga1/hblank_i_2/O
                         net (fo=23, routed)          0.952     2.425    vga1/hreset
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.097     2.522 r  vga1/hblank_i_1/O
                         net (fo=1, routed)           0.000     2.522    vga1/p_1_in
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         1.197    39.293    vga1/clk_out1
    SLICE_X3Y110         FDRE                                         r  vga1/hblank_reg/C
                         clock pessimism              0.365    39.658    
                         clock uncertainty           -0.098    39.560    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.030    39.590    vga1/hblank_reg
  -------------------------------------------------------------------
                         required time                         39.590    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 37.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.189ns (61.547%)  route 0.118ns (38.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.048    -0.259 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/strobe_out[4]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107    -0.349    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.598    -0.566    display/clk_out1
    SLICE_X0Y82          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  display/counter_reg[12]/Q
                         net (fo=14, routed)          0.118    -0.307    display/counter_reg[12]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  display/strobe_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    display/strobe_out[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    display/clk_out1
    SLICE_X1Y82          FDRE                                         r  display/strobe_out_reg[1]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.365    display/strobe_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pixel_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  pixel_buff_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.335    pixel_buff[2]
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.827    -0.846    jdclk_OBUF
    SLICE_X62Y71         FDRE                                         r  pixel_in_reg[2]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.098    -0.509    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.063    -0.446    pixel_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pixel_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.555    -0.609    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pixel_buff_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.338    pixel_buff[7]
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.823    -0.850    jdclk_OBUF
    SLICE_X62Y75         FDRE                                         r  pixel_in_reg[7]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.063    -0.449    pixel_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.922%)  route 0.147ns (51.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[16]/Q
                         net (fo=5, routed)           0.147    -0.283    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.060    -0.401    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 filt_bin_pixel_r_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.872%)  route 0.154ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.593    -0.571    jdclk_OBUF
    SLICE_X5Y114         FDRE                                         r  filt_bin_pixel_r_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  filt_bin_pixel_r_addr_reg[15]/Q
                         net (fo=5, routed)           0.154    -0.277    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.862    -0.810    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X4Y114         FDRE                                         r  skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.051    -0.410    skel_maze/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pixel_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.500%)  route 0.412ns (74.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.604    jdclk_OBUF
    SLICE_X39Y80         FDRE                                         r  pixel_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  pixel_buff_reg[0]/Q
                         net (fo=1, routed)           0.412    -0.051    pixel_buff[0]
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824    -0.849    jdclk_OBUF
    SLICE_X52Y80         FDRE                                         r  pixel_in_reg[0]/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.098    -0.248    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.063    -0.185    pixel_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.162%)  route 0.157ns (45.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[5]/Q
                         net (fo=14, routed)          0.157    -0.270    vga1/D[4]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  vga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vga1/hsync_out_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.867    -0.806    vga1/clk_out1
    SLICE_X0Y112         FDRE                                         r  vga1/hsync_out_reg/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.098    -0.457    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.091    -0.366    vga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.241%)  route 0.173ns (47.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.596    -0.568    vga1/clk_out1
    SLICE_X1Y111         FDRE                                         r  vga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  vga1/hcount_out_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.254    vga1/hcount__0[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.048    -0.206 r  vga1/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga1/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.869    -0.804    vga1/clk_out1
    SLICE_X3Y111         FDRE                                         r  vga1/hcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.098    -0.455    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107    -0.348    vga1/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pixel_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.606    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pixel_buff_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.300    pixel_buff[5]
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=132, routed)         0.826    -0.847    jdclk_OBUF
    SLICE_X63Y77         FDRE                                         r  pixel_in_reg[5]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.098    -0.509    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.066    -0.443    pixel_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.142    





