.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000110
000000000000000000000000000111000000000010000010000101
000000000000001001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000101000000010111000000000000001000000000
000000000000000000100011110000000000000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000001101000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000000100010110000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000010000000000000000000000000101001000000000000000000
000010100000000000000000000101000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100001001000111100001000000000
000000000000000000000100000000100000111100000010000010

.ramb_tile 3 1
000000000000000111100111100001001110000010
000000000000001111100111101001110000000000
111000000000000001000111100111001100000001
000000000000000000100011101101010000000000
110000000000000000000000001001001110001000
110000000000001001000010010111010000000000
000000000000000000000000001001001100000001
000000000000000000000000000011010000000000
000000000000001000000010001001101110000000
000000000000000011000010111001110000000001
000000000000000001000000000111101100000000
000000000000001111000011000101110000100000
000000000000000001000111101001101110000000
000000000000000000100110111011010000000000
110000000000000001000011100011001100000000
010000000000000000000000001011010000100000

.logic_tile 4 1
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000001000010110101000000000000001000000000
000000000000000000100110000000100000000000000000000000
000000000000000000000010110001101000001100110000000000
000000000000001101000110000000100000110011000000000000
000000000000001000000111001111011100000000000100000001
000000000000000001000100000101001101111111100000000000
000000000000000000000110101111011000001110000110000000
000000000000000000000000001101000000001001000000000000
000001000000001000000010011011111000111111100000000000
000000100000000101000011101001111011101001000000000000
000000000000010001000000000001101010000000000000000000
000000000000000001000000000000101011100000000000000010
000010000000001000000000001000000001000010100000000000
000000000000000011000000000111001101000000100000000000

.logic_tile 5 1
000000000000000001100000011111001011110110100100000000
000000000000001101000010001101101010110100010000000000
111000000000000101000110000001011011100010110100000000
000010100000000000100000000001011000010110110000000000
110000000000001101000000000011100000000001110000000000
010000000000000001100000000111101100000000100000000000
000000001000000101000010110101001111011110100000000000
000000000000001101100110000111011111101111110000000000
000000000000001001000000010111011100010100000000000000
000000000000000001100010101111001001010000100000000000
000000000110000001100010111000011101010100000000000000
000000000000000000000110001011011001010000100000000000
000000000000000001100010111011011011110110100100000000
000000000000001101000111001101011010110100010000000000
000000000000000000000000011101111011111111000100000000
000000001000000000000010101001101010010110000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000000101000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
110000000000000000000010100000000000000010000000000000
010000000000000000000100000000001011000000000000000100
000000001110001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000011100111011011011011111111000100000000
000000000000000000000110000111101111010110000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111111010000000000000000
000000000000000000000000000000101000100001010000000000
000000000000000101000010101111111110111111000100000000
000000000000000001100100001011101100010110000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000000000000001000001100110000000000
000000000000000111000000001011000000110011000000000000
000000000000000000000000000000011000010000000000000000
000000000000000000000000000000011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000001100100101000000010000011000010010100000000000
000000001010000000100010100000011111000000000000000000
000000000000000000000011100101111111110110100000000000
000000000000000000000000000001001101110101010000000000
000000000000000011100011100000011110000000000000000000
000000000000000000000010111101010000000100000000000000
000000001110000001100010100011101111010000100000000000
000000000000000000000100000000111001000000010000000000
000000000000000000000000000011101011110011110000000000
000000000000000000000000001001111110100011010000000000
000000000000000000000110010101000000001100110000000000
000000000000000000000011000000001000110011000000000000
000000000100000000000010000001100001000010100000000000
000000000000000000000000000000101101000000010000000000
000000000000000001000000010101100000000000010000000001
000000000000000000000010100001101011000000000000000000

.ramb_tile 10 1
000000000000000111100000000101011010000010
000000000000000111000010011111110000000000
111000000000001000000111110101111000000000
000000000000000111000010100011010000000000
010000000000000000000110100111011010000000
110000000000000000000011100001110000000100
000000000000000011100000011011111000100000
000000000000000000100010101111110000000000
000000000000000011100111001001011010100000
000000000000000000000011101111010000000000
000000000000000000000000010111011000000000
000000000000000000000011110111010000010000
000000000000000001000010010011011010000000
000010000000000001100011111011110000000000
010000000000000000000010001001011000000000
010000000000000000000010001001110000000001

.logic_tile 11 1
000000000000000000000000011111000000000010000100000000
000000000000000000000011101101000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101101110001101000000000000
000000000000001011000000000111100000001111000010000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000001101100000000010000000000000
000000000000000000000000010011101100001100110000000000
000000000000000000000010000000100000110011000000000000
000000000000000101000000000000011111000000100100000000
000000000000000000100010110000011011000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111101000000100000100000000
000000000000000000000100000000110000000000000000000000
000000000000000000000000001000001000000100000100000000
000000000000000000000000001111010000000000000000000000
110000000000000011100010100111111010000100000100000000
110100000000000000100100000000100000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000110100000000001000000001000000000
000000000000000000000100000000001101000000000000000000
010000000000000000000011100000001001001100111000000000
110000000000000000000100000000001110110011000000000000
000000000000000111000110000011101000001100111000000000
000000000000000000100100000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000110000111001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000101100110100000001000001100110000000000
000000000000000000000000000000001110110011000000000000
010000000000000101100000011000011010000010000100000000
110000000000000000000010101011010000000000000000000000

.logic_tile 2 2
000000000000101000000110111011001001111110100000000000
000000000000001101000010100101101011101110100001010000
111000000000001101100010101000000001000000000100000000
000000000000000111000000001101001001000010000000000000
000000000000000111100000000101000000000010000000000000
000000000000000011000011110000101010000001010000000000
000000000000001111100111111000000001000000000100000000
000000000000000101000010100001001001000010000000000000
000000000000000000000011100001011000000000000100000000
000000000000000000000000000000110000000001000000000000
000000000000000000000000000000001001000100000100000000
000000000000000000000000000000011001000000000000000000
000001000000000000000000000001111010000100000100000000
000000000000000000000000000000100000000000000000000000
010000000000000000000000000001000001000001110000000000
010000000000000000000000000101001001000011110010000000

.ramt_tile 3 2
000000000000101111100111110001111000000000
000000000001000111100111011001010000000000
111000000000001111100110001101011010000000
000000000000001011000100001011110000000000
110000000000000011100011100111011000000000
110000000000100001100000000011010000000000
000000000000000001000110000001111010000000
000000000000000000000100000101010000000000
000000000000100000000000000001011000000000
000000000100000001000010000001010000000000
000000000000000001000010001011011010000000
000000000000000000000000000011110000100000
000010000001000000000010001001011000000000
000000001010100011000000000111110000000000
010000000000000011000000001101011010000000
110000000000000000000010011111010000000000

.logic_tile 4 2
000010000001011000000110011000000001000000100100000000
000000000000110001000011101001001101000000000000000000
111000000000001000000000010001000000001100110000000000
000000000000001111000010000000101110110011000000000000
110001001101001000000011111101011100010111100000000000
010000000000000111000110100001101011001011100000000001
000000000000000101000111100101111100011000000100000000
000000000000000000000010100111111001110000000000000000
000000000000011001100010111111001100010111100001000000
000000000000010011000110100001111011001011100000000000
000000000000000011100000010001101101010111100001000000
000000000000000000000010100101001111000111010000000000
000000000000001000000000011101101100101111010000000000
000000000010000001000011001101101000001011100000000000
000000000000000000000000010101111100000100000100000000
000000000000000000000010010000010000000000000010000000

.logic_tile 5 2
000000000001010000000000000011100000000000000100000000
000000000000010000000000000000100000000001000000000000
111001001010100000000000000101100001000001110000000000
000000000000010000000000000111101110000000100000000000
010000000010000000000010100000000001000010000000000000
110000000010100000000100000000001100000000000000000000
000000000000000000000110100011100000000000000000000000
000000000001000000000000000000000000000001000000000000
000000000000000000000110100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000010100000011100010000000000000001
000000000000001001000000001011001111010110100000000000
000000000010001000000000001000001100000100000000000000
000000000000001011000011110011010000000000000000000000
000000000000000000000000000000011100010000000000000000
000000000100000111000010011011001111000000000000000100

.logic_tile 6 2
000000000010000000000110100000001000000010000011000000
000010000000000000000000001101010000000000000000000010
111000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000001101000000000001000110000000
000000000000000001000000001011101001000001110000000000
000000000000001000000000010011111100000100000100100000
000000000000000111000011100000100000000000000001000000
000001000000001001100111101011000000001100110000000000
000010000000000111000000000101100000110011000000000000
000000000000000000000000000000000001000000000000000000
000000000000010000000000000011001111000000100000000000
110010000000000000000111100000000000000000000000000000
010001000000000000000100000000000000000000000000000000

.logic_tile 7 2
000000000000000000000110001000011000000000000000000000
000010000000000000000100000101010000000100000000000100
000000000100000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010000000000010000000
000000000000000000000011110101010000000100000000000000
000000000000000001000110100111111010000000000000000000
000000000000000000000100001001011101001000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001111010000000000000001
000000000000000000000011100000001111000000000000000000
000011100010100111100000000000001111010000000000000100
000001000000000000100010000000011010000000000000000000
000001000000000001000000010101111100000000000000000000
000010100000000000000011010000010000001000000000000001

.logic_tile 8 2
000000000000001111100000010001001010000000000000000000
000000000000011111100011110000010000001000000000000000
000001000000000000000000010001000000000000000000000000
000010100000000000000011100000001011000000010000000100
000000001111111000000000000000000000000000000000000000
000000000000010111000011110000000000000000000000000000
000010100000100000000000000000011100000100000000000000
000001000001010000000000000000010000000000000000000000
000000000000000000000000000101001010000000000000000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000010001100000000001000000000000
000000000000000000000010101101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000001000000000000000000000
000000001100000000000000001101010000000100000000000000

.logic_tile 9 2
000000100000000001100000001001000000000001000000000000
000011100000000000100010101101000000000000000000000100
111000000000000101000000010000001010000000000100000000
000000000000000000100011111011000000000010000000000001
010000000000001101000110100011011010000000000110000000
110000000000000011000000000000100000000001000000000000
000000000000000011000111101000000000000000000000000000
000000000000000101000000000111001100000010000000000000
000010000100000011100110000001101011010000000000000000
000010100000000000100000001001001010000000000000000100
000000000000000000000110001000011000010000000000000100
000000000000000000000000000111011100000000000000000100
000000001010000001100000000011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001111011000000000010100000000
000000000000000001000000001011011101110000100000000100

.ramt_tile 10 2
000000000000000111100111111011001110100000
000000000000000111000111110111100000000000
111000000000000000000000001001001100100000
000000000000010000000011100101000000000000
010000000001010000000010011101001110001000
010000000000100000000011101101100000000000
000001000000001111100111101001101100100000
000010100000001011000100001111100000000000
000010100001001000000111000011101110100000
000001001110001001000000001101100000000000
000000000000000111000111100111101100100000
000000000000001111100111101001100000000000
000001000010001000000000001001001110000100
000000000000001001000000000101000000000000
110000000000000111100011111011101100000001
010000000000000000000011110011100000000000

.logic_tile 11 2
000000000000000000000110000000000000000000001000000000
000000000000000101000100000000001010000000000000001000
000000000000100001100110010001000000000000001000000000
000000000000000000100110010000000000000000000000000000
000010100000010001100000000001100000000000001000000000
000001000001010000100000000000000000000000000000000000
000000000100000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000
000010100000000111100000000011000001000000001000000000
000001000000000000100000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000010000000000000001000000000000001000000000
000000000010100000000000000000100000000000000000000000
000000000000000000000110100000001000111100001000000000
000000000000000000000000000000001100111100000011000010

.logic_tile 12 2
000000000000000101000010100001000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000101000010100000000000000000001000000000
000000000000000111000010100000001110000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000001001000001100110000000000
000000000000001001000000000000100000110011000000000000
010000000000001000000000001101100000000000000100000000
010000000000000001000000000111100000000010000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101100000000000000100000000
000000000000001101000000000000100000000001000000000000
111000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000001100001000000000000000000
000000000110000000000000000000001000000000010000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000011000000000000000000100000000
100000000000000101000010000101000000000010000000000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000001

.ramb_tile 3 3
010000100000000000000011101111101110000000
001001001000010000000011111011000000100000
111000000000000000000000000011101100000000
000000000000001001000000001101000000000000
110000000000000000000010011111101110000000
011000000000000001000011110111100000000100
000000000000000000000011101111001100000000
001000001100001111000000000011100000000000
000010100100000000000010010001001110000000
001000000000000101000110111101100000100000
000000000000000001000000000101101100000000
001000000000000001100011110101100000100000
000000000000000000000111001101101110000000
001000000000000101000000001111000000000001
010000000000000001000010010001001100000000
011000000000000101100011001011100000100000

.logic_tile 4 3
000000100001000011100111000001001000010111100000000001
000001000000100000100100001101011010000111010000000000
111000000000000000000000000101001110010111100000000000
000000000000000000000000000001111101000111010010000000
000010000000000101100111101000000000000000000100000000
000000001010100000000100001101000000000010000000000010
000000000000000000000010100011101011000110100000000000
000000000000000000000100000001111111001111110000000001
000000000000001001100110000001001110000110100000000000
000011001000001001100100000011001011001111110010000000
000000000000000000000110010101001110010111100000000000
000000000000001101000110010011101000000111010010000000
000000100000000101000010101001011100010111100000000001
000001000000001101100100001111011011000111010000000000
010000000000001000000010101101011100010111100000000000
100000000000001001000110110111101000000111010000000010

.logic_tile 5 3
000000000010100000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000010
111000000000000000000000000011100000000000000100100000
000000000000000000000000000000100000000001000000000000
110000000100000101000000000101011111010111100000000000
110000000000000000100010000011111010001011100000000100
000000000000000111100010100011011110000000000000000000
000000000000000000000110110000110000001000000000000000
000000000000001000000000010000001110000100000100000000
000010000000000111000011010000010000000000000000000010
000001000000000000000010000000000001000000100100000000
000000100000000000000010100000001101000000000000000010
000000000000000000000110001000000000000000000100000000
000000000000010000000010101101000000000010000000000000
000000000000000000000010100000001010000100000100000000
000000000000000000000111110000000000000000000000000000

.logic_tile 6 3
000000000010110000000110001101001011010111100000000000
000000000000000000000110111011011111000111010000100000
111000000000000000000000001000000000000000000110000000
000000000000000000000011111111000000000010000000000000
110000000000000000000000000000001000000100000000000000
110010000000010001000011110000010000000000000000000000
000000000000000000000000010000000001000000100100000001
000000000000000000000011100000001101000000000000000000
000001000100000000000111000000000000000000000100000000
000010000000000000000100001001000000000010000000000000
000010101100000000000010100000000000000000000100000000
000001000000000101000110011011000000000010000000000010
000000000000000000000011001101011011010111100000000000
000000000000000000000000001001111101000111010000000100
000000000000000000000111100011100000000000000000000000
000000000000000000000110110000000000000001000000000000

.logic_tile 7 3
000000100000000111000000010000011110000100000100000001
000000100000010000000011010000010000000000000000000000
111000001100000001100000000000000000000000100100000000
000000000000001101000011110000001000000000000000000000
110001000000101111000011111001101011000000000000000000
110000000001010111100111101101001101001000000000000001
000000001100001001100110001101001010010111100000000000
000000000000001011100100000101011101000111010000000000
000001000000001000000111000011101111000000000000000000
000000000000000101000000000011101010001000000000000001
000001000000000011100111110111111001010111100000000000
000000100000000000000010011101111100001011100000000000
000000000110000000000010000000000001000000100100000000
000000001010001111000000000000001000000000000000000000
000000000000000000000110100000001000000100000100000000
000000000000000000000110110000010000000000000000000000

.logic_tile 8 3
000000000001011001100111110000011010000000000000000000
000000000000101111000111000111010000000100000000000000
111000000000000111100000010101111011110011110100000000
000000100000001111000011010001011111010010100000000000
110000000100000000000010010101101100000000000000000000
010000000000000101000010011101001001000000100000000100
000000000000100001100110111001011010110011110100000000
000000000001000101100011101111001101010010100000000000
000000000001101101110110001101011111000000000010000000
000000000000001011000010100111001001000100000000000000
000000001000000000000000011001101100010111100000000000
000000000000000000000010000001001001000111010000000000
000000000010000001000000011111011111110110100100000000
000000000000000000000011110101111101111000100000000000
000000000000001001100000010011100000000000010000000000
000000001000000101000010101101101000000001110000000000

.logic_tile 9 3
000000001000000111100000000001111101010111100000000000
000010100000000000100000001111001111001011100001000000
000001000000000111100000000111000000000000000000000000
000010100000000111100010010000101110000000010000000000
000010100000100000000000000000011011010110000000000000
000000000000010001000000000000011100000000000000000000
000000000000001000000111100011111100000110000000000001
000000100000000111000011110000010000001000000000000000
000010000000001000000110100001101010010111100000000000
000001100000000101000000001111001100000111010000000000
000000000000001101000000011000001110000000000000000000
000000000000000111000011101111010000000100000000000000
000000000010000000000011101101100001000001010000000000
000000000001000101000100001101001000000001110000100000
000000000000000000000010010111011000000110100000000000
000000000000000000000110101011111000001111110010000000

.ramb_tile 10 3
010010000000001011100000011101001010000000
001000001110001111000010101001010000000000
111000000000000111100000010101001000000000
000000000000000111000011110001110000000000
110010000001000111000011111101101010100000
011000000000100111000010101111110000000000
000000000000001001000111101101001000000000
001000000000000111100110010001010000000000
000000001100000000000000000011101010000000
001000000000000000000010000001010000010000
000000100000000011100000001111001000100000
001000000000000000000000000101010000000000
000000000001010001000000011111001010000000
001001000000100000000011100001110000000000
010000000000000000000111001101101000000000
111000000000000001000100000111110000100000

.logic_tile 11 3
000000000000000000000000011101001000111110100000000000
000000000000000000000010001001101001011101010000010000
111000000000001000000010100000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000100000000000010111011001010000000110000001
000000000000010000000011110000111001001001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000000
000010000000000000000000011111000000000010000000000000
000000000010000000000010001001100000000000000011100010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000010000000000000010000100000000
000000000000000000000010000000001101000000000000000000
111000000000100000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000001111010000000000000000000000
000000000000000000000000000111001000010000000000000000
000000000000000000000000000000011110000000000000000000
000000001000001000000000000011111110111110000000000000
000000000000000001000010101111111110101001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000001100010101111011110010010100100000110
000001000000001101000100000111001001010001110000100000
000000000000001111000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
111000000000001000000110000000000000000000100100000000
000000000000000001000010100000001111000000000000000000
110000000000000000000110000000000000000000100100000000
101000000000000101000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000001100000000000000000000011100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000010001101001110000010000000000000
001000000000000000000100001001101010000000000000000000
000000000000001001100000011111001111000010000000000000
001000000000000001000010001001011000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000010001000011000000100000000000000
001000000100000111000000001011011101000000000010000000
111000000000000101100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000011100000000000011100000110000000000000
101000000000000000000000000101001111000010100000000010
000000000000000000000000011001001011000000010000000000
001000000000000000000010101101001000000000000000000000
000000000000000000000010010000011100000100000100000000
001000000000000000000110000000000000000000000000000100
000010000000001001100110010000000000000000000100000000
001000000000000001000110001011000000000010000000000000
000000000000000000000110010001001110000010000001000000
001000000000000000000110010101110000000111000000000000
010000000000000000000000000011101011101000110000000000
101000000000000000000000001011001101000000110000000000

.ramt_tile 3 4
000000000000000000000000000101111110000000
000000000000011001000010001001110000000000
111000000000000011100111101111101010000000
000000000000000000100100001001100000000000
010001000000000111100111010111111110000000
110010100000001001100111110011010000000001
000000000000000000000000010111101010000000
000000000000001001000011100101000000000000
000100101110000001000000001001111110000000
000100000000001001100010001011010000000000
000000000000001000000000001001001010000100
000000000000000111000010010101000000000000
000000000001100011100000000101011110000000
000000000011010000100000001011110000000000
110000000001011001000011110111001010000000
010000000000101101100010100011000000000000

.logic_tile 4 4
010000000000001000000000000000001101010010100000000000
001000000010000111000000000000001100000000000000000000
111000001000000000000000000001000000000000000000000000
000000000000000000000010010000000000000001000000000000
000000000000000000000000010101000000000000000100000000
001000001100000011000010000011100000000010000010000000
000000001010000000000000010111000000000000000000000000
001000000000000000000011110000000000000001000000000000
000000000000000111000000000000000000000000100000000000
001000000000001111100010100000001101000000000000000000
000000000000000000000000000011111000000001000001000000
001000000000001001000010000011010000000110000000000000
000000000000000101000000000000001101010010100010000000
001000000100000000100000000000001001000000000000000000
010000000000000000000000001000011100000000000000000000
101000000000000000000000001101011010010000000000000000

.logic_tile 5 4
010000000000000000000110110000000000000000000000000000
001000000000000000000010010000000000000000000000000000
111000100000000111000010111011111110001011000000000010
000000000000000000000011000001110000000011000001000000
110000001100000000000010000101101111111111000100000000
111000000000000000000011001101111001010110000000100000
000000000000011000000000000000000000000000000000000000
001000000000100001000010100000000000000000000000000000
000000000100100000000000000001111011111111000100000000
001000000001010000000000001101101001010110000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000110000000000111110111100001000010110000000100
001000000000000000000110001001001101000001010000000010
000000000000000000000110100011100000000011010000000000
001000000000001101000000001001101011000011000000000000

.logic_tile 6 4
010000000001000000000110000001001111000110100110100000
001000000000100111000011110000101000001000000011000000
111000001100000000000111101011001010100001010000000000
000000000000001101000110110101111110010110100010000000
010000000000000000000011101011000000000010110000000000
011000000000010000000010111001101000000010100000000000
000000000000001011100000011011001010001010000000000000
001000100000001011000011001011010000001001000000000000
000010100000001111100011100101111000000000000010000010
001001000000000001000010110000110000001000000000000000
000000001000000101100010000111111100010111100000000000
001010000000000000000010000011111111000111010000000000
000000000100000001000000001000011100000010100000000110
001000000000000111000010001001001110010010100000000000
000000001100000001100010001111111010000000000000000000
001000000000000001000000000111001011001000000000000000

.logic_tile 7 4
010000000000001101000010010000000000000000000000000000
001000001110011011100011010000000000000000000000000000
111000001100001000000000010101001110110110100100000000
000000000000001011000010001111001100110100010000000000
110000000010000101000010111001000000000000010000000000
011000001110000000000011101101101110000010110000000000
000000100000100000000110001001101111010111100000000000
001000000001010000000011111101011110001011100000000000
000001000000000111000110010101001111000010100000000110
001010000000000000100011110000101101100001010000000000
001001000000001000000000000001001010010000000000000000
001010100000001001000010110001011101000000000000000000
000001001010000001100111001011001111101011010100000000
001000000000011111000011111001011100000111010000000010
000000000000001000000000000101101000101011010100000000
001000000000001101000000000011111111000111010000000000

.logic_tile 8 4
010000000001000001100000011001001100001001000000000000
001000000000010000000011010001010000001010000000000000
111000000010001011100000010001111100101011010100000000
000000000000000001100010010001111111001011100000000000
110000000100001000000010110111001100000000000000000000
011000000000000001000010100011001111000000100000000000
000000000000001000000010101011111010010111110000000000
001000000000000011000010001101011011011111100001000000
000010100110000101100111011101101111110011110100000000
001001000000000101000010101001011000010010100000000000
000000000010000111100000011111111100000000010000000000
001000000000001111100010011101101010000001110010000000
000000000000001111100010000111111100000000000000000000
001000000000000101000010000111101001000100000000000000
000001000000000000000110000000001011010000100000000000
001000100000000000000010011011011000010100000000000000

.logic_tile 9 4
010000000000001000000111100000011111010000000000000000
001010100000001011000100000000001100000000000000000000
111001000100101111100111100000001100000000000000000000
000000000000000111100000001011010000000100000000000000
000000000000000001100111100000011000000010000010000000
001010100010001111100100000000000000000000000000000000
000000000000001111100000000101001111000110100000000000
001000000000100001000000001011001001001111110000000000
000001000000000000000111111001011011010100010110000001
001010000000001001000010101011101000111100010010000001
000000000000000000000000000001001110010000000000100000
001000000000000001000010000111011010000000000000000000
000000100000001101000110001011011000000110100000000000
001000000000000011000000000101111100001111110001000000
110000000000000111100000000000001011000010000000100000
111000000000001101100000000000011010000000000000000000

.ramt_tile 10 4
000000000000000001000000010001101100000000
000000000000000000000011011101110000000000
111000000000000001000011110111101000000000
000001000000001111100111101101110000000000
110010100010010000000010010011101100000000
110000000010100000000111101011010000000000
000000000010000111000011100011001000000000
000010100000100000000000000001010000010000
000010100100000011100110011111101100000000
000001000110000111100111001001010000010000
000000001110000011100111101101101000000000
000000000000001111000000000001110000000000
000000101000000000000011101011001100000000
000000000000010000000000000001010000000000
110000000000001000000111001101101000000000
010000000000000011000100001011010000000000

.logic_tile 11 4
010000000000000000000011100001011100000000000000000000
001000000000000101000100000011101110010000000000000000
111000000000000000000000010111001101000000000000000000
000000000000000000000010000011111101000100000000000000
000000000000001001100000000101000000000001000000000000
001000001100000001100010100101000000000000000001000000
000000000001000000000000000000000000000000100000000000
001000000000000000000010100000001110000000000000000000
000000000000001101100000011101011111011001100100000000
001000000000000101000010101111111001010001100000000000
000000000000000101100010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000001001100110110111011010001110000110000000
001001000000000111000011110001110000001001000000000000
000000000000001000000111100000000001000010000000000000
001000000000000001000111110000001110000000000010000000

.logic_tile 12 4
010000000000001001100010101001011010001001000100000000
001000000000000101000011100001100000001011000000000000
111000000000000000000000000011100001000001010100000000
000000000000001101000010111001101010000011100000000000
010000000000000000000010100001011010101001110100000000
011000000000000000000100000111101101101011010000000000
000000000000001101000000001101000000000000000100000000
001000000000000001100010100101100000000001000000000000
000000000000000000000000011011111010111011110000000000
001000000000000000000010001111011000010010100000000000
000000000000100111100000011000011010010100100100000000
001010000000000000100010000101001001010000100000000000
000000000000000001100000000001000000001100110000000000
001000000000000000000000001001000000110011000000000000
000000000000000000000010101000011000000100000100000000
001000000000000000000100000101010000000000000010000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000110010111111000000010000000000000
001000000000000000000010000000111001000000000000000000
111000000000000001100110001011101100000010000000000000
000000001010000000000000000001011001000000000000000000
010000000000000000000000000000011000000100000100000000
101000000000000000000000000000010000000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000010100000000000000001000000000000
000000000000001000000000000000000000000000100100000000
001000000000000001000000000000001001000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000000000
010000000000000000000000011000000000000000000100000000
101000000000000000000010001111000000000010000000000000

.logic_tile 2 5
010000000000000000000010100101001010000000100000000000
001000001000000000000100000000101011000000000000000000
111000000000000000000000000111111101000010000000000000
000000000000000000000000001111101100000000000000000000
110000000001010000000010111000000000000000000100000000
101000000000000111000011001111000000000010000000000000
000000000000000000000010101011100000000011100000000000
001000000000001101000010110111001001000001000000100000
000000000000000000000010101000000000000000000100000000
001000000000000000000110110111000000000010000000000000
000000000000001001000000000000000000000000000100000000
001000000000001011000000001111000000000010000000000000
000000000000000001100110011011011010100000000000000000
001000000000000000000010001101111111000000000000000000
000000000000001001100010011111001101100000010000000000
001000000000000001000010000101011111010000000010000000

.ramb_tile 3 5
010000000000000000000000011101111000000000
001001000000000000000011101101000000010000
111000000000000111000000000101001100000000
000000000000000000100000001011000000000000
110000100000000001100000011101011000000000
011000000000000000100011110111100000100000
000000000000001111000010010001001100000000
001000000000000111000111110111100000000000
000000000000001000000010011101111000000000
001001000000000101000111110101100000100000
000000000000000000000000000011101100000000
001000000000001111000011101111100000010000
000000000000100011100000001111111000000100
001000000000000101100010101111000000000000
110000000000001001000010011111001100000000
011000000000000011000111011111000000100000

.logic_tile 4 5
010000000010000000000110100111100001000010000010000000
001000000000000000000000000000101010000001010000000000
111000000000000000000000000101100001000001000000100000
000000000000000000000000001011001111000001010000000000
000000000000000000000111100000000000000000000000000000
001000000010010000000000000000000000000000000000000000
000000000000000101000000001111000001000000100000100000
001000000000000000100010111111101011000000110000000000
000000000000000000000010100001000000000000000000000000
001000000000000000000000000000100000000001000000000000
000000000010000000000000000000001010000100000000000000
001000000000000000000000000000010000000000000000000000
000001000001010000000010101011000000000011000000000000
001000100000000000000000000101100000000001000000100000
000000000000000000000000000000000001000000100100000011
001000000000000000000010100000001011000000000011100100

.logic_tile 5 5
010000000000101000000000010011011110000100000000000000
001000000000000001000010011001000000001100000000000000
111000000000001111000110110011000000001100110000000000
000000001010001111000111101101100000110011000000000000
110010000000101001100000010000011101010010100100000001
001001000001001001000011110001011010000010000011000001
000000000110001001000110100000000000000000000000000000
001000000000001011100000000000000000000000000000000000
000001001011010001000000011111111011000000000000000000
001010100000100000000010000111101001001000000000000000
000000000000001000000110010011111100010110100010000000
001000000000000001000010100000011110100000000000000011
000000000000001000000000001001111001010111100000000000
001000000000000111000011001101011000000111010000000000
000000000000000101100000010000001010000110000000000000
001000000000100101000010001111001010000010100000000000

.logic_tile 6 5
010000000000000111100111010011001111010100000000000000
001000001010000001000011110000111101001000000000000001
000010000000001101000011100011001001010111100000000000
000000000000000011100111111001011011001011100000000000
000000000000110001100110000001100000000001000000000000
001000000000100111000000000001100000000000000000000000
000000000000000000000000011101011001000000000000000000
001000000000000111000011100101001000001000000000000000
000001100011100000000010101001001011000110100000000000
001011000000100101000110011111001100001111110000000000
000000001100000000000000000000001101010000000000000000
001000000000000001000010110000011001000000000000000000
000011000010000000000000000000011110000100000000000000
001000001010000000000010110000010000000000000000000000
000000000000110000000110000001101011000010100000000101
001000000001110000000110100000111111100001010000000000

.logic_tile 7 5
010000000001010000000011110001111011000010100000000010
001000001000000000000011110000111001100001010000000100
111001000001010011100111000000001000000000000000000000
000000100000100000100110111001010000000100000000000000
010010000011000000000010111000001010010100000000000100
111001001100000000000110011001011100000100000000000001
000000000000000111000011110001111111000010100010000010
001001000000000000000010010000111110100001010000000000
000011100000001000000000001001100001000000100000000100
001000001000001111000000001001001100000000110010000000
000001000001000001000000010101111000000001000000000110
001000100010000001000010000111010000000110000000000000
000000000000001000000000001000000000000010000100000000
001000000001000101000000001011000000000000000000100001
010000001100001000000110100101111001000110000000000011
101000000000000111000000000000111100101001000000000000

.logic_tile 8 5
010000000100000001100000010011101100010000000000000000
001000000000000000000010001101001101000000000000000000
000000000000000101000011110101111100000000000000000000
000000000000000000100010000000100000001000000000000000
000000000000000000000110000001011110010000000000000000
001000000000000000000000000111001100000000000000000000
000000000000000000010111110000011101010000000000000000
001010000000000000000111110000001001000000000000000000
000000000000001101100000010000000001000000100000000000
001000000000101111000011010000001100000000000000000000
000000001110000101100010011000001001010100000000000000
001000000000001101000010101111011011000100000000000100
000000000000000011100000001000001110000000000000000000
001000000000000000000011110011010000000100000000000000
000000000000101000000000001011111001000000000000000000
001000000001010101000010110001111101000000010000000000

.logic_tile 9 5
010000000000010001100000000001101110010111100000000000
001010000000100000100000001011011110000111010000000000
000000001110000111000110011011011010000110100000000000
000000000000000000000110011011101100001111110000000000
000000001000100111100000000011111000000110100000000000
001000000000010000100000001011001010001111110000100000
000000000000000111000010000111011110000110000000000000
001000101000000000000000000000100000001000000000000000
000010000100000101000010101001111111010111100000000000
001001000000000000000010010101101111000111010000000000
000000000000000111000010001000000000000000000000000000
001000000000000000100110100111001000000000100000000000
000000000000000001000111001001111111000110100000000000
001000001010000000100010101011001001001111110000000000
000000000000000111100010100101101101010111100000000000
001000000000001111100000001011111000000111010000000100

.ramb_tile 10 5
010000000000000111100110100001001000100000
001000000000000000100010010111010000000000
111000000000000000000000000111101010000000
000000000010010000000011101101010000000000
110000000000011000000110101011001000100000
011001001110101111000011101101110000000000
000000100000001111100111000111001010000000
001000000000000011000100001111110000001000
000000000000010011100111101101101000000000
001000000110000000100110101001010000001000
000000000000000000000000000111101010100000
001000000000000000000011100111110000000000
000000000001000001000011101011001000000000
001000000110100001000010001011010000010000
010000000000000011100011100001001010000000
111000000000000000100000000101110000100000

.logic_tile 11 5
010000000000000001100000000001000000000000001000000000
001000000000000000100000000000000000000000000000001000
000001000000000001100110000000000000000000001000000000
000010100000000000100100000000001011000000000000000000
000000000001001000000110010011100000000000001000000000
001000000000001001000110010000100000000000000000000000
000000000000100000000000000101000000000000001000000000
001000000001000000000000000000101110000000000000000000
000010000000000000000000000101000001000000001000000000
001001000000000000000000000000001111000000000000000000
000000000000000000000110100000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000001111000000000000100000000000000000000000
000000000100000000000011100000001000111100001000000000
001000000000000000000100000000000000111100000010000011

.logic_tile 12 5
010000000000000000000000000000000000000000001000000000
001000000000000101000000000000001010000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
110000000000000101000010100000001001001100111000000000
011000000000000000000010100000001111110011000000000000
000000000000000101000010100101001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
001000001110000000000011110000001000110011000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000011000001000001100110000000000
001000000000000000000010001101000000110011000000000000
000000000000000000000110000000011000000000100100000000
001000000000000000000000000000001111000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100010000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000100101000000001000000000000000000100000000
000000000000000101000010010001000000000010000000000000
111000000000001000000110000000000001000000100100000000
000000000000001001000000000000001001000000000000000000
110000000000000000000000000101111101000000000000000000
100000000000001101000000000001001101000000100000000000
000000000000000000000000000011101100000010100010000000
000000000000001101000000000000101110001001000000000000
000000000000001001100000000011000000000000000100000000
000000000000000001000000000000000000000001000000000100
000000000000000101000000000001011100100000000000000000
000000000000000000000010100001111010000000000000000000
000100000000001000000000001111101100000010000000000001
000100000000000101000000001011000000000111000000000000
000000000000000000000000000011000000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 2 6
000000000001000000000110000001000000000000000100000000
000000000000000101000000000000100000000001000000000000
111000000000000101100010100000000000000000000100000000
000000000000000000000100000101000000000010000000000010
010000000000001101000000000000001100000100000100000000
100000000000000011100000000000000000000000000000000000
000000000000000101000000000000011110000100000100000000
000000000000000000000010110000010000000000000000000000
000000000000100001100000010001111000101000000000000000
000000000000000000000010010101011000010000000000000000
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001101000000000000000010
000000100010100000000000001101100001000010000000000000
000000000001000000000000001111101010000011010010000000
010000000000000000000110000011000000000000000100000000
100000000000000000000000000000100000000001000000000000

.ramt_tile 3 6
000100000000001111000000000101011010000000
000100000000001111100010000111110000100000
111000000000000000000000011101101010000000
000000000000000000000011101111100000100000
010000000000001001000000011101011010000001
010000000000001101000011110011010000000000
000010000000001001100011110111101010000000
000001000000001101100010010111000000100000
000000000001000000000111001001011010000000
000000001000000000000010011111010000100000
000000000000001000000000000001101010000000
000000001100000101000000001111100000100000
000000100000001101100000010101111010000001
000000000000000101000010101011010000000000
010010000001010001000110100001001010000100
110001000000100000000010001011000000000000

.logic_tile 4 6
000000000000100000000000000000011100000010000010100011
000000000000010000000000001101011101010010100000000100
000000000000000101000000001011001100001010000010100011
000000000000001101100000000011010000000110000000100001
000000000000000000000010101000011000010110000010100011
000000000000000000000110110111001101010000000000100110
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001011100000000111001010001110000010000100
000000000000000111100010101011110000000100000010100010
000000000000000101100111101000011110000000100000000100
000000000000000000000000000111011110000000000000000100
000000100000001000000000011111011110000000000010000100
000001000000100101000011101111000000000010000000100000
000000000001001011100110100011011000001110000010000011
000000000000100101000000000011100000001000000010100010

.logic_tile 5 6
000000000000100000000111001011000000000001100000000000
000000000001000000000010111101001001000010100000000000
111000000000001000000110000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
110010100110000000000010011111011000000000000010000001
110000000000000001000011100001010000001000000000000000
000000000000000001100111100101001000000011000000100001
000000000000001111000000001101110000000010000010000010
000000000000000111000111000011111010010100100000000000
000000000000100000000000000000001001001000000000000000
000000000000000111000000000101100000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000101011000000110100101001000001111000000000000
000010000000000001000100001101011001001101000001100001
000000000000000000000000010000001001010100100000000000
000000000000000000000011111011011111000000100000000000

.logic_tile 6 6
000010100000000000000110111001011000000100000001000000
000000100000000000000010111001110000001100000000000000
111000000000001101000010111000000000000000000110000011
000000000000000101100110101101000000000010000010000010
000010100000011101100000010000000000000000100000100000
000000000000000101100011011011001001000000000011000011
000000000000001000000110100000000000000000000100000000
000000100001011111000010111101000000000010000000000000
000010100010000000000110000101101101000110100000000000
000001100001010000000010110101011111101111110000000000
000000001010000000000000001000000001000000000000000000
000000000000000000000000001111001000000000100000000000
000000000000000000000000001000001011000000000000000000
000000000100100000000000000001001011000000100010000000
000000000001000000000110100000000000000000000000000000
000000000000100000000110000000000000000000000000000000

.logic_tile 7 6
000010001011010101100000000011100000000000000100000111
000001000001110000000011110000100000000001000001000101
111000000000001011000000011111101110000010000000000000
000000000000000001000010101111001110000000000000000000
000000000000000001100000010000011011010100000000000000
000010100001010000000010111001001101000100000000000100
000000001000000001100000000101100000000000000000000000
000000000000000001000000000000000000000001000000000000
000000001001010000000000001000000000000000000110000011
000001001100100000000000001001000000000010000000000010
000000000000000000000010111000000000000010100000000000
000000000000000000000110000001001011000000100000000000
000010100111011101000000001001000000000000100000000100
000001101101110001100000000001001010000000000000000111
000000000001010101000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000

.logic_tile 8 6
000000000100001111000000000101100001000000010100000000
000000000000000001100000000111101001000010110010000000
111000000000001000000000011011000001000001110100000000
000000000000000001000010001101101010000000010010000000
110000001010000000000000001001001101100100010000000000
000000000000000000000000001111011100101000010000000000
000000000000000111000000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
000000000000000000000110011111011111101000000000000000
000000000000000000000110000011001111011101000000000000
000000000000001000000110000101100000000000000000000000
000000000000001111000100000000001111000000010000000000
000000000000001001100000011011111111101000000000000000
000000000000101001000011100011111111011101000000000000
000000000000000000000111001001011000001000000101000000
000000000001001001000110011101000000001101000000000001

.logic_tile 9 6
000000000000011000000000000011000001000000000000100000
000000000000100101000000000000001111000000010000000000
000000000000000000000011100011011110010111100000000000
000001001000000111000011110101111110000111010000100000
000000000000001101100000001001100000000000000001000000
000000000000000111000000000011100000000010000001000010
000000000000000000000000000001000001000000000010000000
000000000000000000000000000000001001000001000001000001
000010100000010101000000010001100000000000100000100001
000001101111100000000011010000101010000000000000000010
000000000000000011100000000001111000000110000000000000
000000001000100001100000000000010000001000000000000000
000001000000001000000000000111111000000000000010000000
000000000000000101000000000000010000000001000001000001
000000000001000000000010001000000001000000100000000001
000000000000001101000000001001001100000000000001000000

.ramt_tile 10 6
000000000001010000000011100001111000000000
000010100000100111000110001011100000000000
111000000000001101100110110101111010000000
000000000010001111000010101001100000000000
010000000000000000000110111101011000000000
010010101100001111000010100011100000000000
000000000001001101100111001001011010000000
000000000000000101000110010111000000000000
000000001110000000000000011101011000000000
000000101100000000000011111011000000000100
000000100000000000000000010101011010000001
000000000010001111000011110111100000000000
000000000001001000000111000101111000000000
000000000110001111000100001111000000000000
010000101110001000000000001001111010000000
010000000000000111000000001101100000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000001000000000101000001001100110101000001
000000000000000000100000000000001000110011000000000100
000010000000010001100011000000000000000000100000000000
000001001110100000000100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000001010000100000100000010
000000000001000000000011110000000000000000000010000000
111010000000000101000000001111111011100000000000000000
000001000000000000100000001101111000000000000000000000
010000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000001100000000011101100000000000000000000
000000000001010000000000000000101010000001000000100000
000000000000000000000011100001000000000000000100000100
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100000001001011000000010000000000000
000000000000000000000000001101001101000000000000000000
111000000000000001100000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
010000000000000000000110000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000010000000001000000100100000010
000000000000000000000010000000001110000000000010000100
000010100000010101000000000011000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000101100000000000000000000000100100000000
100000000000000000000000000000001000000000000000000000

.logic_tile 2 7
000000000000000000000110000101100000000000000100000000
000000000000100101000010110000000000000001000000000000
111000000000000000000000010111111100100000000000000000
000000000000000000000010000101011111000000000000000000
010000000000000101000011101001011100000010000000000001
100000000000001101100000001001110000000111000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000011110000000000000001000000000000
000000000000000000000010110001000000000000000100000000
000010000000000000000110000000100000000001000000000000
000000000000000000000110010000001000000100000100000000
000000001110000000000110010000010000000000000000000000
000000000000000000000000000101100000000001000000000100
000000000000000000000010111101100000000000000010100000
010000000000000101000000001011001010100000000000000000
100000000000000000100010111111101101000000000000000000

.ramb_tile 3 7
000000000000000111000000000111001100000010
000000000000000111000000000101010000000000
111000000000000000000000001011101110000000
000000000000001001000000001101010000010000
010000000000001001110011101101001100000000
110000000000001001100010010101110000100000
000000000000000001000110010111001110000001
000000000000000000100111100101010000000000
000000000000000001000010101111001100000000
000000000000000000000000001101110000100000
000010100000000000000010100001001110000000
000001000000000001000000000011010000010000
000000000000001001000010111001001100100000
000001000010001011100011010111010000000000
010000000000000101000011101111101110100000
010000000000000000000000001011110000000000

.logic_tile 4 7
000001000000000000000110010001100000000000001000000000
000010000000000000000011010000000000000000000000001000
111000000000001001100000000000000001000000001000000000
000000000000000001100000000000001100000000000000000000
010000000000000000000000000000001000001100111100000000
010010000000000000000000000000001101110011000000000000
000010100001010000000110010000001000001100111100000000
000000000010100000010010000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000100000000010000000001000110011000000000000
000000000000000101100000000111101000001100111100000000
000011000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000010100000000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 7
000000000100100111000000001000000000000000000010000110
000000000001000101100000000101001110000000100000000000
111000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000100000000010010001011010000000000000000000
110000000000010000000010000000010000001000000011100001
000000000001010011100010100001111110001110000010000001
000000000000000101100010111101000000000100000001000011
000000000000001000000000001000011010000100000010000000
000000000000000001000000001101001000000000000011000000
000000100000000000000000000111100000000010000100000000
000000000000000000000000000000000000000000000000000000
000001001110000001000000000001100000000000000000000000
000000000000000000000000000000001100000000010001000000
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 6 7
000000001010100000000000011000000000000000000000100000
000000000000000000000010101111001001000010000011000010
111000100000101000000000000000000000000000100110100001
000000000001010101000000000000001111000000000001100011
000010100001000000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000010100000000000000000000000011001010100000000000000
000001000000000000000000001011001111000100000001000000
000000000000001000000110000111100000000000000000000000
000000000000001001000100001001000000000001000011000000
000000000000001000000110000000011000000100000110000010
000000000000001001000100000000000000000000000010000101
000000000000000000000000010011100001000000010010000000
000000000000000000000010010011101100000000000000100011
000010000000000000000110111011101100000000000000000000
000000001010001001000010011011000000001000000010000010

.logic_tile 7 7
000001101110001000000011100101101010101011010000000000
000010100000000001000110000111111001000001000000000000
111010000000000101100111100101011111000100000110000000
000001000010000000000000000000111001101000010000000001
110000000000000000000110000111111000000000100110100000
000000000000000000000010100000111101101000010000000010
000000000000010000000110001011001001100010010000000000
000000000110001001000110010101011110010010100000000000
000001000000001000000110110001011000000000000000000010
000010000000001101000110100000100000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111100000000011011111110000000000000000
000000000010100000000000001001101101110001010000000000
000000100001010000000110010001011011000100000110000000
000000100000001001000010000000011001101000010000000000

.logic_tile 8 7
000000000000100000000011110111101111100010010000000000
000000001000010111000111001001111100100001010000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110010000000000000010000000001011010010000100110000000
000001100000000000000000000000111110101000000000000010
000000000001001000000010110000000000000000000000000000
000000000100100111000110000000000000000000000000000000
000000000001011000000000010011101000010000000100000000
000000000000100001000011100000111100100001010000000000
000000000001010000000011100001001100000000000000000000
000000000100000111000000000000010000001000000000000010
000000000000000011100000011111011011110100010000000000
000000000000000000100011000011101011010000100000000000
000000100000000000000000010000000000000000000000000000
000000001000100000000011010000000000000000000000000000

.logic_tile 9 7
000000000000000001100000000001011011100010000000000000
000000000000000000000000001101011010001000100010000000
111000100000000000000000000011100000000000000100000000
000000000000101111000000000000100000000001000000000000
010010001010100001000111100000000001000010000000000000
000001000000010000100100000101001000000010100000000000
000000100000000001100000000111000000000000000100000000
000000000000000000000011100000100000000001000000000010
000000000000000000000000000111100001000010000000000000
000010100000000000000000000000101000000001010000000000
000000000001000000000010100000000001000000100100000000
000000000010000000000010000000001110000000000000000010
000010100000000000000010000000011101010000000000000000
000001001110000000000000000000011111000000000010000000
010000100001001000000111100000000000000010000000000000
100000000010000011000111100000001000000000000000100000

.ramb_tile 10 7
000000000001011111100111111101001010000000
000000101110101111000110100111010000001000
111000000000000111000000000101101000000000
000000000000000111000011101111010000000000
110011101101100000000011110001101010000001
110011000001010111000010100011010000000000
000010000001010011100011100101001000100000
000001000000100000100000001001110000000000
000000001100000000000111000011001010100000
000000000000000111000000000001110000000000
000000100001001001000000000101101000100000
000000000000001111000000000111110000000000
000010000000100000000111101001001010000010
000001101100011001000111111001010000000000
010000000000000001000000001011101000100000
010001000000000000100000000011010000000000

.logic_tile 11 7
000000000000001111100000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000001000000001111001001100010000000000000
000000000000000000000000000011111011000100010000000010
000010000000000000000110000000000000000010000000000000
000001100000000000000000001111000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000011100000000000001000000000
000000000000000111000010110000100000000000000000001000
111000000000001001100011110001100000000000001000000000
000000000000000001000010000000100000000000000000000000
010000000000000000000000000001101000001100110000000000
010000000000000000000000000000000000110011000000000000
000000000000000001100011100001000001001100110000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000001001111100000001000000000000
000000000000000000000000001001110000001110000000000000
000001000000000000000110001101111010100001010100000000
000000000110001111000000000101011111010000000000000000
000000000000000000000110011111100001000000000100000000
000000000000000000000010000001001100000000100000000000
000000000000001000000110001111011111110000010100000000
000000000000001101000000001001111010100000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
010000000000000000
000010000000000000
000010110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000101000000000000001100000000000000100000000
000000000000000011000000000000100000000001000000000000
111000000000000000000110010000000000000000000100000000
000000000000000000000010010111000000000010000000000000
110000000000001000000010101000011001010010100010000000
100000000000001001000011111011011001000010000000000000
000000000000000000000000000001011000000110000010000000
000000000000000000000010100101010000001010000000000000
000000000000000000000000000101011011000010000000000000
000000000000000000000000001101111110000000000000000010
000000000000001000000110110011111000010110000000000000
000000000000000101000010100000011110000001000000000100
000000000000001001100000001011100000000010000000000001
000000000000000001000000001001101110000011100000000000
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 2 8
000001000000000000000000001000011010000010100000000000
000010100000000000000000001001011101000110000000000100
111000000000000000000111101000011000000110100010000000
000000000000000000000010100101011101000100000000000000
010000000000100000000000000000001100000100000100000000
100000000001000101000000000000010000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000001101000010110000100000000001000000000000
000000000000000000000110010000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000010000000001000000100100000000
100000000000000001000010000000001110000000000000000000

.ramt_tile 3 8
000000000000100000000111101011111110000000
000000000111011001000100001111000000000000
111000000000001000000011100011011100000000
000000000000000111000100000111000000000000
110000000001010011100000000101111110000000
110001000000000000000000000001100000100000
000010000000000111100010010101011100000010
000001000000000000100011111011000000000000
000100100100000011100111001001011110000000
000110000000001111100110001101100000100000
000000000000001011100110100101111100000000
000000000000000101000000000011000000100000
000000000000000000000011100001111110000000
000000000000001001000000001011100000000100
110000000000001111100111001001111100000000
110000000000000101100000001011000000100000

.logic_tile 4 8
000000000000001000000000000000001000001100111100000001
000000001010000001000000000000001000110011000000010000
111000000000001000000111100101001000001100111100000000
000000000000001001000000000000000000110011000000000010
110000000001010001100000010111001000001100110100000001
110000000000101001000010010000100000110011000000000000
000000000000000000000010100000011000010010100000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000000011101010110000000000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000001000011110000010000011000101
000000000001010000000000001101001011010010100000100000
000010001110000000000010010011101011010000100000000000
000001000000000000000010000000001000000000010010000000
000010100001000111000000001000011010010110000000000100
000001000000100000100000001001011011010000000010100110

.logic_tile 5 8
000000001110000101000111100101000000000000001000000000
000000001110000000100100000000000000000000000000001000
111010000001010011100000000101100001000000001000000000
000011100000100000000000000000001000000000000000000000
110000000000000000000110000001001000001100111000000000
110000000000000001000000000000101110110011000000000000
000000000000000111110000000101101000001100111000000000
000000001110000001000000000000001101110011000000000000
000000000000000000000110100111001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000001001110011000000000000
000000000000101101100110100101100000000000000100000000
000000000001000101000100000000000000000001000000000000
000010000000000101100000000101000000000010100000000000
000000000000000000000000000111101000000001100000000000

.logic_tile 6 8
000000000000000011100110011011111110000010000110000000
000000000000000000100010100001110000001011000000100010
111000001000000011100110010111100001000010000110000001
000000000000001101100011101111101010000011010010100000
110000000000100000000000001101011101010111100000000000
000000001000010011000000001011001100000111010000000000
000010100001001001100110101000011011000010100100000001
000000001100000001000000001011011001000110000010000000
000000000010000000000000000001000000000011100000000000
000000000000000000000000000111101001000010000000000000
000001000001001011100111001111100001000001100100000001
000010000001011101000110110111001101000010100010000010
000000000000000101000000011001000000000010100000000000
000000000000000000100010000101001110000001100000000000
000000100000010101100111011011111001010111100000000000
000001000101001101000110000011111000001011100000000000

.logic_tile 7 8
000000000000101001100000010011001011010000100100000000
000000000001000001000011110000001000000001010001000000
111000000000001000000111000001000001000001000100000000
000000000010000001000000000011001001000011010001000000
010000000000000000000111000000000001000000100000000000
010000000001000001000000000000001100000000000000000000
000000000000001011100011100000011010010000100100000000
000000000110011011000100000011001000000010100001000001
000001000110000011100000000011011010010000100110000000
000010000000001101000011110000001101000001010000000000
000010000000011101100000001011001011001011100000000000
000000001010000101000000001111011100101111010000000000
000011100000000000000000001000000001000000000000000001
000011000000000000000000000111001011000000100000000000
000000100001000001100000001111100000000001000000000010
000001001000100111100010110111000000000000000000000000

.logic_tile 8 8
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000001000
111001000000000000000111100000000000000000001000000000
000000100100000000000100000000001010000000000000000000
000000000001001000000000000111001000001100111101000000
000000000000011011000000000000100000110011000010000000
000000100001010000000000000000001000001100111100000000
000000001010000000000000000000001101110011000011000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000001000000001000000000000111101000001100111101000000
000010100000000001000000000000000000110011000000000010
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000010000100
010010000000000001100110010111101000001100111100000000
100000000000000000000010000000100000110011000010000000

.logic_tile 9 8
000000001000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000010000000
111000000000100011100000001011011011100010000000000001
000000001001000000000000001111111101001000100000000000
010000000000001000000011110000011000000100000100000000
000010100000000111000110100000000000000000000000000000
000000001110000000000111100000000000000000000100000001
000000000010000000000000000101000000000010000010000000
000000001010100000000000010000000000000000000100000000
000000000000010000000010001101000000000010000000000000
000000000000001000000010100000011100000010000000000000
000000000000000001000100001101000000000100000000000100
000001000000000000000000000111100000000000000100000000
000010100010000000000000000000000000000001000000000000
010000000000001000000000010011100000000010000000000000
100000000000001001000010000000000000000000000010000000

.ramt_tile 10 8
000000000000001011100000010001111110000000
000000000000000111000011111001100000010000
111001001110001001000111001011011100000000
000000100000000111100000000011000000001000
110000100000000000000000000111111110000000
110000000000000000000000000111100000001000
000001001000000111000111001011111100000000
000000100000100000000110011101100000000100
000010000001110011100111101011011110000000
000001000000110111100100000001000000010000
000000000000001111000000011101111100001000
000000000000001001000011010001100000000000
000010001001010011100011100001011110001000
000000001100100000000000000001000000000000
110000000000101111000000010101111100000000
110000000011001001100011001011000000000000

.logic_tile 11 8
000010101000010111000000000101000000000000001000000000
000001000000100000100010100000101001000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101110000000000000000000
000010000000000011000011110111100000000000001000000000
000001100000000000000111010000101110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000101000010100000101010000000000000000000
000010000000000111100000000011100001000000001000000000
000001000000000000000000000000101110000000000000000000
000000000000000000000110100101000000000000001000000000
000001000010000001000000000000001100000000000000000000
000000000000100111100111100001000001000000001000000000
000000100001011111100100000000001100000000000000000000
000000000101000111100111110101000001000000001000000000
000000000010000000100011100000101011000000000000000000

.logic_tile 12 8
000010101010100000000000000000000000000000000000000000
000001000001010000000011110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000010000000000011110000000000000000000000000000
010000000000010000000000010000001100000010000000000000
010000000000100000000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000001101010010000000000000
000000000000000000000100000000011001000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111101011001011101000010110000000
000000000000000000000100001001111101000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000100000000000000000000000

.io_tile 13 8
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
111000000000000000000000000001001010000010000000000000
000000000000001101000000000000000000001001000000000000
010000000000000011100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000011000000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000001000000000011000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000001100010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000001000000000001001011000101000010000000000
000000000000000001000010111011111111110100000000000000
110010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000001100000100000100000000
000000000000001011100000000000000000000000000000000000
000000000000000000000011000011001110111101010000000000
000000000000000000000000001001001000111111100010000000
000000000000000001000000010000000001000000100100000000
000001000000000000000011010000001000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000011100001001100000001
000000000000000000000111101001100000000000
111010000000000001000110011111111100000000
000001000000000000100111010001110000010000
110000000000000000000000010111101100000000
010000000000000000000011100011100000100000
000000000000000001100011101111011100000000
000000000000000111100011101101010000000000
000000001111001111100000001101001100000000
000000000000001111000011111001100000100000
000000000000000000000110111011111100000000
000000000000000111000110100101010000000001
000000000000100001000000001011101100000000
000000001000000000000000000101100000000010
110010100000000111100010011101111100000000
110001000000000000100111111001110000000000

.logic_tile 4 9
000000000001000000000000010111011111000110100000000000
000000000000100000000011010011111000001111110010000000
000000000001001000000111000101011110000110000000000001
000000000000101011000100000000000000001000000000000000
000000000000000011100110101111011111010111100000000000
000000000010000000100000001101111100001011100010000000
000010100000110000000110101001001110010111100000000000
000000001010000000000000001111111111001011100010000000
000000000000001101000000001111000000000000100000000000
000000000000001001100011110111001010000000110000000010
000000100001101000000000011101001101000110100000000100
000001000000110011000010111111111001001111110000000000
000000000000000001100010100111000000000011000000000000
000000000000000101100111110101000000000001000001000000
000010100000100101100000010011101110010111100000000000
000000000001000000000010111111101100001011100000000010

.logic_tile 5 9
000000000000000011100010000001011010000000000000000100
000000000000000000000010110000011110101000010000000000
000000000000000101000000000000011110000000000000000100
000000001010010000000000001011000000000010000000000010
000000000000000001100010101011101010010111100000000000
000000000000000000000110000011111101000111010000000001
000000000000000000000010100011001100000000000000000000
000000001110000000000110110000100000001000000000000000
000000000000101000000010110000001001000100000010000000
000000000001010111000111010101011111000110000000000000
000000000000000001000011101101101010000010000000000000
000000000000000001000100000011110000001001000010100001
000000000000001001000111000000001110000010000000000001
000000000000000101100100001001000000000000000001000000
000000000000010101000110001111101110110000100000000000
000000000000000000100000000001011101100000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000100110000100
000000000000000000000000000000001101000000000011000100
111000100001100011100000000111001010000000000000000000
000000000000100000100000000000010000001000000000000000
110000000000000000000010011000000000000000000000000000
100000000000000000000010010011001111000000100000000000
000000000000000000000010011000000001000000100000000000
000000000000000001000010100001001010000000000011000000
000000000000000000000000000101101011010111100000000000
000000000000000000000010111011111011001011100000000000
000000000000000000000000000000001110000000000000000100
000000000000001001000000000111010000000100000000000000
000010000000001001000010000111000000000000000000000000
000001001100000011000010110000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000001000000111110000000000000000000000000000
000000000000001011000011000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000001000000011111011001000001001000110000000
000000001000000101000010000111110000000101000000100000
000000000001010111100000011101001111010111100000000000
000000001000000000000010101111111101001011100000000000
000000000000001000000010001001001010001101000110000001
000000000000000101000000001011110000000100000000000010
000000100000000000000011111111011010101011010000000000
000001000000000000000010001101001111000001000000000000
000000000000000101100011010101101010101011010000000000
000000000001000111000010110011101001000010000000000000
000000001100000001100000010001011001010111100000000000
000000000000000000000011010111011001001011100000000000

.logic_tile 8 9
000000000001010001100000010000001000001100111110000000
000000000110100000000010000000001100110011000010010000
111000000000000000000000000000001000001100111100000000
000001000000000000000000000000001000110011000010000000
000000000000110000000110000000001000001100111100100000
000000000001010000000000000000001001110011000010000000
000000000000101000000000000101001000001100111100100001
000000001001000001000000000000100000110011000010000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000010000010
000000000000000001100110010000001001001100111100000000
000001000000100000000010000000001100110011000010000010
000000000000100000000000000000001001001100111110000000
000000000000010000000000000000001101110011000000100000
010000000001100000000000000000001001001100111100000000
100000000001110000000000000000001101110011000010100000

.logic_tile 9 9
000010000000001000000000000101000000000000000100000000
000001000000001111000000000000100000000001000000000000
111000000000000000000010100000000001000010000010000000
000000000000000000000110100000001001000000000000000000
010000000000001000000010110000001010000010000000000000
000000000000000001000011010000000000000000000000000010
000000100000000000000000000011100000000000000100000000
000000000000100000000000000000000000000001000000000100
000000000000000000000110000000000000000000100100000001
000000001010000000000000000000001000000000000010000000
000000000000001000000000000101000001000000100000000000
000000000000101111000000000000101110000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000100000000000000010000000
010000000000001000000000000000011000000010000000000000
100000000000001001000000000000010000000000000010000000

.ramb_tile 10 9
000001000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000001000000111100111100000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000000100010000000001110000000000000000000
000000001110000000000111110111100000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000100101100111100101100001000000001000000000
000000000000010000000100000000101110000000000000000000
000000000000001000000111110101100001000000001000000000
000000000000000111000111100000101101000000000000000000
000000000000000111100000010111000000000000001000000000
000000000001010000100010100000101010000000000000000000
000000000000000111100010100011100000000000001000000000
000000000000000101100000000000101001000000000000000000

.logic_tile 12 9
000000000000011000000110011111101001000010000000000000
000000001110100001000011101001011011000000010000000000
000000000000000000000000010000011110000010000000000000
000001000000000000000010000000000000000000000000000000
000000001000000000000000000000000001000010000000000000
000000000000000000000000000000001011000000000000000000
000000100000000011100111000001011010000000000000000000
000000001000001111100000000000100000000001000000000000
000000000000000011000000010101111100100000010000000100
000000000000001111000011100011001000000000100000000000
000000000000001111100000000000011010000010000010000000
000000000010001011100000000000000000000000000000000000
000000001000000000000000000000000001000000000000000000
000000000000000000000000001011001100000010000000000000
000000000000000111100000000000000000000010000000000000
000000000000101111100000000011000000000000000000000000

.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000011100000011011000100000000000000
000000000000000000000000000000001011000000000000000001
111000000000000000000000010000011000010000000000000000
000000001110000000000010000000011100000000000011100011
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000011101000000000000000000000000000
000000000000000011000100001111000000000010000000000000
000000000000000001000000000001000001000010100000000000
000000000000000000000000000000101111000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111000001000011000100000000
000000000000000000000010000111101001000001000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000110100000000000000000000000000000

.logic_tile 2 10
000000000000000000000111110001000000000010000000000000
000000000000000000000111100000100000000000000000000100
111000000000010111000111001000001011000010100000000000
000000000000100000000110100111001010000010000000000000
010000000000000011100110100000011110000100000100000000
110000000000001111100011110000010000000000000010000000
000000000000000000000111011011011101100000000000000000
000000000000000111000111101001011011110000000000000000
000000000000000000000000001001101011111001110001000001
000000000000000001000000000111011111111000110000000000
000000100000000001000000001101101001001100000000000010
000001000000000000100010110011111011101100000000000000
000000000000000000000110001101001010001001000110000000
000000000000001011000000001001010000001011000010000000
000000000000000001000110010111000000000000000000000000
000000000000000111000010000000101110000001000000000000

.ramt_tile 3 10
000000000111011011100111001001101100000000
000000000000001111100111111101010000000001
111000000000000111000000010001001010000000
000000000000001001100011110111000000000000
110000000000000001100111011101001100000000
110000000010100000100011000111110000100000
000010000000010001000111000001101010000000
000000000000100000000010001001100000000000
000000000001001000000111100111101100000000
000000000000000111000000001101110000100000
000000000000000000000111000001001010000000
000000000000000000000000000001100000100000
000000000000000000000010000011101100000000
000000001010000001000000000011110000100000
010010000001010001000000011001101010000000
110001001010100000100011001101000000000000

.logic_tile 4 10
000000000000000000000111000001001010000110000000000000
000000000000000000000000000000100000001000000000000100
111000000000001000000000000111011010000011000000000000
000000000000001101000000000011111110000010000001000000
000000000001010101000000001001000000000011000010000000
000000000100100001100000000101100000000010000000000100
000010000000001001100011101111000000000000000010000000
000000000000001011100000001011100000000001000001000000
000000000110000101100000000111111101110000000010000000
000000000000001001000011101011101110000000110000000000
000000000000000001000010100011001011000010000010000001
000000000110000000100000000000001010000000000001000000
000000000000000000000010100111111101100000010100000000
000000000000000101000000001011101000110000000000000000
000000000000100001100000010000011010000000000000000000
000000000000010000000010001001001010000110100000000100

.logic_tile 5 10
000000001000000000000110000101011010000010000000100000
000000000001000000000000000000000000000000000010000000
111000000000001101100010101011111011001111000000000000
000000000000100101000100001101101001000111000000000000
110000000000000111000011111101011001101001010111100100
100000000000000001100010000001101101010110110000100010
000000000001011101000000000101101011000000010000000000
000000001110100001100010110111011111000000000000000010
000000000000100000000010100001011000101001000000000000
000000001111010000000100000101111110101000000000000000
000010100000000000000000000101001111001011000000000000
000011000010010000000010011011001001001001000000100000
000000000000000111100000000111101111000110000000000000
000000000000000001100000001101101010000001000000100000
000000000000000000000000001111001010000110100000000000
000000000000010000000010111001001101000001010000000000

.logic_tile 6 10
000000000000101111000010000101001101000000000000000000
000000001101001111000111100001011011000000010000000000
111000000000001000000000000111111010000000000000000001
000000000000001001000011111101001000100000000000000000
110000001000000000000111010011101110001110000000000001
110000001100001101000110100011100000001001000000000100
000000000001000111000110011111001011101101010010000000
000000000001111111000010001101011010011000100000000000
000001000000001000000110001111000000000000000000000100
000010100000000001000100001001100000000001000001000000
000000000000000101100010000101000000000000000100000000
000000000000000001100100000000100000000001000010100000
000000000000000111000010011111011011111001010000000000
000000000000001001100011101111101000100010100000000000
000000000000000101000011100011101001010111100000000000
000000000001000000100100001001011100001011100000000000

.logic_tile 7 10
000000000001110000000111101101100000000001010100000000
000000001101110000000010110111001101000001100000000000
111000000000100001100010110011101100000100000100000000
000000001001010000000111100000111110001001010001100000
110000000000001000000010110111011111000000000000000010
110000001110000001000010101001101011000000100000000000
000001000000001000000010101101011000000001000000000000
000000001000000001000000001001111100000000000000000100
000000000000001001100000000011100000000001110100000000
000000000000001101100011111011001110000000010000000000
000000100000000011000000000111101100001001000100000000
000000000000000000000010010101110000001010000000000000
000000000000000001100010010101011000001101000100000000
000000000000000001000010011011100000001000000000000000
000000100000000101100110100000001100010000000000000000
000001000000001001100100000000001001000000000010000000

.logic_tile 8 10
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000000000110011000010010000
111000001111001000000000010000001000001100111110000000
000000000000000001000010000000001000110011000000000000
000000001100000000000000000000001000001100111110000000
000000000001010000000000000000001001110011000000000001
000000000000010000000110000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000100000000000000111101000001100111100000000
000000000001000000000000000000000000110011000010000100
000010000000001000000000000000001001001100111100000010
000001001010000001000000000000001001110011000010000000
010000000110000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000010100001

.logic_tile 9 10
000000000000000000000011111001001110000100000000000001
000000000000000000000111001011110000001100000000000000
111010000000001101000010101001101001000100000000000000
000000000100100101000111100001011001100000000010000000
010001000000000111100000011000000000000000000100000000
000010000000000101100010101001000000000010000010000000
000000100001100101000010101101101010100010000000000001
000001000111010000100100001011001011000100010000000000
000000000000000000000110010000000001000010000000000000
000000000000000000000110000000001011000000000010000000
000000000000001000000110010011011100101010000000000000
000000000100101001000011010101101101000101010000000001
000010001100000000000000000000000001000010000000000000
000000000000000000000011110000001010000000000010000000
010000000000000000000000001000000000000000000100000000
100000000000000001000000000111000000000010000000000000

.ramt_tile 10 10
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000100000000000000000000000000000
000010101011010000000000000000000000000000

.logic_tile 11 10
000000000000000111100011100111100001000000001000000000
000000000000000000000000000000101110000000000000010000
000000100001010000000011100111100001000000001000000000
000000001000001111000111110000101001000000000000000000
000000000110000000000010000001000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000010000000000000111000001000000001000000000
000100000100000000000010000000101011000000000000000000
000001001000000000000010100111000000000000001000000000
000010000000000001000000000000001100000000000000000000
000000100000011000000111100101000001000000001000000000
000001000000000111000100000000101101000000000000000000
000000000000001000000110100001000001000000001000000000
000000100000000111000000000000101000000000000000000000
000010000000100111100011010001100000000000001000000000
000000001011000000000111010000101101000000000000000000

.logic_tile 12 10
000000000110000101000000001101011100100010000000000000
000000000000000000100000000111101010001000100000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000111100000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000001000000000000000011110000010000000000000
000000000000101011000000000000000000000000000000000000
000010000000010000000000000101000000000010000000000000
000001000000100000000000000000100000000000000000000000
000000001110000011100111100000000000000000100100000000
000000001110100000100100000000001111000000000000000000
000001000000000111100000011001011100000000000000000100
000010000000000000100011001111011110010110000000000000
010000000001000001100111100000001110000010000000000000
100000000010000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000001101101010001001000100000001
000000000000010000000000001101110000001110000011000000
111000000000000000000000000011011001010010000000000000
000000000000000000000010110000011101000000000000000000
010000000000001000000110000011011100000000100000000000
110000000000001111000010110011011111100000000000000000
000010000000000000000110011000000000000000000000000000
000001000000000101000010010101000000000010000000000000
000000001100001011100000000111001110000100000000000000
000000000000001011000000000000100000000000000000000000
000000000000001101100110110000000000000000100100000000
000000000000001011000011110000001011000000000000000000
000000000000001000000110110000000001000000100110000000
000000000000001101000010100000001100000000000010000001
010000000001000000000000001011111100000001000000000000
100000000000100000000000000011011010000000000000000000

.logic_tile 2 11
000000000001000011000011100001001010000000000000000000
000000000000000000100110101011100000000001000000000000
111000000000000101100000000001100000000000000100000000
000000000000001111100010100000001100000001000011100011
000000000000001000000111101001101001001001000000000000
000000000000001111000010100111011010010100100000000000
000010100000000111000000000011000000000000000000000000
000001000000000101100010110101101001000000010000000000
000000000000110001100000000101101010000000000000000000
000000000000000000000010000000010000001000000000000100
000000000000000000000000010001111100111001010001000000
000000000000000000000011110001111011110000100000000000
000000100000000000000110001101100000000000010000000000
000000001010010000000000001111001011000001110000000000
010000000001010001000111001111001001011111100000000000
100000000001110000000100000101111011001011100000000000

.ramb_tile 3 11
010000000000000000000000000011001010100000
001010100000000000000000001101000000000000
111000000000000000000111101111111110000000
000000000010000111000100001001100000010000
110000000000001000000010011011001010000000
111000000000001001000010110101100000100000
000000000000000001000010011111011110000000
001000000000001001100011011111000000100000
000000000001000011100010101101001010000000
001000000000000000100011101011100000100000
000000000000000000000000001001111110100000
001000000000000001000010000101000000000000
000000000000000001000010001111101010010000
001000001000000000100000001101000000000000
110000000000010001000010001011011110000000
011000000001101111000010001101100000000001

.logic_tile 4 11
000000000000001001100000001011100000000000100000000000
000000001100000001000000001011101011000001110000000000
111000000000000001100000000001001110111100000000000000
000000001000000000010000000111011100110100000000000000
110000000000000011100110000111000000000001000000000000
010010100000000000100000000101100000000000000010000000
000010100000001111100000010000000001000000100110000100
000000000001001111000010110000001010000000000001000000
000000000000001101100110110111000001000000000010000000
000010100000000111000011110000101111000000010000000000
000000000001000000000110110101101100000000000000000000
000000000110100000000010101011001110000001000000000000
000000000000001101000110110001111010000000000010000000
000010001100010101000010110000010000000001000000000000
000000000000000000000110000000001110010010100000000000
000000001010000000000100000001001110000000000010000000

.logic_tile 5 11
000000000000100000000000011000000000000000000110100000
000000100000000000000011110111000000000010000000100111
111000000000000000000011100000000000000000100101000000
000000000000000000000000000000001100000000000001100101
110000001110100000000000000000011001010000000000000000
010000000000010000000010010000011101000000000000000000
000000000110000011100000001000000000000000000100000000
000000000000010000000000000111000000000010000001100001
000000001000000001000000000000000001000000100100000000
000000000000000000000011100000001010000000000001000000
000000000000000101100000000000000001000000100100000010
000000001000000000100010000000001100000000000000000101
000000000110110000000000000101000000000000000100000100
000000000000010000000000000000100000000001000001000001
000000000000000111000000000001000000000000000100100000
000000000000000001100000000000100000000001000000000100

.logic_tile 6 11
000000000000010111100110111011001100010111100000000000
000000000000100011100010110111011000001011100000000000
111000000000001111000111111011011001110000100000000000
000000000000100101100110101111111101100000010001000001
010000000000001101100111111101111000001001000100000000
110000001100001111000110100011110000001010000000000000
000000000001001011100000000011001000010111100000000000
000000000000000101100011100011011000001011100000000000
000000000000001011000010000001011010000010000000000000
000000000010000011000010110101100000000011000010000000
000000000000001000000110001101111100000001000000000000
000000001000001101000010100001011011000000000000000000
000000000000000000000000000001011001000010000000000000
000000000000000000000000000101111000000011010000000000
000010100100000111100000010000000001000000100000000000
000000000000000000100010000101001001000010100010000000

.logic_tile 7 11
000000000000000111000011111101001000010111100000000000
000000000000001111100011100001011010001011100001000000
000000000000000111100111000001000000000000000001000000
000000000000000011100111100000001100000001000010000100
000000000000001111100011110111111001000110100000000000
000000000000000011000010101101011001001111110000000000
000010100000101011100011101111000001000001010000000000
000000000110000111100110101101001000000010010000000000
000000000110100111100000000101011011010111100000000000
000000000001000000000000001101001111000111010000000001
000000000000000000000000000001001110000011110000000100
000001000000000000000000000111111011000111010000000000
000000001000001011100110001001001010010111100000000000
000000000000001111000000001101001011000111010000000000
000000000000001000000010010101101011000110100000000000
000010001000001111000011110101011111001111110000000000

.logic_tile 8 11
000000000110000000000000010101001000001100111110000000
000000000000000000000010000000000000110011000010010000
111010000000000000000000010111001000001100111100000000
000000000000000000000010000000000000110011000010100000
000001000000101000000110000000001000001100111100000001
000010100001010001000000000000001001110011000010000000
000000000001000000000110000101001000001100111110000000
000001000100100000000000000000100000110011000000100100
000000101110000000000000000111101000001100111100000000
000000100000000000000000000000000000110011000010000000
000010100100000001100000000000001001001100111101000000
000000000000000000000000000000001100110011000000000100
000001001110000001100000000000001001001100111110000000
000010100000000000000000000000001001110011000000000010
010000100001001000000000000101101000001100110110000000
100000000010100001000000000000100000110011000000000000

.logic_tile 9 11
000000001110000000000000000000000000000000100100000000
000000000000000000000010010000001011000000000010000000
111000001100010000000111101000000000000000000000000000
000001000000000000000100000011000000000010000000000000
010000000000001000000011101111001011000110100000000000
000000000000000011000000001111001011001111110000000000
000000000001010000000011111011000000000011000000000000
000000000110000000000111101101000000000001000000000000
000001001010000011100111001001111110010111100000000000
000010000000000111000000001111111001001011100001000000
000000100000000101100000000000000000000000000100000000
000001101000100000000000000011000000000010000000000000
000001001010001000000011100011011010000010000000000000
000010100000000101000100000000110000001001000000000000
010001100000010000000010000111000000000000000100000000
100000000100100000000110100000100000000001000000000000

.ramb_tile 10 11
010000001100000000000110111011001000000000
001000000001010111000011100111110000000000
111000001100101000000111101101001010010000
000000000001010111000100000011010000000000
010000001110000001000110100001101000100000
011000000000000000100000000111110000000000
000000000000001111000000001011101010000000
001000000000001111000000000101010000010000
000000000110000000000111001011101000000000
001000000000001101000100000001110000001000
000000000000001111000111100011001010000000
001000000000000011100011100111010000000000
000001001110000111000000000111001000100000
001010000000001001000010110001110000000000
010000000000000001000000001011101010000000
111000000000000000100010001111110000000001

.logic_tile 11 11
000000100000100000000010110111000001000000001000000000
000001000000010000000111110000101010000000000000010000
000001000000000000000000000011100001000000001000000000
000000000000101101000000000000001101000000000000000000
000000000000000011000000000011000000000000001000000000
000000000001000000000011110000001111000000000000000000
000001000000000111000111100001100000000000001000000000
000010100000000000100000000000001011000000000000000000
000010100000000111100000000001000001000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000101100111100101000001000000001000000000
000000000000100011000000000000001110000000000000000000
000000000000000000000010010111000000000000001000000000
000000000000000101000110100000001001000000000000000000
000000000000001111100000000101100001000000001000000000
000000000000100011100000000000101100000000000000000000

.logic_tile 12 11
000000000000000101000011100001001001110011000000000000
000000001110000000100100000101011010000000000000000000
000000000000000111100111000111100000000000000000000000
000000000010101101000000000011000000000010000000000000
000001000000000111100000000000000001000010000000000000
000010000000000101000000000000001010000000000000000000
000000000001000101000110000000000000000010000000000000
000000000000000000100000000000001000000000000000000000
000000000000001111100000001101011001100000000000000000
000000000000000001000000001101011000000000000000000000
000000000000000000000000000111100000000010000000000000
000001000000001111000000000000000000000000000000000000
000000000000000111000000000111101101111111000000000100
000000100000000000100010110111001110010110000000000000
000000100001001111100000001011101100100000000000000000
000000000000000011000000000001001111000000000000000000

.io_tile 13 11
000001010000000010
000100001000000000
000000000001000000
000000000000000001
000000000000010010
000011010000010000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000010000100000010
000101110100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000111110111011001000000000000000000
001000000000000000000011101011001110010100100000000000
111000000000000101000000010101001011111101010100100000
000000000000000000000011010101011000111110000000000000
010000000000001101000010101111101011110000010000000000
101000000000000001000110111101111010010000110000000000
000000000000000111000011100001111111010110100000000000
001000000000000101100111100011111101001111110000000000
000000000000001101100000010011101001010011100000000000
001000000000000101000011101001011011110011110000000000
000000000001010001100010000111111001110101000000000000
001000000000100000000110010011111101001010110000000000
000000000000000000000000000101100000000000100000000000
001000000000000001000000000000001100000001000000100000
010000000000000001100010111011100000000010000000000000
101000000000000000000011011101100000000000000000000000

.logic_tile 2 12
010001000000000011100110110001101011100000000100000000
001010100000000101100010000101101100010100100000000000
111000000001011011100010100000000000000000000100000000
000000000000100101100010110001001001000010000000000000
000100001100001011100000011101101011100001000000000000
001000000000000001100011111111111000010010100000000000
000000000000001000000111100101111111000010000000000000
001000000000000001000111110011111000000011010000000000
000000001100000001100000010000011001010110100000000000
001000000000000000100010010001001001000000100000000000
000000000001111001000000000101111101100000000000000000
001000000000101001100011101101111110000000010000000010
000000000000101001000000001011101110100000010000000000
001000000001000111000011100111011110110000100000000000
000000000000000001000111100011001001000000000000000000
001000000000001101100100000111111010010000000000000010

.ramt_tile 3 12
000100000000000111000111010011101100010000
000100000000001111100010111011000000000000
111000000000001000000111111001111100000001
000000001100001111000110111001100000000000
010000000001100001000010001101101100100000
110000000001010000100111110111000000000000
000000000000001111100000000001011100000000
000000001100000111100000001011000000100000
000000100000000011100010010001001100000001
000000000010100000100011010101000000000000
000010100001010011100000001001111100000001
000001000000100001000010010111000000000000
000000100000100000000000001101001100000000
000000000000000000000000001011100000010000
010000001000000001000000000001011100000000
110000000000000001000000001001100000100000

.logic_tile 4 12
010000001110101000000010111001011011110011110000000000
001000000011001111000010001001101011110001110000000010
111000000000001001000011110001111110010000100000000000
000000001110001001100011110101011110110000010000100000
110001000110001101000010100001100000000000000100000000
111010100010001001000100000000000000000001000000000000
000000000001011000000110010000000001000000100000000000
001000000000101101000110010011001001000000000000100001
000000000000001001000010001111101010000100000000000000
001000000000000001000000000111001010000000000001000000
000000000000100000000000001000011010000010000010000000
001000000001000000000000001101011001000000000000000000
000000000000000000000111100000001100000000100000000000
001000000010000111000100000001011011000000000000000010
000000000000001111100010001001001101110000000010000000
001000000000001011100000001101101000110001010000000000

.logic_tile 5 12
010000000000000000000010100001011000011100100000000000
001000000000000101000000001011101000111100110001000000
111010000000010101000010110111011010000110000010000011
000000000001000000000011101101011110000010000011000001
010001000000000101000010110101001000000000000000000000
111010100000000101000110000000010000001000000000000001
000000000000000101000110001011011111100011110000000001
001000001100000101000010101111001000000011110000000000
000000000000011000000010001011001110001001000100000010
001000000000001101000010101001110000001010000000000000
000000000100100000000000001111011101000110000000000001
001010001011000000000010000001111001000010000000000000
000000000000000111100110010001011011000000100000000000
001000001110001011100111000101101010000000000000000000
000000000011110111100010111111011111000010000000000001
001000000000000000000010011001111011000000000000000000

.logic_tile 6 12
010001000000110000000010101001001011000001000000000000
001010100001010000000011110001111011000000000000000000
111000001010001111000000001011111001000110100000000000
000001000110000111000011111111111011001111110000000000
010000000000000111000111100011101100000000000000000000
111000000000000000000011101111001100001000000000000000
000000000000000101000111000000011011000010100010000000
001000001000000001000010000111001110010010100000000000
000001001000000001100110000111011010000000000000000000
001010000000000111000011100000110000001000000000000000
000000000000010001100000001111001001010111100000000000
001000000001100000000011110001011010000111010000000000
000100000110000101100110100101111010000110100000000000
001100000001000001100011110101011101001111110010000000
000000000100000000000000010000000000000000100100000000
001000100000000001000010110000001101000000000000100000

.logic_tile 7 12
010000100001000111000111111111111011000000000000000000
001000000000001011000010001001101100000100000000000000
111000000110001000000110000001000001000000000000000000
000010100001010101000110100000001011000000010000000000
110011100000000001000011101101011000000111010000000000
001010100000100000000010010111111111010111110000000000
000000001010001001000111110000001010010000000000000000
001000000000000001000111000000001101000000000000000000
000000000000000001000111001001011110010111100000000000
001000000000000000100100000101001011001011100000000000
000000000000001000000010100111011001000001000000000000
001001000000000101000000001001001101000000000000000000
000000000000001001000010100011000000000001000000000000
001000000000000011000100000101000000000000000000000000
000000000000001001000000010001011010010110000111000000
001000001010001011000010110000111110000001000000000000

.logic_tile 8 12
010000000000100001100111000000000000000010000000100101
001000000001000000100000000000000000000000000011100101
111000000000000011100111100101011011010111100000000000
000000000000000000000010101001101110001011100000000000
110001000000100101000011111101001100000000000000000000
001010100001010000100110010011101010001000000000000000
000000000000001101100010011101101111000110100010000000
001000001011010011100111101001111000001111110000000000
000000000000000001100111110011111010000000000000000000
001000000000000000000111000000100000001000000000000000
000000100000000000000010010011011001111000100000000000
001000100001010111000011010111111111101000000000000000
000000000000000000000011101011000001000001010100000000
001000001110000001000100000111101111000001100010100000
000000000000001001100011111011111010000110100000000000
001000001011001011000111111101111000001111110000000000

.logic_tile 9 12
010000000001100000000011100000001110000000100000000000
001000000001110001000011000000001010000000000001000010
000000000000000000000000010000011110000100000000000000
000000000000000000000011010111010000000000000001000010
000000000000000111100111000111000000000000100001000001
001000000000000000100100000000001011000000000000000101
000000001010010000000000010001000000000000000011000000
001000000000100000000010100111100000000001000000000011
000011001110000000000000000000011101000000000000000001
001011100000000000000000000111001001000110100000000000
000000000000000011100000000000000000000000000000100001
001000001010000000000000001001001110000010000000100001
000001001111000011100000000111000000000000000010000001
001010100001110111000000000001000000000010000000000000
000000000000000000000010001000000000000000000010000000
001000000000000000000000001101001110000010000000000001

.ramt_tile 10 12
000000100000000101100111111101011110000000
000001000000000000000011111101010000010000
111000000000010001000110111111011100000000
000001000010101111100010101011110000100000
110000001010000000000110101001011110001000
010000000000000111000010010011110000000000
000001000000100011100111100001111100001000
000000101011010000000110001101110000000000
000000000000010000000000000001011110100000
000000000000100000000010001001010000000000
000000100001001000000111011111011100100000
000001001110100011000010010001010000000000
000000100000110111000111001001111110000000
000000000000000000000000000101110000000000
010001000000000000000000011101011100000000
010000100100000000000010011101110000010000

.logic_tile 11 12
010000000000000000000000010111101001111100010100000000
001000000000000001000011101001001010111100000001010000
111000000000101101000000000000011110000010000000000000
000000000000001001100010110000010000000000000000000010
000000000110000000000000001101111100100010000000000000
001000000000000000000000001111011000000100010000000000
000000100000000001000000001000000000000010000000000000
001000000000001101000000000001000000000000000000000000
000000000000000111100000000000000001000010000000000000
001000000000000000000000000000001110000000000000000000
000000000000001000000111100001111000100000000000000000
001000000000001011000000000011101111001000000010000000
000000000000000000000111101000000000000000000000000000
001000000000000000000010000011001111000010000011100000
000001000000010001000110101000000000000010000000000000
001000101010000001100000000101000000000000000000100000

.logic_tile 12 12
010000000001000000000110001000000000000010000000000000
001000000000100000000000001011000000000000000000000000
111000000000000000000000010000011000000100000100000000
000000000000001101000011010000000000000000000000000000
010000000000001111100000001111101011111111000000000000
001000000000000111100000001001001110010110000000000000
000000001110000000000000001000011110000000100000000000
001000000000000000000010110011011111010000000000000000
000000000000100011100000011011001000100000000000000000
001000000000010000100011001011011111001000000000000000
000000000000000011100000011000000000000000000100000000
001000000000000000100010001101000000000010000000000000
000000000000000000000111110000000000000000000100000000
001000000000000000000110000101000000000010000000000000
010000000000001111000111100011000000000000000100000000
101000000000001101000000000000100000000001000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000001011100110010
000000000100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001011000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000011001110000010000000000000
001000000000001101000010110101100000001000000000000000
111000000000001111100010100011101111010000000000000000
000000000000000001100000000000011011100000010000000000
010000000010000001100000010001101111110100010000000000
011000000000000011000010000011111101100010110000000000
000000000000000000000000001001101110010010100000000000
001000000000000000000011110001001010000000000000000000
000000000000001000000010000000000001000000000000000000
001000000000000001000011010001001111000000100000100000
000000000000000000000110011011000000000000110000000000
001000000000000001000010000111101110000011000000000000
000000000001000001000111011000011101010100100000000000
001000000000000001000011000111011000000000000000000000
000000000000001001100110100000000000000000000100000000
001000000000000101000000001101000000000010000000000000

.logic_tile 2 13
010000000000001001100010100101111000001000000000000000
001010000000000001000010111101011111000000000000000000
111000000000001001100110110011001011001110000000000000
000000000000000001000011011011111100101000010000000000
000000000000000101000111101101001000100010110000000000
001000000000101111100110000011111110010000100000000001
000000000000001111100010100000011010000010000100000000
001000001110000101100010111001010000000000000000000100
000000000000000000000010001000000001000000000000000000
001000000000000000000110011001001010000010000000000100
000000000000000001000000001001111110110000000000000000
001000000000000111000000000011001010001100000000000000
000000000001000011100111000001011000000010000000000000
001000001000000000100000001111001000000011000000000000
000000000000000111000000000101001001000010000000000000
001000000000000000000000000000011011000000000000000010

.ramb_tile 3 13
010001000000000011100010001001011100010000
001000000000000000100111101101010000000000
111000000000000111100000000101011110000000
000000000000000000100000001001010000100000
110000000000000111000010011011011100000000
011000000010000000100111100101110000100000
000000000000000001000011101111011110000000
001000000000000001000010000011110000100000
000000000000000000000010011101011100000000
001000000000000000000010100011110000100000
000000000000000001000110101111011110000000
001000000000000001000000000101010000010000
000001000000000111000010000001111100001000
001000000000000000000000001101010000000000
110000000000000001000110101001011110000000
111000000000000000000000001101110000100000

.logic_tile 4 13
010000000000000000010000000101001100000000000000000000
001000000000001101010000000000110000001000000010000000
111000000000001000010011100101111101100000000100000000
000000000000000001000000000011001001000000000001000001
000000000000000001000111010000011010010000100000000000
001010000000010000000011001111001011000000100000000000
000000000000000111100000000111100000000010000010000000
001000000000000001000010000111000000000000000000000000
000000000000000111100010000011111110000110000000000000
001000000000000000100000000111000000001010000000000000
000000100000100011100000000001011001010111100000000000
001001000001000001000000001111001011010010010000000101
000000000000101001000010010000000000000010100000000000
001010001001000101000010111101001010000000100000000000
010000000000000101100000000101001110000110000000000000
101000000000000001000000000000110000001000000000000000

.logic_tile 5 13
010000000000100101000000000101111011010010100000000000
001000000001001001000011100101011001000001000000000000
111000000000000101100111101000000000000000100000000000
000000000000001111000010100011001011000000000000000000
010000001110101101100010100101011100000000000000000000
111000000000011011000110100000101000000001000000000000
000010100000000011100011110101101001010100000000000000
001001000000000101100011010000111111101001000000000001
000000000000000000000000001101011100001000000000100001
001000000000000000000000001111100000000000000001000000
000001000000101001100010001101011110100000000000000000
001000000000000001100000001001001011101001010000000000
000000000000000000000010000011101011111111010000000100
001000000000000000000000001111101000111001010000000000
000010000000000001000110111011111010100000010100000000
001001000000000000000010000001001000110000100000000001

.logic_tile 6 13
010000000000000011100111001111011000000001000000000100
001000000000000101000110100111100000000110000000000010
111000000000001111000111000001011011000000000000000000
000000001010000111000100000000001101001001010000000101
110000000000100011100110000001000000000000000110000000
111000001001000000100000000000000000000001000000100000
000000000001010001000111100101101000000010100000000000
001000000000000000000000000000011101100001010000000000
000001000001000000000011101001011000000000000000000000
001010001000000000000100001101111010000001000000000000
000011000000000000000111100101000000000000000110000000
001010100001000001000000000000100000000001000000000000
000000000000001000000010010111101111010100100010000001
001000000000001011000010010000001100100000010000100000
000000000000001001100000000000011000000100000100000000
001000000000000001000000000000000000000000000000000000

.logic_tile 7 13
010000000001010111000111001000011000010100000000000010
001000000000100000000011100101001011000100000010000000
111000001001001101000011111101100001000000100000000001
000000000000100001000011000111001101000000110010000000
110000001110000000000111100000011111000010100010000000
011000000000000101000100000011011010010010100001000001
000000000000001011100011110101111010010000100000000000
001000000000001011000111110000011010000000010010000001
000000000110001000000110101001001101000110100000000000
001000000000001111000110001001011100001111110000000000
000000000000001000000011000001001111010110000100000000
001001000000001011000000000000111010100000000000000000
000010000000000001000110001101101110000000000000000000
001001000000000001000100000001101110000000100000000000
000000000100001000000000011000011010010000100010000000
001000000000001111000010001001001001000000100000000000

.logic_tile 8 13
010000001100101000000011010001111101000100000100000000
001000100001000011000111010000011011001001010000000000
111000000000001101100010101001100000000001000000000000
000000000000001101000000000011000000000000000000000000
010010000110000101000111000111100000000010110010000000
011000000000001111100110100011001011000010100001000000
000000000000000000000110100101000000000000100000000000
001000000000000000000011111001101011000000110000100100
000000000000001000000000000001101011000001000000000000
001000000000001111000000000101101101000000000000000000
000000000000000001000010010101011111010000100000000000
001000000000000000000010100000111111000000010010000000
000000000000001001100000000111001110000000000000000000
001001001111000101100010100111101000000000010000000000
000000100111001000000010011000000001000000000000000000
001001000000100001000010001101001100000000100000000000

.logic_tile 9 13
010001000001000000000111001000000000000000000000000000
001000101000000000000000001001001100000000100000000000
000000000000000000000000011000000000000010100000000000
000000000000000000000011010101001010000000100010000000
000001001110000000000000001111100000000001000010000000
001000000000000111000000001001000000000000000000000000
000000000000011000000000000001111100000000000000000000
001000000000101011000000000000100000001000000000100000
000000100000100101100000000001011010000010000000000000
001001100001000101000010100000100000001001000000000000
000000000000001101100000000001100000000001000000000000
001000000000000101000000000011100000000000000001000000
000000000000000000000000001000011100000000000000000000
001000000000000000000000001001000000000100000000000000
000000000000010000000000000001101100000000000000000000
001000000000100101000000000000110000001000000001000000

.ramb_tile 10 13
010001000000000000000111000001011000010000
001000100000000000000100001111110000000000
111000000000000111100111110001101010000000
000000000000000111100010011101100000000000
010000000000010101100011101011011000000000
111000000110100000000011100001110000010000
000001001110000000000000001011101010000000
001000100000100000000000001011100000010000
000001000000001111100111100011011000000000
001000100000001001100000000111010000000000
000000000000101000000010000011001010000000
001000000000001011000010110111000000000000
000010100000000001000010011111011000000010
001000001000000001000010011111110000000000
110000000000010101000011101111101010000000
011001000000000000100000000001000000010000

.logic_tile 11 13
010000000000000001000111100111011000100010110000000000
001000000001000000000111111001001010100000010000000000
111000000101000111100000000111111110100010000000000000
000000000000001101000000000001101101000100010000000000
010000000000000001000000000000001100000010000000100000
001000000000000000100000000000010000000000000000000000
000000000000000101000000000000000001000000100100000000
001000000000000000100000000000001101000000000000000000
000000000000001001100110000000000001000000100100000000
001000000001010011000000000000001010000000000000000000
000000000000000000000110100000001110000100000100000000
001000000000000000000011110000000000000000000000000000
000001000000000101100000000011001001100000000000000000
001010001010000001000000000011011000000000000000000000
010000000000000001100111101011111110110110000000000000
101000000000000000000000000001111110110000000000000000

.logic_tile 12 13
010000000000001111100000000001111101101110000000000000
001000000000000101000000001101101001101000000000000000
111000000000000111100011100001011101000000100100000000
000000000000000000100011110000011101101000010001000000
110000000000000000000111000011001100010000000100000000
001000000000000000000100000000011111101001000011000000
000000000000001001100110111111101011100010010000000000
001000001000001111000010000101011001100001010000000000
000000000000000101000110001000011011000100000100000000
001010100000000000100000000101011101010100100001000000
000000000110000011100110011101001111101110000000000000
001000000110000000000011001001101000010100000000000000
000000000000001111100111000111011110000100000100000000
001010100000000001100100000000011111101000010000100000
000000000000000111100000010011111010001000000100000000
001000000000000000000011100001110000001110000000100000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000011101011110001110100000000
000000000000000000000000001111111000110011110000000000
111000000000001000000110000000011011010000000000000001
000000000000000001000100000111001001010000100000000000
000000000000000000000000011011101111111101110010100001
000000000000000000000010000111001011111111110010100000
000000000000000001100110000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110101000000000000000000000000000
000000000000000000000000000111001110000010000000000000
000000000000000001100110110000000000000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000001001000110000000001100000100000100000000
000000000000000001100000000000010000000000000000000000
010000000000000101100000000000000001000000100100000100
100000000000000000000000000000001100000000000000000010

.logic_tile 2 14
000000000000000000000000010111100001000000001000000000
000000001000000000000011000000101110000000000000000000
111000000000001000000110100101001000001100111110000000
000000000000000001000000000000000000110011000001100001
000000000000001001100000010111001000001100110101000111
000001000010101011000010100000100000110011000000000001
000000000000010000000000010001111101010000100000000000
000000000000100000000011000000001011101000010000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000010111001001110000000100000000000
000000000000000000000000001000000000000000000100100000
000000000000000001000000001001000000000010000000000000
000000000000000111000000010000011111001100110100000000
000000000000000000000010000000011110110011000010000010
010000000000000001100000010011101100000000100000000010
100000000000000000000010001101011010000000000000000000

.ramt_tile 3 14
000000000000000111000111010001011010100000
000001000000000000100111011001110000000000
111000000000000000000111111101011000000000
000000000000001111000110011001010000010000
110000000000000111100111001001011010000001
110000000000000001100010001101010000000000
000000000000000001000010010011111000000000
000000000000000000100010010101110000100000
000000100000100011100000000011011010000001
000000000011010000000000001101010000000000
000000000000000000000000010001111000000000
000000000000000000000011001101010000100000
000000000000001000000010001111011010000100
000000000000001011000110001111010000000000
110000000000000111000010000101111000000001
110000000000000000100000001111010000000000

.logic_tile 4 14
000000000000000101000010010000011100010100000000000000
000000000000000000000110010101011011000100000000000100
111000000001011111100000000000011010000000000000000000
000000000000101111100011011111001100000100000000000000
110100000000000001100110011111101101000000010000000000
110100001001011011000010001001001100000000000000000000
000000000000000111000000001011111000101000000000000000
000000000000000000100000000001101000110100010000000000
000000100000000111100000011001111110000000010000000000
000000000000100000000011111001001001000000000000000000
000000000000011000000110110011001000010000000000000000
000000000000100111000010000101111011000000000000000000
000000000000100101100111010000001000000100000100000000
000000001101000000000010100111010000000110000000000000
000000000000000000000000001101000001000001010000000000
000000000000000001000010101111001000000010110010000000

.logic_tile 5 14
000000000000000000000000000000000001000000100100100000
000000001100010101000011110000001011000000000000000000
111000000000001000000110000000011110010000000000000000
000000000000000101000100000000001101000000000000000000
010000101010000101000000010000011000000000000000000000
010000000000000000000010010101010000000100000000000000
000000000000000101000010101001100001000001110000000000
000000000001010101000010111101001010000011110000000000
000000000110101000000010001011101110111000100010000000
000000000001010101000000000101001000111110100001000000
000000000000000101100000000111001011000111000000000000
000000000000000000100000001101101010001111000000000000
000000000000000000000010000101000000000001010000000001
000000001110001101000000000101101100000000100000000000
000000000000000001100000011101111000010110110000000000
000000000000000000100010001111101110010001110000000000

.logic_tile 6 14
000000000000000101100111000001100001000000100000000000
000000000000000000000110100000101110000000000000000000
111000000011000011100010111001011010110000110100000000
000000000000100111100011000001111000110100110000000000
010000000000000001000010010011101010010100100000000000
110000000000000000000011110000011010100000010000000010
000001001010000101100111010101101111000010100000000000
000000000000000000000010100000101000000001000010000000
000000001110000001100000001001011011110000100000000000
000000000000000000000000000011111010110000110000000000
000000000000001001100000011001111110000000000000000000
000000000000000101000010000001110000000001000000000000
000000000110000011100000001011001000111110110100000000
000000000000000111100000000001011110111001110000000000
000001000010101001000010000001111101110011110000000000
000000000000000011000000000111111110010010100010000000

.logic_tile 7 14
000010000000000011100011110001000000000001000000000000
000001000000000000100010101111100000000000000000000000
111000000110000001100000001000001010010000000100000000
000000000001000000100000000101001110010110000001000000
010011000000000111000000010001011100000000000000000000
010011100000000000000010010000000000001000000000000000
000000001010101000000111101000011010010100100100000000
000000001010000001000000000001011110000100000000000001
000001000000001001100000001111001010001000000100000000
000010000000101001000000000011010000001110000000000000
000000000000001001000000010011101110000000000000000000
000000000000001101000011000000110000001000000000000000
000001000000001000000010000000001101010010100000000000
000010001100100111000000000011001111000010000000000000
000000000000000000000010010111000001000000000000000000
000010100010000000000011110000101111000000010000000000

.logic_tile 8 14
000000000000000000000000011101100001000001000000000000
000000000000000000000011101101001001000010100010000000
111000001000000000000110100101011111000110100000000000
000000000000000000000011101101011011001111110000000000
010000000000000111000111101111111000000000000000000000
110000000000000001000111100111011100000000100000000000
000000000110001101100110010011100001000010100100000000
000000000000001111000011100000101111000001000000000000
000001000000000000000110110101000000000001000000000000
000000101000000001000011101001000000000000000000000000
000000000000100001000110100011011000000001000000000000
000000000000000111000011111111110000000110000000000000
000001100000100000000110011011100000000010100100000000
000010100001000000000010001011001111000001110010000000
000000000000001101000010011101111100010000000000000000
000000000110000001000011101011001101000000000000000000

.logic_tile 9 14
000000000000000000000111000101011010000100000000000001
000000000000000000000000000000010000000000000001000001
111000000000001000000111000101000000000000000000000000
000000000110000011000000000000001010000001000001000001
110000001010000111000111111001101111010111100000000000
010000000000000111100111100001111110001011100000000000
000000000000000000000000011001111101000110100000000000
000000000000001111000011101111011001001111110000000000
000000001110001000000110110101100000000000100100000000
000000000000001001000011111101001100000001110000000000
000000000000000000000000000000000000000000000010000000
000000001110000000000010000111001010000010000000000010
000001000000000000000000010101001010000100000000000000
000000101110000111000011010000010000000000000010000001
000001000000000011100000000000000000000000000000000000
000000000000000000000010001011001001000000100000000000

.ramt_tile 10 14
000000001100001101100010010111011110000000
000001000000000101000011111011000000000000
111000000000101000000011100101011100100000
000000000001001111000000001101100000000000
010000000000000011100011110001011110000000
010000000000000000100011000101000000000000
000000000001010011100111001101111100000000
000000000000000011000100000101000000000000
000000100000001001000010000001011110000000
000010000000001011000110000111100000000000
000000000001001000000000000001011100000000
000000000100111001000000000011000000000001
000000000000000111100000000001111110000000
000000000000000111100000000011100000010000
010000000000001000000000000101111100100000
010000000000001001000000001011100000000000

.logic_tile 11 14
000000000000001101000010111111001011101110000000000000
000000000000000001100110010101101101010100000000000000
111000000000000111000000010000001101000100000100000000
000000000000000000000010001001011111010100100001000001
110000000000000011100000000111101100010100000100000000
000000000000000001000000000000101111100000010000100000
000000000101000001000010000101101101111000100000000000
000000000000100000000011101111001000101000000000000000
000000000000000101100000011101111110100110000000000000
000000000000000001000010001111101010011000100000000000
000000000001010000000111011001011000001101000100000100
000000001010000000000111111111010000001000000001000000
000000000000000000000110000001011110000000100100000000
000000000000000000000010010000011001101000010000100000
000000000000000000000010101101111010101001000000000000
000000000000000101000010001011101111101010000000000000

.logic_tile 12 14
000000000000000101000011110111001011110000000000000000
000000100000001101000011010111111000110010100000000000
111000000000000000000110101011100000000001010100100000
000000001010000111000000001001101001000001100000000100
110000000000000111100000011111001000001001000100000000
000000000000001111000011010011010000001010000001000000
000001000000000000000110000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001000001001000110000000
000000000000000000000000001101010000000101000000000000
000000000000001000000000000000000000000000000000000000
000000000110000001000011110000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100000000001000011100000000000000000000000000000
000000000000000000000000000101001000101010000000000000
000000000000000000000000000101011111101001000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000001100111000001001010010010100100000000
000000000000000000000110100000001001000001000000000000
111000000000000000000000000101101100000110110000100000
000000000000000000000000000101101110010011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001001001010001000000100000000
000000000000000001000000000101110000001101000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000011011010000100000000000011
000000000000000001000000000000010000000001000000000000

.logic_tile 2 15
000000000000000000000010100001000000000000000110000000
000000000000000000000110110000101011000001000000000000
111000000000000001100111010101000001000000100110000100
000000000000000111000110100000101111000000000000000000
000000000000000000000010100011011000000100000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010001111001000000100000000000
000000000000001101000011010000101011101000010000000000
000000000000100001100000010101100000000000000110000000
000000000001000000000010000000001011000001000000000000
000000000000000000000000000011001010000000000110000000
000000000000000000000000000000110000000001001000000000
000000000000000000000000000011011000001100110000000000
000000000000000000000000000000010000110011000000000000
110000000000000011000000010101001000000100000100000000
110000000000000000000010000000110000000000000000000010

.ramb_tile 3 15
000000000000000111100000010000000001000000
000000000000001001000010101001001011000000
111000000000000000000000000000000001000000
000000000000000000000011001111001100000000
110100001100000000000110100000000000000000
110100000000000000000000000001000000000000
000010000000000000000111101101000000000010
000001000000000000000000000111100000100000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000001101000000001000000000000000
000000000000000101000000001111000000000000
000000000000000000000011101000000000000000
000000000010000000000110100011000000000000
110000000000000001000000010000000000000000
110000000000000101100010100001000000000000

.logic_tile 4 15
000000000000000001100110011001001011111111100000000000
000000000000000000000010010001011011010110000000000100
111000000000001000000000000000000000000000100100000000
000001000000000111000000000000001001000000000000000000
110000000001000000000010001011100000000000000010000000
010000000000000000000111110101100000000001000000000000
000000000000001101000011100000001110000100000000000000
000000001100001011100000001101010000000000000010000000
000000000000000000000010001000001110000100000000000000
000000000000000000000010100101010000000000000000000000
000000000010000001000010000000011011000000100010000000
000000000010000000000000000000001100000000000000000000
000101000000001000000010100111011010000010000000000000
000110100000000101000110000000000000001001000000000000
000000000000000000000000001001001010010110110000000000
000000000000000000000000000101111101101001010000100000

.logic_tile 5 15
000000000000000111000011101011011011111000100000000000
000000000000000000000011101001011011100000010000000000
111000100000000011100111001000011110000000000000000000
000000000000000000100110110111011000010000000000000000
110000000000001000000111001011011010001100000000000000
010000000000001001000100001101100000000100000000000000
000001000000000000000111101001001111000010000000000000
000000100000000111000110000001111001000000000000000000
000000001100100011100110000000001000000100000100000000
000000000001010000100010100000010000000000000000000000
000000000000000011000000001001101110011111100000100000
000000000000000001000000000011111010010100000000000000
000000000110000000000110100000011100000000000000000100
000001000000000000000100001101000000000010000000000000
010000000000011001100010000011111110000110000000000000
100000000010000001100000000000000000001000000000000000

.logic_tile 6 15
000000000000000001100000001101111100000010000000000000
000000000000000000000000001111101100000000000000000000
111000000000000000000111101011111011101000010000000000
000000000000000000000100001001111111010110100000100000
000000001110000001100010000000011000000100000100000000
000000000000000101100000000000010000000000000001000000
000000000000000001100011111000011111010100000000000000
000000000000000101000110001001001010000110000001000000
000000001110111000000111101011011000000000110110100000
000001000001110101000100000101111110101000110001000100
000000000000000101000110010000001110000000100110000000
000000000000100000000011000001011110000000000000000000
000100000001001101000110001011111000010100110010000000
000100000000000001000000001011111011111100110000000000
000000000000000101100110111101101010100010110000000000
000000000000000000000010011111101010111001110000000000

.logic_tile 7 15
000000000000000001100010111001001110001001000000000000
000000001000001101000010000011111010001010000000100000
111000000000000000000000000000001010010000100100000000
000000000000000000000010100011011101000010100000000000
110000001000000101100111000011101010000000000000000000
010000000000000101000100000011001111000000100000000000
000000000000000000000011110011100001000001000100000000
000000000000000000000010000011001101000011010000000000
000000000001000111000110010011011011000110000100000000
000000000000000001000011000000011001000001010000000000
000000000000001101100010000011100000000001100100000001
000000000000000001000010000001101100000010100000000000
000000000000100000000010011111100000000000100000000000
000000000001010000000011101101101001000000110010000000
000000000000000000000000010001001010000001110000000000
000000000000000000000011001111001000000000010000100000

.logic_tile 8 15
000000000000000111000111000101001110000001000000000000
000000000010001001000100000011111111000000000000000000
111000000000001011100011100000001010010110100000000000
000000000000001111100000000111001001010000000000000000
110000001100000111100011011011011010010111100000000000
010000000000000000100010000001001011001011100000000000
000000000000001101000111100000011010000000000000000000
000000000000000011000100000001010000000100000000000000
000000000001000001000111011011011001110110000000000000
000000000010000001000111110101111111110000000000000000
000000000000000000000000000001000000000000000000000000
000001000000000000000000000000001000000000010000000000
000000000000001001100110010000000000000000100100000000
000000100000000001000010010000001110000000000001000000
000000000010000000000011101000000000000000000110000000
000000000000000000000000000001000000000010000010000000

.logic_tile 9 15
000000000000100000000111010011011000001001000100000000
000000000001000000000110001001010000001010000000000000
111000000000000000000111001000000001000010100000000000
000000000000000101000000000101001100000000100000000000
110000000000000111100111100000011001010100100100000000
110000000000000000100000000011011000000000100000000000
000000100000001000000000010000011111000000100100000000
000000000000000011000010110111001001000110100000100001
000001000000001001000000000101111101000000000001000000
000000100001001001100000000000001100001001010000000000
000000000000001001000010001111001011010111100000000000
000000000000001011000000001101001101000111010000000000
000000000000001101000111101101100000000011000000000000
000000000000000001000000000011000000000010000000000000
000000000000000001100000001101001010010111100000000000
000000000000000000100000001101101001000111010010000000

.ramb_tile 10 15
000000001000000000000111101011011010100000
000010100000000000000111100101110000000000
111000000000011111100000010001011000001000
000000001010001011100010101111110000000000
010000000000001111000110100001111010100000
110010000000000011000110000011010000000000
000000000000000011000111110011111000000000
000000000000000000000010101001110000010000
000000000000000000000111001101011010000000
000000000000000111000100001101110000000100
000000000000000000000010011101011000000000
000000000000100000000010011011010000010000
000000000001010111100000000101011010100000
000010000000000000000011100111010000000000
010000100000000001100000001111111000000000
010001000000000000100010001111010000000100

.logic_tile 11 15
000000000000000000000000001001101011100010000000100000
000000000000000000000000000001111110000100010000000000
111000000000001000000110001101111011100010110000000000
000000000000000001000010101011011100010000100000000000
010000000000000000000000001000000000000010000000000100
000000000000000000000010000001000000000000000000000000
000000000000001111100010010101111101101010000000000000
000000000000000111000111101111101010010110000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000111000011000000011110000010000000000000
000000000000001001000000000000010000000000000000100000
000000000000000000000000000000011000000010000000000010
000000000000000000000010010000010000000000000000000000
010000000010000111000110100001100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 12 15
000000000000000000000000000101000000000000000100100000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000011010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000101000000000001000000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000101111000000001000000001000000
000000010001000011100010000111001010000000
111000010000001000000000001000000000000000
000000010000000111000000001011001011000000
010000000000000000000011110000000000000000
010000000000000000000111110011000000000000
000000000000000111000000001001000000000000
000000000000000000100000000111000000000000
000000000000001000000000000000000000000000
000000000000001001000000000111000000000000
000000000000000000000110001000000000000000
000000000000000000000100001111000000000000
000000000000000001000000000000000000000000
000000000000000000100000001101000000000000
010000000000001001100000010000000000000000
010000000000001001100011010001000000000000

.logic_tile 4 16
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
010100000000000001100010000111001001001100111000000000
110100000000000000100000000000001011110011000000000000
000000000000000000000111100111101000001100111000000000
000000000000000000000000000000101110110011000000100000
000000000000001000000010001000001000001100110000000000
000000000000001011000000000111001100110011000000000000
000000000000000001000000010011100000000010000000000000
000000000000000000100010100000101000000001010000000000
000000000000001000000000000111101100000000000000000000
000000000000001011000011100000110000000001000001000000
000000000000000011100010000101000000000000000100000000
000000000000000000100110010000000000000001000000000000

.logic_tile 5 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000110100000000001000010100010000000
000000000000000000000000000101001011000000100000000000
010010100000000101000000010101000000000000000000000000
010001000000000001000010010000100000000001000000000000
000000000000000000000000011011100000000000010000000000
000000000000000000000010100011101100000010110000000100
000000000000000101100000000000011000000000100100000010
000000000000000001000000000000011010000000000000100010
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000001001100110000000000
000000000001000000000000000011001110110011000001000000
010000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 6 16
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000010000011100000011000001101000000100100000000
000000000000000000000011110001011100010000100000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000111000110000011011001010000110100000000
000000000000000000000100001111111100010000100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000001111100000000000010100000100
000000001000000000000000000011001010000001110000000000
111000000110001000000000000000000000000000100000000000
000000000000000001000000000000001111000000000000000000
110000000000000001100010100000000000000000000000000000
010000000000000000100011000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000011101010100100100000000
000000001000000000100011011111011100000100000000000000
000000000000001000000010000001101010001101000000000000
000000000000000011000000001101011100001000000010000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001101000000000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000101000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101111001110111000100000000000
000000000000000000000000001001101010101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001000000010100000001
000000000000000000000000000111001000000001110000100001
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000000001000011111010000000100000000
000000000000001001100000001011001110010010100000100001

.ramt_tile 10 16
000000000000001000000111001101001100000000
000000000000001011000100000001000000010000
111000000000001001000000001011101110000000
000000000000000111100000001011000000000000
110000000000100011100000001001001100100000
010000000000010111100000000111100000000000
000000000000000111000010011011001110001000
000000000000000011100111000001000000000000
000000000000001001100010001101101100000000
000000000000001011100010001101100000000001
000000000000000000000111001101001110100000
000000000000000111000000000101000000000000
000000000000000001100000000111101100000000
000000000000000000100000000001000000000100
010000000000001011100111000111101110000000
110000000000001011000100001011100000000100

.logic_tile 11 16
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0e1300efa0230e1300efa0230e1300efa0230e1303b703130eb3061305b70f37
208356e3061300ef85932023ae0320230113006f00ef20230e13006f00efa023
00000000000000000000000000000000f06f0eb380670eb31ee38e93f06f0113
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
00d0050001c3024005c001c30240068001c3024000f068000000100000c000a0
0001fe06fff60180004501cf00050011ffc10400034001cf07a00140044001c3
00000000000000000000000000000000ffdf000000000000ffd3001efc9f0041
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 6 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 7 i_clk$SB_IO_IN_$glb_clk
.sym 8 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 44 clock_gen.pll.rst_reg[1]
.sym 49 $abc$9738$auto$wreduce.cc:455:run$1675[2]
.sym 50 $abc$9738$auto$wreduce.cc:455:run$1675[3]
.sym 51 $abc$9738$auto$wreduce.cc:455:run$1675[4]
.sym 52 $abc$9738$auto$wreduce.cc:455:run$1675[5]
.sym 53 $abc$9738$auto$wreduce.cc:455:run$1675[6]
.sym 54 tx_to_pc.clock_count[1]
.sym 56 clock_gen.pll.rst_reg[1]
.sym 123 $abc$9738$techmap$techmap2021\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 128 $PACKER_GND_NET
.sym 133 i_clk$SB_IO_IN
.sym 177 servant.mdu_rs1[18]
.sym 179 servant.mdu_rs1[20]
.sym 180 servant.mdu_rs1[22]
.sym 181 servant.mdu_rs1[23]
.sym 182 servant.mdu_rs1[21]
.sym 183 servant.mdu_rs1[19]
.sym 184 $abc$9738$new_n1118_
.sym 203 tx_to_pc.clock_count[0]
.sym 255 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 291 servant.mdu_rs1[24]
.sym 292 servant.mdu_rs1[25]
.sym 293 servant.mdu_rs1[26]
.sym 294 servant.mdu_rs1[27]
.sym 295 servant.mdu_rs1[29]
.sym 296 $abc$9738$new_n1101_
.sym 297 $abc$9738$new_n1100_
.sym 298 servant.mdu_rs1[28]
.sym 405 $abc$9738$new_n1120_
.sym 406 $abc$9738$new_n1113_
.sym 407 servant.wb_ibus_adr[13]
.sym 408 servant.wb_ibus_adr[18]
.sym 409 servant.wb_ibus_adr[16]
.sym 410 servant.wb_ibus_adr[17]
.sym 411 servant.wb_ibus_adr[15]
.sym 412 servant.wb_ibus_adr[14]
.sym 413 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 414 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[1]_new_inv_
.sym 432 $abc$9738$auto$rtlil.cc:1969:NotGate$9670
.sym 438 $PACKER_VCC_NET
.sym 471 dat[1]
.sym 487 i_clk$SB_IO_IN
.sym 519 servant.mdu_rs1[10]
.sym 520 servant.mdu_rs1[8]
.sym 521 $abc$9738$new_n1119_
.sym 522 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 523 servant.mdu_rs1[7]
.sym 524 $abc$9738$new_n1112_
.sym 525 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 526 servant.mdu_rs1[9]
.sym 596 $abc$9738$techmap$techmap2028\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 633 $abc$9738$new_n1115_
.sym 634 servant.wb_ibus_adr[25]
.sym 635 servant.wb_ibus_adr[27]
.sym 636 servant.wb_ibus_adr[28]
.sym 637 servant.wb_ibus_adr[0]
.sym 638 servant.wb_ibus_adr[26]
.sym 639 servant.wb_ibus_adr[29]
.sym 640 servant.wb_ibus_adr[24]
.sym 668 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 746 servant.mdu_rs1[5]
.sym 747 servant.mdu_rs1[4]
.sym 748 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 749 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 750 $abc$9738$new_n1114_
.sym 751 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 752 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 753 servant.mdu_rs1[6]
.sym 781 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 822 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 825 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 830 i_clk$SB_IO_IN
.sym 836 i_clk$SB_IO_IN
.sym 856 i_clk$SB_IO_IN
.sym 861 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 864 servant.cpu.cpu.state.ibus_cyc
.sym 866 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8371
.sym 895 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 896 i_clk$SB_IO_IN
.sym 938 $PACKER_VCC_NET
.sym 939 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 944 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 959 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 974 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 975 servant.wb_ibus_ack
.sym 977 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 978 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 980 wb_mem_ack
.sym 1009 dat[18]
.sym 1033 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8371
.sym 1049 adr[4]
.sym 1052 $PACKER_VCC_NET
.sym 1088 servant.cpu.cpu.state.misalign_trap_sync
.sym 1089 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 1090 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$494_Y_new_
.sym 1091 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 1092 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 1093 servant.cpu.cpu.jump
.sym 1094 servant.cpu.cpu.state.init_done
.sym 1095 $abc$9738$new_n1663_
.sym 1113 servant.mdu_rs1[31]
.sym 1123 $PACKER_VCC_NET
.sym 1136 servant.wb_ibus_ack
.sym 1154 servant.mdu_rs1[1]
.sym 1202 $abc$9738$new_n1512_
.sym 1203 servant.wb_ibus_adr[31]
.sym 1204 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 1205 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 1206 $abc$9738$new_n1826_
.sym 1207 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 1208 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 1209 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$4566_new_inv_
.sym 1211 servant.cpu.cpu.decode.opcode[0]
.sym 1215 servant.mdu_op[1]
.sym 1235 servant.cpu.cpu.state.init_done
.sym 1236 servant.wb_dbus_ack
.sym 1243 servant.cpu.cpu.state.init_done
.sym 1248 servant.cpu.cpu.state.misalign_trap_sync
.sym 1249 servant.mdu_op[0]
.sym 1263 servant.cpu.cpu.decode.opcode[2]
.sym 1277 servant.cpu.cpu.branch_op
.sym 1279 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 1289 to_pc$SB_IO_OUT
.sym 1300 to_pc$SB_IO_OUT
.sym 1316 $abc$9738$new_n1382_
.sym 1317 $abc$9738$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 1318 servant.cpu.cpu.alu_cmp
.sym 1319 $abc$9738$new_n1511_
.sym 1320 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 1321 $abc$9738$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$472_Y_new_inv_
.sym 1322 $abc$9738$servant.cpu.cpu.alu.result_eq_new_
.sym 1323 servant.cpu.cpu.alu.cmp_r
.sym 1325 dat[25]
.sym 1341 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[8]
.sym 1349 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 1364 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 1374 to_pc$SB_IO_OUT
.sym 1394 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 1430 servant.cpu.cpu.state.o_cnt_r[0]
.sym 1431 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 1432 servant.cpu.cpu.cnt_en
.sym 1433 servant.cpu.rf_ram_if.rgnt
.sym 1434 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$795_Y_new_
.sym 1435 servant.cpu.cpu.state.o_cnt_r[1]
.sym 1436 servant.cpu.rf_ram_if.rreq_r
.sym 1437 servant.cpu.cpu.state.o_cnt_r[2]
.sym 1455 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[0]
.sym 1459 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 1508 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 1544 servant.cpu.cpu.alu.add_cy_r
.sym 1545 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 1548 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 1550 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 1551 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 1558 servant.cpu.cpu.state.o_cnt_r[3]
.sym 1574 servant.cpu.cpu.mem_bytecnt[1]
.sym 1578 servant.cpu.cpu.mem_bytecnt[0]
.sym 1623 servant.cpu.cpu.cnt_en
.sym 1684 servant.cpu.rdata0
.sym 1689 servant.cpu.waddr[4]
.sym 1690 servant.cpu.raddr[3]
.sym 1702 servant.cpu.raddr[0]
.sym 1735 servant.cpu.cpu.csr_in
.sym 1848 $PACKER_GND_NET
.sym 1868 $PACKER_GND_NET
.sym 1886 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 1889 clock_gen.pll.rst_reg[1]
.sym 1900 servant.wb_ibus_adr[0]
.sym 1911 $PACKER_VCC_NET
.sym 1934 clock_gen.pll.rst_reg[1]
.sym 1952 clock_gen.pll.rst_reg[1]
.sym 1993 clock_gen.pll.rst_reg[0]
.sym 1994 clock_gen.pll.locked
.sym 2004 clock_gen.pll.locked
.sym 2032 clock_gen.pll.rst_reg[0]
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 2064 tx_to_pc.clock_count[6]
.sym 2065 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 2066 tx_to_pc.clock_count[5]
.sym 2067 tx_to_pc.clock_count[3]
.sym 2068 tx_to_pc.clock_count[2]
.sym 2069 tx_to_pc.clock_count[4]
.sym 2070 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 2075 $PACKER_VCC_NET
.sym 2077 clock_gen.pll.rst_reg[1]
.sym 2080 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 2081 $PACKER_VCC_NET
.sym 2084 $PACKER_VCC_NET
.sym 2117 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2125 clock_gen.pll.rst_reg[1]
.sym 2146 clock_gen.pll.rst_reg[1]
.sym 2159 tx_to_pc.clock_count[0]
.sym 2163 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 2165 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 2167 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 2172 tx_to_pc.clock_count[3]
.sym 2175 tx_to_pc.clock_count[1]
.sym 2177 tx_to_pc.clock_count[6]
.sym 2179 tx_to_pc.clock_count[5]
.sym 2181 tx_to_pc.clock_count[2]
.sym 2182 tx_to_pc.clock_count[4]
.sym 2184 $nextpnr_ICESTORM_LC_14$O
.sym 2186 tx_to_pc.clock_count[0]
.sym 2190 $auto$alumacc.cc:474:replace_alu$1778.C[2]
.sym 2193 tx_to_pc.clock_count[1]
.sym 2196 $auto$alumacc.cc:474:replace_alu$1778.C[3]
.sym 2199 tx_to_pc.clock_count[2]
.sym 2200 $auto$alumacc.cc:474:replace_alu$1778.C[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$1778.C[4]
.sym 2204 tx_to_pc.clock_count[3]
.sym 2206 $auto$alumacc.cc:474:replace_alu$1778.C[3]
.sym 2208 $auto$alumacc.cc:474:replace_alu$1778.C[5]
.sym 2210 tx_to_pc.clock_count[4]
.sym 2212 $auto$alumacc.cc:474:replace_alu$1778.C[4]
.sym 2214 $auto$alumacc.cc:474:replace_alu$1778.C[6]
.sym 2216 tx_to_pc.clock_count[5]
.sym 2218 $auto$alumacc.cc:474:replace_alu$1778.C[5]
.sym 2223 tx_to_pc.clock_count[6]
.sym 2224 $auto$alumacc.cc:474:replace_alu$1778.C[6]
.sym 2227 tx_to_pc.clock_count[1]
.sym 2230 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 2231 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 2232 i_clk$SB_IO_IN_$glb_clk
.sym 2233 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 2236 servant.mdu_rs1[15]
.sym 2238 servant.mdu_rs1[17]
.sym 2239 servant.mdu_rs1[16]
.sym 2241 servant.mdu_rs1[14]
.sym 2246 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 2247 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 2250 tx_to_pc.state[1]
.sym 2251 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 2253 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 2258 dat[0]
.sym 2261 servant.mdu_rs1[16]
.sym 2262 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 2265 tx_to_pc.state[0]
.sym 2287 servant.mdu_rs1[24]
.sym 2291 servant.mdu_rs1[23]
.sym 2292 servant.mdu_rs1[21]
.sym 2301 servant.mdu_rs1[19]
.sym 2306 servant.mdu_rs1[22]
.sym 2313 servant.mdu_rs1[20]
.sym 2321 servant.mdu_rs1[19]
.sym 2335 servant.mdu_rs1[21]
.sym 2341 servant.mdu_rs1[23]
.sym 2344 servant.mdu_rs1[24]
.sym 2350 servant.mdu_rs1[22]
.sym 2359 servant.mdu_rs1[20]
.sym 2363 servant.mdu_rs1[23]
.sym 2364 servant.mdu_rs1[21]
.sym 2366 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2367 i_clk$SB_IO_IN_$glb_clk
.sym 2369 $abc$9738$procmux$1500_CMP_new_
.sym 2371 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 2372 $abc$9738$new_n1099_
.sym 2373 servant.wb_ibus_adr[21]
.sym 2374 servant.wb_ibus_adr[22]
.sym 2375 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 2376 $abc$9738$new_n1117_
.sym 2389 adr[2]
.sym 2394 servant.wb_ibus_adr[21]
.sym 2396 $abc$9738$ram.we[0]_new_inv_
.sym 2397 servant.mdu_rs1[17]
.sym 2401 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 2403 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 2416 clock_gen.pll.rst_reg[1]
.sym 2426 servant.mdu_rs1[29]
.sym 2428 servant.mdu_rs1[19]
.sym 2429 servant.mdu_rs1[28]
.sym 2430 servant.mdu_rs1[18]
.sym 2433 servant.mdu_rs1[27]
.sym 2445 servant.mdu_rs1[30]
.sym 2446 servant.mdu_rs1[24]
.sym 2447 servant.mdu_rs1[25]
.sym 2448 servant.mdu_rs1[26]
.sym 2457 servant.mdu_rs1[25]
.sym 2463 servant.mdu_rs1[26]
.sym 2469 servant.mdu_rs1[27]
.sym 2473 servant.mdu_rs1[28]
.sym 2482 servant.mdu_rs1[30]
.sym 2485 servant.mdu_rs1[28]
.sym 2486 servant.mdu_rs1[27]
.sym 2487 servant.mdu_rs1[18]
.sym 2488 servant.mdu_rs1[25]
.sym 2491 servant.mdu_rs1[19]
.sym 2492 servant.mdu_rs1[24]
.sym 2493 servant.mdu_rs1[29]
.sym 2494 servant.mdu_rs1[26]
.sym 2500 servant.mdu_rs1[29]
.sym 2501 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2502 i_clk$SB_IO_IN_$glb_clk
.sym 2504 $abc$9738$new_n1098_
.sym 2505 $abc$9738$new_n1121_
.sym 2506 servant.mdu_rs1[13]
.sym 2507 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 2508 servant.mdu_rs1[11]
.sym 2509 servant.mdu_rs1[12]
.sym 2510 $abc$9738$new_n1116_
.sym 2511 $abc$9738$new_n1096_
.sym 2525 clock_gen.pll.rst_reg[1]
.sym 2531 servant.mdu_rs1[30]
.sym 2541 servant.mdu_rs1[7]
.sym 2559 servant.wb_ibus_adr[13]
.sym 2560 servant.wb_ibus_adr[18]
.sym 2562 servant.wb_ibus_adr[17]
.sym 2564 servant.wb_ibus_adr[14]
.sym 2575 servant.wb_ibus_adr[19]
.sym 2577 servant.wb_ibus_adr[16]
.sym 2587 servant.wb_ibus_adr[15]
.sym 2591 servant.wb_ibus_adr[15]
.sym 2592 servant.wb_ibus_adr[13]
.sym 2593 servant.wb_ibus_adr[14]
.sym 2596 servant.wb_ibus_adr[17]
.sym 2597 servant.wb_ibus_adr[16]
.sym 2598 servant.wb_ibus_adr[18]
.sym 2599 servant.wb_ibus_adr[19]
.sym 2605 servant.wb_ibus_adr[14]
.sym 2611 servant.wb_ibus_adr[19]
.sym 2615 servant.wb_ibus_adr[17]
.sym 2622 servant.wb_ibus_adr[18]
.sym 2628 servant.wb_ibus_adr[16]
.sym 2632 servant.wb_ibus_adr[15]
.sym 2636 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 2637 i_clk$SB_IO_IN_$glb_clk
.sym 2638 wb_rst_$glb_sr
.sym 2639 servant.wb_ibus_adr[10]
.sym 2640 servant.wb_ibus_adr[20]
.sym 2641 servant.wb_ibus_adr[19]
.sym 2642 servant.wb_ibus_adr[11]
.sym 2643 $abc$9738$new_n1097_
.sym 2644 servant.wb_ibus_adr[23]
.sym 2645 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 2646 servant.wb_ibus_adr[12]
.sym 2654 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 2655 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 2656 $abc$9738$new_n1096_
.sym 2657 $PACKER_VCC_NET
.sym 2663 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2667 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 2670 clock_gen.pll.rst_reg[1]
.sym 2671 $abc$9738$new_n1114_
.sym 2675 clock_gen.pll.rst_reg[1]
.sym 2676 servant.wb_ibus_adr[0]
.sym 2692 $abc$9738$new_n1120_
.sym 2693 $abc$9738$new_n1113_
.sym 2694 $abc$9738$new_n1114_
.sym 2696 servant.mdu_rs1[11]
.sym 2699 servant.mdu_rs1[9]
.sym 2700 $abc$9738$new_n1115_
.sym 2704 servant.wb_ibus_adr[0]
.sym 2708 servant.mdu_rs1[10]
.sym 2709 servant.mdu_rs1[8]
.sym 2713 servant.wb_ibus_adr[1]
.sym 2714 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2716 servant.wb_ibus_adr[10]
.sym 2720 servant.wb_ibus_adr[8]
.sym 2725 servant.mdu_rs1[11]
.sym 2733 servant.mdu_rs1[9]
.sym 2737 $abc$9738$new_n1120_
.sym 2738 servant.wb_ibus_adr[0]
.sym 2739 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2740 servant.wb_ibus_adr[1]
.sym 2744 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2745 servant.wb_ibus_adr[10]
.sym 2746 servant.mdu_rs1[10]
.sym 2750 servant.mdu_rs1[8]
.sym 2755 $abc$9738$new_n1113_
.sym 2756 $abc$9738$new_n1114_
.sym 2757 $abc$9738$new_n1115_
.sym 2758 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2761 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2762 servant.wb_ibus_adr[8]
.sym 2764 servant.mdu_rs1[8]
.sym 2768 servant.mdu_rs1[10]
.sym 2771 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2772 i_clk$SB_IO_IN_$glb_clk
.sym 2774 servant.wb_ibus_adr[7]
.sym 2775 $abc$9738$new_n1107_
.sym 2776 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 2777 servant.wb_ibus_adr[9]
.sym 2778 servant.wb_ibus_adr[8]
.sym 2779 servant.wb_ibus_adr[1]
.sym 2780 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2781 $abc$9738$new_n1102_
.sym 2782 dat[14]
.sym 2783 clock_gen.pll.rst_reg[1]
.sym 2787 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 2790 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 2800 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8371
.sym 2806 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 2813 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 2815 servant.cpu.cpu.cnt_en
.sym 2828 servant.wb_ibus_adr[25]
.sym 2832 servant.wb_ibus_adr[26]
.sym 2838 servant.wb_ibus_adr[28]
.sym 2841 servant.wb_ibus_adr[29]
.sym 2842 servant.wb_ibus_adr[24]
.sym 2845 servant.wb_ibus_adr[27]
.sym 2848 servant.wb_ibus_adr[30]
.sym 2856 servant.wb_ibus_adr[1]
.sym 2860 servant.wb_ibus_adr[24]
.sym 2861 servant.wb_ibus_adr[25]
.sym 2862 servant.wb_ibus_adr[27]
.sym 2863 servant.wb_ibus_adr[26]
.sym 2868 servant.wb_ibus_adr[26]
.sym 2872 servant.wb_ibus_adr[28]
.sym 2878 servant.wb_ibus_adr[29]
.sym 2886 servant.wb_ibus_adr[1]
.sym 2891 servant.wb_ibus_adr[27]
.sym 2897 servant.wb_ibus_adr[30]
.sym 2904 servant.wb_ibus_adr[25]
.sym 2906 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 2907 i_clk$SB_IO_IN_$glb_clk
.sym 2908 wb_rst_$glb_sr
.sym 2909 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 2910 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 2911 servant.wb_ibus_adr[2]
.sym 2912 servant.wb_ibus_adr[3]
.sym 2913 servant.wb_ibus_adr[5]
.sym 2914 servant.wb_ibus_adr[30]
.sym 2915 servant.wb_ibus_adr[6]
.sym 2916 servant.wb_ibus_adr[4]
.sym 2922 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2925 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 2931 servant.wb_ibus_adr[0]
.sym 2935 servant.wb_ibus_ack
.sym 2937 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 2941 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2942 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 2951 servant.wb_ibus_ack
.sym 2952 clock_gen.pll.rst_reg[1]
.sym 2954 servant.wb_ibus_adr[0]
.sym 2962 servant.mdu_rs1[7]
.sym 2968 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 2969 servant.mdu_rs1[6]
.sym 2970 servant.wb_ibus_adr[7]
.sym 2972 servant.wb_ibus_adr[31]
.sym 2973 servant.wb_ibus_adr[28]
.sym 2976 servant.wb_ibus_adr[29]
.sym 2982 servant.wb_ibus_adr[5]
.sym 2984 servant.wb_ibus_adr[6]
.sym 2985 servant.wb_ibus_adr[4]
.sym 2986 servant.mdu_rs1[5]
.sym 2987 servant.mdu_rs1[4]
.sym 2991 servant.wb_ibus_adr[30]
.sym 2996 servant.mdu_rs1[6]
.sym 3001 servant.mdu_rs1[5]
.sym 3007 servant.wb_ibus_adr[6]
.sym 3009 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3010 servant.mdu_rs1[6]
.sym 3013 servant.wb_ibus_adr[7]
.sym 3014 servant.mdu_rs1[7]
.sym 3016 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3019 servant.wb_ibus_adr[28]
.sym 3020 servant.wb_ibus_adr[31]
.sym 3021 servant.wb_ibus_adr[30]
.sym 3022 servant.wb_ibus_adr[29]
.sym 3026 servant.wb_ibus_adr[5]
.sym 3027 servant.mdu_rs1[5]
.sym 3028 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3031 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3032 servant.wb_ibus_adr[4]
.sym 3033 servant.mdu_rs1[4]
.sym 3038 servant.mdu_rs1[7]
.sym 3041 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 3042 i_clk$SB_IO_IN_$glb_clk
.sym 3045 $abc$9738$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 3048 servant.mdu_rs1[3]
.sym 3049 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 3050 servant.mdu_rs1[2]
.sym 3056 dat[25]
.sym 3060 servant.wb_ibus_adr[31]
.sym 3065 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 3068 servant.cpu.cpu.state.ibus_cyc
.sym 3071 servant.mdu_op[2]
.sym 3074 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 3076 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 3077 servant.cpu.cpu.cnt_en
.sym 3079 servant.cpu.cpu.mem_bytecnt[0]
.sym 3083 servant.wb_ibus_adr[31]
.sym 3097 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3098 servant.wb_ibus_ack
.sym 3101 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3106 clock_gen.pll.rst_reg[1]
.sym 3108 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8371
.sym 3114 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 3137 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3139 clock_gen.pll.rst_reg[1]
.sym 3155 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 3166 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3167 servant.wb_ibus_ack
.sym 3176 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8371
.sym 3177 i_clk$SB_IO_IN_$glb_clk
.sym 3179 to_pc$SB_IO_OUT
.sym 3180 $abc$9738$logic_not$src/servant_1.2.1/service/service.v:155$105_Y_new_
.sym 3181 servant.mdu_rs1[0]
.sym 3182 $abc$9738$new_n1330_
.sym 3183 servant.cpu.cpu.bufreg_en
.sym 3184 $abc$9738$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$756_Y_new_inv_
.sym 3185 servant.mdu_rs1[1]
.sym 3186 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$775_Y_new_
.sym 3195 $abc$9738$techmap$techmap2031\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 3202 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 3208 servant.cpu.cpu.state.misalign_trap_sync
.sym 3209 servant.wb_dbus_ack
.sym 3210 clock_gen.pll.rst_reg[1]
.sym 3211 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 3212 to_pc$SB_IO_OUT
.sym 3213 servant.wb_ibus_ack
.sym 3215 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 3217 servant.wb_ibus_adr[0]
.sym 3224 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3225 servant.mdu_op[1]
.sym 3235 clock_gen.pll.rst_reg[1]
.sym 3238 wb_mem_ack
.sym 3244 servant.cpu.cpu.cnt_en
.sym 3247 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3249 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3257 $abc$9738$logic_not$src/servant_1.2.1/service/service.v:155$105_Y_new_
.sym 3258 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 3262 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 3263 servant.cpu.cpu.cnt_done
.sym 3267 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3268 servant.cpu.cpu.cnt_en
.sym 3273 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 3274 wb_mem_ack
.sym 3283 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 3290 clock_gen.pll.rst_reg[1]
.sym 3291 servant.cpu.cpu.cnt_done
.sym 3301 $abc$9738$logic_not$src/servant_1.2.1/service/service.v:155$105_Y_new_
.sym 3302 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 3303 wb_mem_ack
.sym 3312 i_clk$SB_IO_IN_$glb_clk
.sym 3313 wb_rst_$glb_sr
.sym 3314 $abc$9738$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 3315 servant.wb_dbus_ack
.sym 3316 $abc$9738$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 3317 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3318 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 3319 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 3320 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 3321 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3324 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 3327 servant.mdu_rs1[1]
.sym 3329 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 3330 servant.wb_ibus_ack
.sym 3331 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 3334 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 3335 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3336 adr[8]
.sym 3339 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 3342 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 3346 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 3348 servant.cpu.rdata0
.sym 3349 servant.cpu.cpu.cnt_done
.sym 3350 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3355 servant.cpu.cpu.cnt_en
.sym 3373 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 3375 servant.cpu.cpu.branch_op
.sym 3377 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 3378 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3379 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3381 servant.mdu_rs1[1]
.sym 3382 $abc$9738$new_n1663_
.sym 3383 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3384 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 3387 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3388 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 3389 servant.cpu.cpu.decode.opcode[2]
.sym 3390 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3391 servant.wb_ibus_adr[0]
.sym 3393 $abc$9738$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 3394 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3400 $abc$9738$new_n1663_
.sym 3401 servant.mdu_rs1[1]
.sym 3403 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 3407 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3408 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3409 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 3412 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3413 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 3414 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3415 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3418 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3425 $abc$9738$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 3427 servant.wb_ibus_adr[0]
.sym 3432 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 3438 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3442 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 3443 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3444 servant.cpu.cpu.branch_op
.sym 3445 servant.cpu.cpu.decode.opcode[2]
.sym 3446 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 3447 i_clk$SB_IO_IN_$glb_clk
.sym 3448 wb_rst_$glb_sr
.sym 3449 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 3450 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3451 $abc$9738$new_n1827_
.sym 3452 $abc$9738$new_n1319_
.sym 3453 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$438_Y_new_inv_
.sym 3454 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 3455 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$498_Y_new_
.sym 3456 $abc$9738$new_n1828_
.sym 3457 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[6]
.sym 3458 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 3461 servant.cpu.cpu.state.misalign_trap_sync
.sym 3465 servant.cpu.cpu.cnt_en
.sym 3466 servant.mdu_op[0]
.sym 3467 dat[22]
.sym 3468 servant.cpu.cpu.branch_op
.sym 3470 servant.wb_ibus_ack
.sym 3471 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 3473 servant.mdu_op[2]
.sym 3475 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 3476 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 3477 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3478 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3480 servant.wb_ibus_ack
.sym 3482 servant.cpu.cpu.state.init_done
.sym 3487 servant.mdu_op[0]
.sym 3488 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 3493 servant.cpu.cpu.cnt_en
.sym 3495 servant.wb_ibus_adr[0]
.sym 3504 servant.cpu.cpu.branch_op
.sym 3505 servant.cpu.cpu.decode.opcode[2]
.sym 3507 servant.cpu.cpu.jump
.sym 3508 servant.wb_ibus_adr[0]
.sym 3510 $abc$9738$new_n1512_
.sym 3511 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 3512 servant.cpu.cpu.alu_cmp
.sym 3513 $abc$9738$new_n1511_
.sym 3514 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3515 $abc$9738$new_n1662_
.sym 3516 servant.mdu_op[1]
.sym 3517 servant.cpu.cpu.decode.opcode[0]
.sym 3518 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 3519 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3520 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3523 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3524 servant.mdu_op[2]
.sym 3525 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3526 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 3531 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3532 servant.mdu_op[0]
.sym 3533 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3535 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3536 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 3537 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3538 servant.cpu.cpu.jump
.sym 3541 $abc$9738$new_n1512_
.sym 3542 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 3543 servant.cpu.cpu.jump
.sym 3544 $abc$9738$new_n1511_
.sym 3547 servant.cpu.cpu.decode.opcode[0]
.sym 3548 servant.mdu_op[0]
.sym 3549 $abc$9738$new_n1662_
.sym 3550 servant.cpu.cpu.alu_cmp
.sym 3553 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3554 servant.wb_ibus_adr[0]
.sym 3555 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3556 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3559 servant.cpu.cpu.branch_op
.sym 3560 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3561 servant.cpu.cpu.decode.opcode[0]
.sym 3562 servant.cpu.cpu.decode.opcode[2]
.sym 3565 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3566 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3567 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3568 servant.wb_ibus_adr[0]
.sym 3572 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3573 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 3577 servant.mdu_op[1]
.sym 3578 servant.mdu_op[2]
.sym 3581 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 3582 i_clk$SB_IO_IN_$glb_clk
.sym 3583 wb_rst_$glb_sr
.sym 3584 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$485_Y_new_
.sym 3585 $abc$9738$servant.cpu.cpu.alu.result_bool_new_
.sym 3586 servant.cpu.wdata[1]
.sym 3587 servant.cpu.rf_ram_if.wdata0_r
.sym 3588 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3589 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$482_Y_new_
.sym 3590 $abc$9738$new_n1770_
.sym 3591 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3598 servant.cpu.cpu.branch_op
.sym 3599 servant.cpu.cpu.decode.opcode[2]
.sym 3600 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3602 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 3603 $abc$9738$new_n1662_
.sym 3604 servant.cpu.cpu.mem_if.dat_valid
.sym 3605 servant.cpu.cpu.decode.opcode[0]
.sym 3606 servant.cpu.cpu.new_irq
.sym 3609 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3610 servant.mdu_op[2]
.sym 3611 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3614 servant.cpu.cpu.mem_bytecnt[0]
.sym 3615 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 3616 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3617 servant.cpu.cpu.cnt_en
.sym 3618 servant.cpu.cpu.decode.opcode[1]
.sym 3629 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3637 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3639 servant.cpu.cpu.cnt_en
.sym 3641 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3642 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3644 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$4566_new_inv_
.sym 3645 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 3646 $abc$9738$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 3647 servant.cpu.cpu.alu_cmp
.sym 3651 servant.mdu_op[1]
.sym 3653 $abc$9738$new_n1382_
.sym 3655 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 3656 servant.cpu.rdata0
.sym 3657 servant.mdu_op[2]
.sym 3659 $abc$9738$servant.cpu.cpu.alu.result_eq_new_
.sym 3660 servant.cpu.cpu.alu.cmp_r
.sym 3661 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3662 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3663 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 3664 servant.mdu_op[0]
.sym 3665 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3666 $abc$9738$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$472_Y_new_inv_
.sym 3668 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3670 $abc$9738$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 3671 servant.cpu.rdata0
.sym 3673 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3677 servant.mdu_op[2]
.sym 3678 servant.mdu_op[1]
.sym 3679 servant.mdu_op[0]
.sym 3682 $abc$9738$new_n1382_
.sym 3683 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$4566_new_inv_
.sym 3684 $abc$9738$servant.cpu.cpu.alu.result_eq_new_
.sym 3685 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 3688 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3689 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3690 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 3691 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3694 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3696 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3700 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3701 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 3702 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3706 $abc$9738$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$472_Y_new_inv_
.sym 3708 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 3709 servant.cpu.cpu.alu.cmp_r
.sym 3712 servant.cpu.cpu.alu_cmp
.sym 3716 servant.cpu.cpu.cnt_en
.sym 3717 i_clk$SB_IO_IN_$glb_clk
.sym 3720 servant.cpu.cpu.mem_bytecnt[0]
.sym 3721 servant.cpu.cpu.mem_bytecnt[1]
.sym 3722 servant.cpu.rf_rreq
.sym 3723 servant.cpu.cpu.state.stage_two_req
.sym 3724 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3725 servant.cpu.cpu.state.o_cnt[2]
.sym 3726 servant.cpu.rf_wreq
.sym 3735 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 3737 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3739 servant.mdu_op[1]
.sym 3741 servant.cpu.cpu.branch_op
.sym 3745 servant.cpu.rf_ram_if.wdata0_r
.sym 3746 $PACKER_VCC_NET
.sym 3751 servant.cpu.rf_ram_if.wcnt[0]
.sym 3752 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 3765 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3776 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$795_Y_new_
.sym 3779 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3782 servant.cpu.cpu.cnt_en
.sym 3785 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3787 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3791 servant.cpu.rf_rreq
.sym 3793 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3794 servant.cpu.rf_ram_if.rreq_r
.sym 3795 servant.cpu.rf_wreq
.sym 3796 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3797 servant.cpu.cpu.cnt_done
.sym 3799 servant.cpu.rf_ram_if.rgnt
.sym 3801 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3805 servant.cpu.rf_ram_if.rgnt
.sym 3806 servant.cpu.rf_wreq
.sym 3807 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$795_Y_new_
.sym 3808 servant.cpu.cpu.cnt_en
.sym 3811 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3813 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3814 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3817 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3818 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3819 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3820 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3824 servant.cpu.rf_ram_if.rreq_r
.sym 3829 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3831 servant.cpu.cpu.cnt_done
.sym 3837 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3844 servant.cpu.rf_rreq
.sym 3849 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3852 i_clk$SB_IO_IN_$glb_clk
.sym 3853 wb_rst_$glb_sr
.sym 3854 servant.cpu.raddr[2]
.sym 3855 servant.cpu.rf_ram_if.rcnt[0]
.sym 3856 servant.cpu.waddr[0]
.sym 3857 servant.cpu.wdata[0]
.sym 3858 servant.cpu.raddr[3]
.sym 3859 servant.cpu.raddr[0]
.sym 3860 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[0]
.sym 3861 servant.cpu.raddr[1]
.sym 3867 servant.cpu.cpu.state.o_cnt[2]
.sym 3872 servant.cpu.cpu.cnt_en
.sym 3873 $PACKER_VCC_NET
.sym 3875 servant.cpu.cpu.mem_bytecnt[0]
.sym 3876 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 3883 servant.cpu.cpu.cnt_done
.sym 3884 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 3908 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 3909 servant.cpu.cpu.cnt_en
.sym 3910 servant.wb_ibus_adr[0]
.sym 3915 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3917 servant.cpu.cpu.csr_in
.sym 3920 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3922 servant.cpu.rdata0
.sym 3923 servant.cpu.cpu.alu.add_cy_r
.sym 3931 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3935 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3941 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 3942 servant.cpu.cpu.cnt_en
.sym 3943 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3946 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3947 servant.cpu.rdata0
.sym 3948 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3949 servant.cpu.cpu.alu.add_cy_r
.sym 3964 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 3965 servant.wb_ibus_adr[0]
.sym 3967 servant.cpu.cpu.csr_in
.sym 3979 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3983 servant.cpu.cpu.alu.add_cy_r
.sym 3985 servant.cpu.rdata0
.sym 3987 i_clk$SB_IO_IN_$glb_clk
.sym 3991 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[2]
.sym 3992 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[3]
.sym 3993 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[4]
.sym 4006 servant.cpu.wen
.sym 4008 servant.cpu.raddr[2]
.sym 4010 servant.cpu.rf_ram_if.rcnt[0]
.sym 4017 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 4155 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 4211 $PACKER_VCC_NET
.sym 4233 $PACKER_VCC_NET
.sym 4237 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 4238 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[1]
.sym 4239 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 4240 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[3]
.sym 4241 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 4242 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 4243 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[6]
.sym 4244 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 4280 tx_to_pc.clock_count[6]
.sym 4281 $PACKER_VCC_NET
.sym 4283 tx_to_pc.clock_count[3]
.sym 4284 $PACKER_VCC_NET
.sym 4290 tx_to_pc.clock_count[5]
.sym 4292 tx_to_pc.clock_count[2]
.sym 4293 tx_to_pc.clock_count[4]
.sym 4303 tx_to_pc.clock_count[0]
.sym 4310 tx_to_pc.clock_count[1]
.sym 4311 $nextpnr_ICESTORM_LC_9$O
.sym 4313 tx_to_pc.clock_count[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1729.C[2]
.sym 4319 tx_to_pc.clock_count[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$1729.C[3]
.sym 4326 tx_to_pc.clock_count[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$1729.C[4]
.sym 4331 tx_to_pc.clock_count[3]
.sym 4332 $PACKER_VCC_NET
.sym 4335 $auto$alumacc.cc:474:replace_alu$1729.C[5]
.sym 4337 tx_to_pc.clock_count[4]
.sym 4338 $PACKER_VCC_NET
.sym 4341 $auto$alumacc.cc:474:replace_alu$1729.C[6]
.sym 4343 tx_to_pc.clock_count[5]
.sym 4347 $nextpnr_ICESTORM_LC_10$I3
.sym 4349 tx_to_pc.clock_count[6]
.sym 4353 $nextpnr_ICESTORM_LC_10$COUT
.sym 4355 $PACKER_VCC_NET
.sym 4357 $nextpnr_ICESTORM_LC_10$I3
.sym 4365 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[8]
.sym 4366 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[9]
.sym 4367 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[10]
.sym 4368 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[11]
.sym 4369 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[12]
.sym 4370 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[13]
.sym 4371 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[14]
.sym 4372 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[15]
.sym 4377 tx_to_pc.state[0]
.sym 4381 dat[4]
.sym 4382 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 4383 dat[2]
.sym 4385 dat[0]
.sym 4396 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4397 tx_to_pc.clock_count[0]
.sym 4399 adr[2]
.sym 4402 dat[15]
.sym 4404 adr[6]
.sym 4405 adr[2]
.sym 4406 dat[7]
.sym 4407 dat[11]
.sym 4413 dat[9]
.sym 4419 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 4424 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 4427 dat[4]
.sym 4428 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 4430 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 4431 dat[5]
.sym 4437 $nextpnr_ICESTORM_LC_10$COUT
.sym 4442 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 4444 $abc$9738$auto$wreduce.cc:455:run$1675[2]
.sym 4445 $abc$9738$auto$wreduce.cc:455:run$1675[3]
.sym 4446 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 4447 $abc$9738$auto$wreduce.cc:455:run$1675[5]
.sym 4449 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4450 tx_to_pc.clock_count[0]
.sym 4451 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 4452 $abc$9738$ram.we[0]_new_inv_
.sym 4454 $abc$9738$auto$wreduce.cc:455:run$1675[4]
.sym 4455 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 4456 $abc$9738$auto$wreduce.cc:455:run$1675[6]
.sym 4457 tx_to_pc.state[1]
.sym 4461 tx_to_pc.state[0]
.sym 4475 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 4476 tx_to_pc.state[0]
.sym 4477 tx_to_pc.state[1]
.sym 4478 $nextpnr_ICESTORM_LC_10$COUT
.sym 4481 $abc$9738$auto$wreduce.cc:455:run$1675[6]
.sym 4483 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4488 $abc$9738$ram.we[0]_new_inv_
.sym 4489 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 4493 $abc$9738$auto$wreduce.cc:455:run$1675[5]
.sym 4495 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4500 $abc$9738$auto$wreduce.cc:455:run$1675[3]
.sym 4502 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4507 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4508 $abc$9738$auto$wreduce.cc:455:run$1675[2]
.sym 4512 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4514 $abc$9738$auto$wreduce.cc:455:run$1675[4]
.sym 4517 tx_to_pc.clock_count[0]
.sym 4518 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 4519 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 4522 i_clk$SB_IO_IN_$glb_clk
.sym 4523 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 4524 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 4525 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[1]
.sym 4526 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 4527 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[3]
.sym 4528 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[4]
.sym 4529 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[5]
.sym 4530 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[6]
.sym 4531 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 4532 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 4536 dat[8]
.sym 4540 $abc$9738$ram.we[0]_new_inv_
.sym 4542 dat[12]
.sym 4544 dat[14]
.sym 4547 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 4549 dat[12]
.sym 4550 dat[3]
.sym 4555 dat[2]
.sym 4573 servant.mdu_rs1[18]
.sym 4575 servant.mdu_rs1[15]
.sym 4578 servant.mdu_rs1[16]
.sym 4593 servant.mdu_rs1[17]
.sym 4610 servant.mdu_rs1[16]
.sym 4623 servant.mdu_rs1[18]
.sym 4630 servant.mdu_rs1[17]
.sym 4642 servant.mdu_rs1[15]
.sym 4644 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4645 i_clk$SB_IO_IN_$glb_clk
.sym 4647 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[8]
.sym 4648 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[9]
.sym 4649 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[10]
.sym 4650 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[11]
.sym 4651 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[12]
.sym 4652 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 4653 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[14]
.sym 4654 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[15]
.sym 4657 $abc$9738$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$756_Y_new_inv_
.sym 4664 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 4668 adr[3]
.sym 4672 servant.mdu_rs1[15]
.sym 4673 servant.wb_ibus_adr[20]
.sym 4677 adr[2]
.sym 4679 dat[15]
.sym 4680 adr[6]
.sym 4681 servant.wb_ibus_adr[23]
.sym 4682 servant.mdu_rs1[14]
.sym 4688 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 4691 servant.wb_ibus_adr[20]
.sym 4693 $abc$9738$new_n1101_
.sym 4695 $abc$9738$new_n1096_
.sym 4697 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4702 $abc$9738$new_n1100_
.sym 4706 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 4707 servant.wb_ibus_adr[23]
.sym 4708 servant.wb_ibus_adr[21]
.sym 4709 servant.wb_ibus_adr[22]
.sym 4710 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 4711 $abc$9738$new_n1118_
.sym 4714 servant.mdu_rs1[20]
.sym 4715 servant.mdu_rs1[22]
.sym 4721 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 4723 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 4724 $abc$9738$new_n1096_
.sym 4733 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4735 servant.mdu_rs1[22]
.sym 4736 servant.wb_ibus_adr[22]
.sym 4739 $abc$9738$new_n1100_
.sym 4740 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 4741 $abc$9738$new_n1101_
.sym 4742 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4748 servant.wb_ibus_adr[22]
.sym 4751 servant.wb_ibus_adr[23]
.sym 4757 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4758 servant.wb_ibus_adr[20]
.sym 4760 servant.mdu_rs1[20]
.sym 4763 servant.wb_ibus_adr[23]
.sym 4764 servant.wb_ibus_adr[21]
.sym 4765 $abc$9738$new_n1118_
.sym 4766 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4767 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 4768 i_clk$SB_IO_IN_$glb_clk
.sym 4769 wb_rst_$glb_sr
.sym 4770 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 4771 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 4772 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 4773 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 4774 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[4]
.sym 4775 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 4776 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 4777 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 4780 servant.cpu.rf_ram_if.rcnt[0]
.sym 4781 servant.cpu.cpu.mem_bytecnt[1]
.sym 4782 $abc$9738$procmux$1500_CMP_new_
.sym 4783 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 4784 adr[3]
.sym 4787 dat[8]
.sym 4788 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 4790 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 4791 dat[14]
.sym 4799 dat[6]
.sym 4800 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 4802 dat[7]
.sym 4805 dat[9]
.sym 4814 servant.wb_ibus_adr[11]
.sym 4819 servant.mdu_rs1[17]
.sym 4821 servant.mdu_rs1[16]
.sym 4822 $abc$9738$new_n1099_
.sym 4823 $abc$9738$new_n1097_
.sym 4825 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 4826 $abc$9738$new_n1117_
.sym 4829 $abc$9738$new_n1119_
.sym 4830 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 4831 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4832 servant.mdu_rs1[15]
.sym 4836 $abc$9738$new_n1121_
.sym 4837 servant.mdu_rs1[13]
.sym 4838 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 4839 servant.mdu_rs1[11]
.sym 4840 servant.mdu_rs1[12]
.sym 4841 $abc$9738$new_n1116_
.sym 4842 servant.mdu_rs1[14]
.sym 4845 servant.mdu_rs1[16]
.sym 4846 $abc$9738$new_n1099_
.sym 4847 servant.mdu_rs1[17]
.sym 4850 servant.mdu_rs1[13]
.sym 4851 servant.mdu_rs1[14]
.sym 4852 servant.mdu_rs1[15]
.sym 4853 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4856 servant.mdu_rs1[14]
.sym 4862 servant.mdu_rs1[11]
.sym 4863 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4864 servant.wb_ibus_adr[11]
.sym 4868 servant.mdu_rs1[12]
.sym 4874 servant.mdu_rs1[13]
.sym 4880 $abc$9738$new_n1117_
.sym 4881 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 4882 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 4883 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 4886 $abc$9738$new_n1097_
.sym 4887 $abc$9738$new_n1121_
.sym 4888 $abc$9738$new_n1116_
.sym 4889 $abc$9738$new_n1119_
.sym 4890 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4891 i_clk$SB_IO_IN_$glb_clk
.sym 4893 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 4894 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 4895 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 4896 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 4897 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 4898 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 4899 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 4900 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 4901 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[4]
.sym 4906 dat[0]
.sym 4908 dat[4]
.sym 4910 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 4912 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 4914 dat[2]
.sym 4917 dat[27]
.sym 4919 adr[9]
.sym 4921 dat[21]
.sym 4922 dat[22]
.sym 4924 $abc$9738$techmap$techmap2027\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 4925 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 4926 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 4927 dat[5]
.sym 4934 $abc$9738$new_n1098_
.sym 4937 servant.wb_ibus_adr[11]
.sym 4939 $abc$9738$new_n1112_
.sym 4941 $abc$9738$new_n1102_
.sym 4942 servant.wb_ibus_adr[21]
.sym 4943 $abc$9738$new_n1107_
.sym 4947 servant.mdu_rs1[12]
.sym 4948 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 4951 servant.wb_ibus_adr[20]
.sym 4952 servant.wb_ibus_adr[13]
.sym 4957 servant.wb_ibus_adr[24]
.sym 4965 servant.wb_ibus_adr[12]
.sym 4968 servant.wb_ibus_adr[11]
.sym 4973 servant.wb_ibus_adr[21]
.sym 4982 servant.wb_ibus_adr[20]
.sym 4988 servant.wb_ibus_adr[12]
.sym 4991 $abc$9738$new_n1107_
.sym 4992 $abc$9738$new_n1112_
.sym 4993 $abc$9738$new_n1098_
.sym 4994 $abc$9738$new_n1102_
.sym 4999 servant.wb_ibus_adr[24]
.sym 5003 servant.wb_ibus_adr[12]
.sym 5004 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5005 servant.mdu_rs1[12]
.sym 5010 servant.wb_ibus_adr[13]
.sym 5013 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 5014 i_clk$SB_IO_IN_$glb_clk
.sym 5015 wb_rst_$glb_sr
.sym 5016 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 5017 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 5018 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 5019 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[3]
.sym 5020 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 5021 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 5022 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 5023 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 5024 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 5027 servant.cpu.cpu.state.stage_two_req
.sym 5028 adr[4]
.sym 5030 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 5031 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 5033 dat[13]
.sym 5034 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 5035 dat[15]
.sym 5036 adr[6]
.sym 5037 dat[8]
.sym 5038 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 5039 $abc$9738$ram.we[0]_new_inv_
.sym 5040 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 5049 dat[16]
.sym 5050 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 5051 dat[20]
.sym 5057 servant.wb_ibus_adr[10]
.sym 5059 servant.wb_ibus_adr[2]
.sym 5060 servant.wb_ibus_adr[9]
.sym 5063 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5065 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 5066 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 5068 clock_gen.pll.rst_reg[1]
.sym 5069 servant.wb_ibus_adr[8]
.sym 5071 servant.cpu.cpu.state.ibus_cyc
.sym 5075 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 5076 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 5079 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 5080 servant.mdu_rs1[9]
.sym 5083 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 5086 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 5087 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 5091 servant.wb_ibus_adr[8]
.sym 5096 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 5097 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 5098 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 5099 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 5102 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5103 servant.wb_ibus_adr[9]
.sym 5105 servant.mdu_rs1[9]
.sym 5109 servant.wb_ibus_adr[10]
.sym 5115 servant.wb_ibus_adr[9]
.sym 5123 servant.wb_ibus_adr[2]
.sym 5126 clock_gen.pll.rst_reg[1]
.sym 5127 servant.cpu.cpu.state.ibus_cyc
.sym 5132 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 5133 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 5134 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 5135 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 5136 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 5137 i_clk$SB_IO_IN_$glb_clk
.sym 5138 wb_rst_$glb_sr
.sym 5139 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[8]
.sym 5140 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[9]
.sym 5141 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 5142 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[11]
.sym 5143 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 5144 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 5145 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 5146 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 5152 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 5155 servant.mdu_rs1[30]
.sym 5156 adr[3]
.sym 5158 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 5159 servant.cpu.cpu.state.ibus_cyc
.sym 5160 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 5162 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7356
.sym 5165 adr[6]
.sym 5166 dat[26]
.sym 5167 dat[24]
.sym 5168 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5169 adr[2]
.sym 5171 adr[7]
.sym 5172 dat[5]
.sym 5173 adr[5]
.sym 5174 dat[23]
.sym 5186 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5187 servant.wb_ibus_adr[31]
.sym 5188 servant.wb_ibus_adr[7]
.sym 5192 servant.mdu_rs1[3]
.sym 5194 servant.mdu_rs1[2]
.sym 5195 servant.wb_ibus_adr[4]
.sym 5198 servant.wb_ibus_adr[2]
.sym 5199 servant.wb_ibus_adr[3]
.sym 5208 servant.wb_ibus_adr[5]
.sym 5210 servant.wb_ibus_adr[6]
.sym 5213 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5215 servant.wb_ibus_adr[2]
.sym 5216 servant.mdu_rs1[2]
.sym 5219 servant.mdu_rs1[3]
.sym 5221 servant.wb_ibus_adr[3]
.sym 5222 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5228 servant.wb_ibus_adr[3]
.sym 5232 servant.wb_ibus_adr[4]
.sym 5240 servant.wb_ibus_adr[6]
.sym 5243 servant.wb_ibus_adr[31]
.sym 5252 servant.wb_ibus_adr[7]
.sym 5257 servant.wb_ibus_adr[5]
.sym 5259 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623_$glb_ce
.sym 5260 i_clk$SB_IO_IN_$glb_clk
.sym 5261 wb_rst_$glb_sr
.sym 5262 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[0]
.sym 5263 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 5264 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 5265 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[3]
.sym 5266 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[4]
.sym 5267 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 5268 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 5269 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[7]
.sym 5270 servant.wb_timer_rdt[2]
.sym 5274 clock_gen.pll.rst_reg[1]
.sym 5275 dat[31]
.sym 5277 dat[26]
.sym 5278 adr[8]
.sym 5279 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 5281 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 5282 dat[28]
.sym 5284 dat[29]
.sym 5288 servant.wb_dbus_ack
.sym 5293 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 5295 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 5297 servant.cpu.cpu.decode.opcode[0]
.sym 5304 $abc$9738$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 5305 servant.mdu_rs1[0]
.sym 5306 servant.wb_dbus_ack
.sym 5307 servant.mdu_rs1[3]
.sym 5309 servant.mdu_rs1[1]
.sym 5319 servant.cpu.cpu.cnt_en
.sym 5320 servant.mdu_rs1[4]
.sym 5326 servant.cpu.cpu.mem_bytecnt[1]
.sym 5328 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5329 servant.cpu.cpu.mem_bytecnt[0]
.sym 5342 servant.cpu.cpu.mem_bytecnt[1]
.sym 5343 servant.mdu_rs1[0]
.sym 5344 servant.cpu.cpu.mem_bytecnt[0]
.sym 5345 servant.mdu_rs1[1]
.sym 5363 servant.mdu_rs1[4]
.sym 5366 servant.wb_dbus_ack
.sym 5367 servant.cpu.cpu.cnt_en
.sym 5368 $abc$9738$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 5369 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5374 servant.mdu_rs1[3]
.sym 5382 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 5383 i_clk$SB_IO_IN_$glb_clk
.sym 5385 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[8]
.sym 5386 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[9]
.sym 5387 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 5388 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[11]
.sym 5389 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 5390 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 5391 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 5392 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[15]
.sym 5395 servant.cpu.rf_wreq
.sym 5399 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 5401 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 5406 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 5408 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 5409 servant.cpu.cpu.bufreg_en
.sym 5411 adr[9]
.sym 5413 dat[27]
.sym 5415 dat[30]
.sym 5416 dat[28]
.sym 5417 dat[21]
.sym 5418 $abc$9738$new_n1335_
.sym 5419 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 5428 $abc$9738$new_n1657_
.sym 5429 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 5431 servant.cpu.cpu.cnt_en
.sym 5432 servant.mdu_rs1[2]
.sym 5433 servant.mdu_op[2]
.sym 5434 $abc$9738$new_n1370_
.sym 5435 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5436 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5437 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 5438 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5440 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5441 servant.mdu_op[2]
.sym 5442 dat[5]
.sym 5447 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 5448 servant.cpu.cpu.state.init_done
.sym 5450 servant.cpu.cpu.state.stage_two_req
.sym 5453 $abc$9738$new_n1330_
.sym 5454 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 5455 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 5456 servant.mdu_rs1[1]
.sym 5457 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$775_Y_new_
.sym 5460 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 5465 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 5467 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5468 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 5474 servant.mdu_rs1[1]
.sym 5477 servant.mdu_op[2]
.sym 5478 dat[5]
.sym 5479 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5480 servant.cpu.cpu.state.init_done
.sym 5483 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 5484 servant.cpu.cpu.cnt_en
.sym 5485 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$775_Y_new_
.sym 5486 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5489 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 5490 servant.mdu_op[2]
.sym 5491 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 5492 $abc$9738$new_n1657_
.sym 5495 servant.mdu_rs1[2]
.sym 5496 $abc$9738$new_n1370_
.sym 5498 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5502 $abc$9738$new_n1330_
.sym 5503 servant.cpu.cpu.state.stage_two_req
.sym 5505 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 5506 i_clk$SB_IO_IN_$glb_clk
.sym 5508 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 5509 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 5510 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 5511 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 5512 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[4]
.sym 5513 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 5514 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[6]
.sym 5515 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 5516 servant.cpu.cpu.bufreg_en
.sym 5520 $abc$9738$new_n1370_
.sym 5521 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 5522 $abc$9738$new_n1657_
.sym 5523 dat[27]
.sym 5524 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5526 servant.mdu_rs1[0]
.sym 5527 dat[25]
.sym 5533 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 5535 $abc$9738$new_n1828_
.sym 5537 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5540 dat[16]
.sym 5542 servant.wb_dbus_ack
.sym 5550 servant.mdu_op[1]
.sym 5551 servant.mdu_rs1[0]
.sym 5552 servant.cpu.cpu.decode.opcode[2]
.sym 5553 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5554 servant.cpu.cpu.decode.opcode[0]
.sym 5555 servant.mdu_rs1[1]
.sym 5557 servant.cpu.cpu.branch_op
.sym 5559 servant.mdu_rs1[0]
.sym 5560 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 5561 servant.cpu.cpu.bufreg_en
.sym 5562 servant.cpu.cpu.decode.opcode[1]
.sym 5563 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$498_Y_new_
.sym 5566 servant.wb_dbus_ack
.sym 5567 servant.cpu.cpu.decode.opcode[0]
.sym 5571 servant.mdu_op[0]
.sym 5576 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5578 $abc$9738$new_n1335_
.sym 5580 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5582 servant.cpu.cpu.decode.opcode[0]
.sym 5583 servant.cpu.cpu.decode.opcode[2]
.sym 5585 servant.cpu.cpu.branch_op
.sym 5589 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5590 servant.wb_dbus_ack
.sym 5594 $abc$9738$new_n1335_
.sym 5595 servant.cpu.cpu.decode.opcode[0]
.sym 5596 servant.cpu.cpu.decode.opcode[1]
.sym 5597 servant.cpu.cpu.decode.opcode[2]
.sym 5600 servant.cpu.cpu.branch_op
.sym 5601 servant.cpu.cpu.decode.opcode[0]
.sym 5602 servant.cpu.cpu.decode.opcode[2]
.sym 5607 servant.cpu.cpu.bufreg_en
.sym 5609 servant.mdu_rs1[0]
.sym 5612 servant.mdu_op[1]
.sym 5613 servant.mdu_rs1[1]
.sym 5614 servant.mdu_rs1[0]
.sym 5615 servant.mdu_op[0]
.sym 5618 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5619 servant.cpu.cpu.bufreg_en
.sym 5620 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 5624 servant.cpu.cpu.bufreg_en
.sym 5625 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 5626 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$498_Y_new_
.sym 5627 servant.mdu_rs1[0]
.sym 5629 i_clk$SB_IO_IN_$glb_clk
.sym 5630 wb_rst_$glb_sr
.sym 5631 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[8]
.sym 5632 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 5633 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 5634 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 5635 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 5636 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 5637 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 5638 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 5639 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[4]
.sym 5640 dat[20]
.sym 5643 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 5645 adr[3]
.sym 5646 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 5647 servant.wb_dbus_ack
.sym 5648 servant.cpu.cpu.decode.opcode[2]
.sym 5649 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 5650 servant.cpu.cpu.decode.opcode[1]
.sym 5652 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 5653 servant.cpu.cpu.cnt_en
.sym 5654 servant.mdu_op[2]
.sym 5656 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5657 adr[6]
.sym 5658 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5659 dat[24]
.sym 5661 dat[23]
.sym 5662 dat[26]
.sym 5663 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 5665 dat[24]
.sym 5666 adr[2]
.sym 5672 $abc$9738$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5673 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5674 $abc$9738$new_n1827_
.sym 5675 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 5676 $abc$9738$new_n1826_
.sym 5677 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 5678 $abc$9738$new_n1770_
.sym 5679 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5680 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5681 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5682 servant.cpu.cpu.decode.opcode[0]
.sym 5684 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$438_Y_new_inv_
.sym 5686 $abc$9738$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5687 servant.cpu.cpu.branch_op
.sym 5689 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5690 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$494_Y_new_
.sym 5692 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5693 servant.cpu.cpu.state.o_cnt[2]
.sym 5694 servant.cpu.cpu.decode.opcode[1]
.sym 5696 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 5697 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5698 servant.cpu.cpu.mem_bytecnt[0]
.sym 5700 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 5701 servant.cpu.cpu.mem_bytecnt[1]
.sym 5703 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 5705 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5706 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5707 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5708 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5711 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5713 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 5717 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 5718 $abc$9738$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5719 $abc$9738$new_n1826_
.sym 5720 servant.cpu.cpu.decode.opcode[0]
.sym 5723 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5724 servant.cpu.cpu.branch_op
.sym 5725 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 5726 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 5729 $abc$9738$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5731 $abc$9738$new_n1770_
.sym 5732 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 5735 servant.cpu.cpu.decode.opcode[0]
.sym 5736 servant.cpu.cpu.branch_op
.sym 5737 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 5738 servant.cpu.cpu.decode.opcode[1]
.sym 5741 servant.cpu.cpu.mem_bytecnt[1]
.sym 5742 servant.cpu.cpu.state.o_cnt[2]
.sym 5743 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5744 servant.cpu.cpu.mem_bytecnt[0]
.sym 5747 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 5748 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$494_Y_new_
.sym 5749 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$438_Y_new_inv_
.sym 5750 $abc$9738$new_n1827_
.sym 5752 i_clk$SB_IO_IN_$glb_clk
.sym 5754 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[0]
.sym 5755 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[1]
.sym 5756 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 5757 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 5758 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 5759 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 5760 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 5761 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 5762 servant.cpu.cpu.mem_bytecnt[1]
.sym 5763 dat[31]
.sym 5765 servant.cpu.cpu.mem_bytecnt[1]
.sym 5766 clock_gen.pll.rst_reg[1]
.sym 5767 dat[26]
.sym 5768 adr[3]
.sym 5769 servant.wb_ibus_ack
.sym 5770 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 5771 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 5772 servant.cpu.cpu.state.misalign_trap_sync
.sym 5774 $abc$9738$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5775 servant.wb_dbus_ack
.sym 5776 $PACKER_VCC_NET
.sym 5777 dat[29]
.sym 5778 servant.cpu.cpu.state.misalign_trap_sync
.sym 5779 servant.cpu.cpu.state.o_cnt[2]
.sym 5783 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 5787 servant.cpu.cpu.mem_bytecnt[1]
.sym 5788 servant.mdu_op[0]
.sym 5789 servant.cpu.rdata0
.sym 5795 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$485_Y_new_
.sym 5796 $abc$9738$servant.cpu.cpu.alu.result_bool_new_
.sym 5797 servant.cpu.cpu.mem_bytecnt[1]
.sym 5798 $abc$9738$new_n1319_
.sym 5799 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5800 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$482_Y_new_
.sym 5801 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 5802 servant.cpu.cpu.alu.cmp_r
.sym 5803 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 5804 servant.cpu.cpu.mem_bytecnt[0]
.sym 5805 $abc$9738$new_n1828_
.sym 5806 servant.mdu_op[1]
.sym 5807 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 5808 servant.cpu.cpu.branch_op
.sym 5809 servant.cpu.cpu.state.o_cnt[2]
.sym 5810 $abc$9738$new_n1828_
.sym 5813 servant.cpu.rdata0
.sym 5814 servant.mdu_op[0]
.sym 5815 servant.cpu.rf_ram_if.wcnt[0]
.sym 5816 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5820 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5822 servant.mdu_op[2]
.sym 5824 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 5828 servant.mdu_op[1]
.sym 5829 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 5830 servant.mdu_op[2]
.sym 5831 servant.cpu.cpu.alu.cmp_r
.sym 5834 servant.mdu_op[0]
.sym 5835 servant.cpu.rdata0
.sym 5836 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5837 servant.mdu_op[1]
.sym 5840 servant.cpu.rf_ram_if.wcnt[0]
.sym 5841 $abc$9738$new_n1828_
.sym 5842 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5843 $abc$9738$new_n1319_
.sym 5846 $abc$9738$new_n1319_
.sym 5849 $abc$9738$new_n1828_
.sym 5852 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 5854 servant.cpu.cpu.branch_op
.sym 5858 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5859 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5860 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 5861 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 5864 servant.mdu_op[2]
.sym 5865 $abc$9738$servant.cpu.cpu.alu.result_bool_new_
.sym 5866 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$485_Y_new_
.sym 5867 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$482_Y_new_
.sym 5871 servant.cpu.cpu.mem_bytecnt[0]
.sym 5872 servant.cpu.cpu.state.o_cnt[2]
.sym 5873 servant.cpu.cpu.mem_bytecnt[1]
.sym 5875 i_clk$SB_IO_IN_$glb_clk
.sym 5877 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 5878 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 5879 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 5880 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 5881 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 5882 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 5883 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 5884 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 5889 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 5891 servant.cpu.cpu.cnt_done
.sym 5894 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 5896 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 5897 servant.cpu.rdata0
.sym 5899 dat[22]
.sym 5901 dat[28]
.sym 5902 servant.cpu.wdata[1]
.sym 5904 servant.cpu.raddr[1]
.sym 5906 dat[21]
.sym 5908 dat[27]
.sym 5910 dat[30]
.sym 5911 servant.cpu.cpu.mem_bytecnt[0]
.sym 5920 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5922 servant.cpu.cpu.state.stage_two_req
.sym 5925 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5926 servant.cpu.cpu.state.init_done
.sym 5927 servant.cpu.cpu.mem_bytecnt[0]
.sym 5928 servant.cpu.cpu.cnt_en
.sym 5932 servant.wb_ibus_ack
.sym 5936 $abc$9738$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$756_Y_new_inv_
.sym 5938 servant.cpu.cpu.state.misalign_trap_sync
.sym 5943 servant.cpu.cpu.cnt_done
.sym 5944 servant.cpu.cpu.mem_bytecnt[1]
.sym 5947 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5948 servant.cpu.cpu.state.o_cnt[2]
.sym 5950 $auto$alumacc.cc:474:replace_alu$1805.C[1]
.sym 5952 servant.cpu.cpu.state.o_cnt[2]
.sym 5953 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5956 $auto$alumacc.cc:474:replace_alu$1805.C[2]
.sym 5958 servant.cpu.cpu.mem_bytecnt[0]
.sym 5960 $auto$alumacc.cc:474:replace_alu$1805.C[1]
.sym 5964 servant.cpu.cpu.mem_bytecnt[1]
.sym 5966 $auto$alumacc.cc:474:replace_alu$1805.C[2]
.sym 5970 servant.cpu.cpu.state.stage_two_req
.sym 5971 servant.wb_ibus_ack
.sym 5972 servant.cpu.cpu.state.misalign_trap_sync
.sym 5975 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 5977 servant.cpu.cpu.cnt_done
.sym 5981 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5989 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5990 servant.cpu.cpu.state.o_cnt[2]
.sym 5993 servant.cpu.cpu.cnt_en
.sym 5994 servant.cpu.cpu.state.misalign_trap_sync
.sym 5995 servant.cpu.cpu.state.init_done
.sym 5996 $abc$9738$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$756_Y_new_inv_
.sym 5998 i_clk$SB_IO_IN_$glb_clk
.sym 5999 wb_rst_$glb_sr
.sym 6003 servant.cpu.rf_ram.rdata[0]
.sym 6013 servant.mdu_op[2]
.sym 6014 adr[3]
.sym 6015 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 6017 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 6018 dat[25]
.sym 6019 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 6021 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 6023 servant.cpu.cpu.ebreak
.sym 6025 servant.cpu.cpu.mem_bytecnt[1]
.sym 6032 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 6043 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[2]
.sym 6044 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[3]
.sym 6045 servant.cpu.rf_ram_if.wcnt[0]
.sym 6046 servant.cpu.raddr[0]
.sym 6047 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 6048 $PACKER_VCC_NET
.sym 6052 servant.cpu.rf_rreq
.sym 6053 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[4]
.sym 6055 servant.cpu.rf_ram_if.wdata0_r
.sym 6058 servant.cpu.rf_ram_if.rcnt[0]
.sym 6059 servant.cpu.waddr[0]
.sym 6070 servant.cpu.rf_wreq
.sym 6071 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[0]
.sym 6075 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[3]
.sym 6076 servant.cpu.rf_rreq
.sym 6081 servant.cpu.rf_rreq
.sym 6082 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[0]
.sym 6087 servant.cpu.rf_ram_if.rcnt[0]
.sym 6089 servant.cpu.raddr[0]
.sym 6093 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 6094 servant.cpu.rf_ram_if.wdata0_r
.sym 6095 servant.cpu.rf_ram_if.wcnt[0]
.sym 6099 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[4]
.sym 6100 servant.cpu.rf_rreq
.sym 6105 servant.cpu.waddr[0]
.sym 6107 servant.cpu.rf_rreq
.sym 6111 servant.cpu.rf_ram_if.rcnt[0]
.sym 6113 $PACKER_VCC_NET
.sym 6117 servant.cpu.rf_rreq
.sym 6119 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[2]
.sym 6121 i_clk$SB_IO_IN_$glb_clk
.sym 6122 servant.cpu.rf_wreq
.sym 6126 servant.cpu.rf_ram.rdata[1]
.sym 6139 servant.cpu.waddr[8]
.sym 6145 servant.cpu.cpu.cnt_en
.sym 6164 servant.cpu.raddr[2]
.sym 6165 servant.cpu.rf_ram_if.rcnt[0]
.sym 6169 servant.cpu.raddr[0]
.sym 6171 servant.cpu.raddr[1]
.sym 6176 servant.cpu.raddr[3]
.sym 6196 $nextpnr_ICESTORM_LC_15$O
.sym 6198 servant.cpu.rf_ram_if.rcnt[0]
.sym 6202 $auto$alumacc.cc:474:replace_alu$1808.C[2]
.sym 6205 servant.cpu.raddr[0]
.sym 6208 $auto$alumacc.cc:474:replace_alu$1808.C[3]
.sym 6210 servant.cpu.raddr[1]
.sym 6212 $auto$alumacc.cc:474:replace_alu$1808.C[2]
.sym 6214 $auto$alumacc.cc:474:replace_alu$1808.C[4]
.sym 6216 servant.cpu.raddr[2]
.sym 6218 $auto$alumacc.cc:474:replace_alu$1808.C[3]
.sym 6222 servant.cpu.raddr[3]
.sym 6224 $auto$alumacc.cc:474:replace_alu$1808.C[4]
.sym 6251 servant.cpu.rf_ram_if.rcnt[0]
.sym 6255 $PACKER_VCC_NET
.sym 6263 servant.cpu.raddr[9]
.sym 6265 servant.cpu.rf_ram_if.wcnt[0]
.sym 6268 servant.cpu.raddr[5]
.sym 6348 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 6349 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 6350 tx_to_pc.state[0]
.sym 6351 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[2]_new_inv_
.sym 6352 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 6353 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6357 dat[10]
.sym 6360 adr[8]
.sym 6370 dat[22]
.sym 6374 $abc$9738$techmap$techmap2025\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2024_Y
.sym 6386 dat[3]
.sym 6387 dat[2]
.sym 6388 adr[2]
.sym 6389 dat[0]
.sym 6391 dat[6]
.sym 6392 adr[6]
.sym 6393 dat[4]
.sym 6394 adr[7]
.sym 6396 adr[3]
.sym 6402 dat[7]
.sym 6404 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6405 adr[9]
.sym 6406 $PACKER_VCC_NET
.sym 6407 adr[5]
.sym 6408 adr[8]
.sym 6411 dat[1]
.sym 6412 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6413 $abc$9738$techmap$techmap2021\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6415 adr[4]
.sym 6417 dat[5]
.sym 6422 tx_to_pc.data_index[0]
.sym 6423 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 6424 $abc$9738$new_n1406_
.sym 6425 tx_to_pc.data_index[1]
.sym 6426 $abc$9738$new_n1222_
.sym 6427 $abc$9738$new_n1240_
.sym 6428 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[0]_new_inv_
.sym 6429 tx_to_pc.data_index[2]
.sym 6430 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6431 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6432 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6433 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6434 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6435 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6436 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6437 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[0]
.sym 6438 adr[2]
.sym 6439 adr[3]
.sym 6441 adr[4]
.sym 6442 adr[5]
.sym 6443 adr[6]
.sym 6444 adr[7]
.sym 6445 adr[8]
.sym 6446 adr[9]
.sym 6449 i_clk$SB_IO_IN_$glb_clk
.sym 6450 $abc$9738$techmap$techmap2021\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6451 dat[0]
.sym 6452 dat[1]
.sym 6453 dat[2]
.sym 6454 dat[3]
.sym 6455 dat[4]
.sym 6456 dat[5]
.sym 6457 dat[6]
.sym 6458 dat[7]
.sym 6459 $PACKER_VCC_NET
.sym 6464 dat[3]
.sym 6466 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 6479 adr[9]
.sym 6481 adr[5]
.sym 6483 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 6484 $PACKER_VCC_NET
.sym 6485 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 6490 adr[4]
.sym 6492 dat[13]
.sym 6493 adr[7]
.sym 6495 adr[3]
.sym 6496 adr[6]
.sym 6497 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6498 dat[6]
.sym 6500 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6501 $PACKER_GND_NET
.sym 6503 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 6505 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[1]
.sym 6506 dat[1]
.sym 6507 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[6]
.sym 6509 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[3]
.sym 6511 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[10]
.sym 6512 dat[1]
.sym 6518 adr[8]
.sym 6523 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 6528 adr[6]
.sym 6529 dat[12]
.sym 6530 adr[2]
.sym 6531 dat[14]
.sym 6532 dat[11]
.sym 6533 dat[8]
.sym 6535 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6536 adr[5]
.sym 6537 dat[15]
.sym 6539 dat[9]
.sym 6541 $PACKER_VCC_NET
.sym 6543 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6544 adr[4]
.sym 6546 dat[13]
.sym 6549 adr[7]
.sym 6551 adr[3]
.sym 6552 dat[10]
.sym 6555 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6557 adr[8]
.sym 6558 adr[9]
.sym 6560 $abc$9738$new_n1210_
.sym 6561 $abc$9738$new_n1413_
.sym 6562 pc_active
.sym 6563 $abc$9738$new_n1264_
.sym 6564 $abc$9738$new_n1392_
.sym 6565 $abc$9738$new_n1399_
.sym 6566 $abc$9738$new_n1476_
.sym 6567 $abc$9738$new_n1252_
.sym 6568 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6569 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6570 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6571 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6572 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6573 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6574 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6575 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3054[1]
.sym 6576 adr[2]
.sym 6577 adr[3]
.sym 6579 adr[4]
.sym 6580 adr[5]
.sym 6581 adr[6]
.sym 6582 adr[7]
.sym 6583 adr[8]
.sym 6584 adr[9]
.sym 6587 i_clk$SB_IO_IN_$glb_clk
.sym 6588 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6589 $PACKER_VCC_NET
.sym 6590 dat[10]
.sym 6591 dat[11]
.sym 6592 dat[12]
.sym 6593 dat[13]
.sym 6594 dat[14]
.sym 6595 dat[15]
.sym 6596 dat[8]
.sym 6597 dat[9]
.sym 6599 $abc$9738$new_n1240_
.sym 6603 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 6604 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[13]
.sym 6606 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 6607 tx_to_pc.data_index[2]
.sym 6609 tx_to_pc.clock_count[0]
.sym 6612 adr[6]
.sym 6613 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 6617 $abc$9738$techmap$techmap2028\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6619 $PACKER_VCC_NET
.sym 6621 $abc$9738$techmap$techmap2021\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6622 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 6624 adr[9]
.sym 6632 dat[7]
.sym 6633 dat[4]
.sym 6634 $PACKER_VCC_NET
.sym 6638 adr[7]
.sym 6640 adr[3]
.sym 6641 adr[6]
.sym 6642 dat[6]
.sym 6645 dat[5]
.sym 6646 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6648 $abc$9738$techmap$techmap2025\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2024_Y
.sym 6649 adr[9]
.sym 6650 dat[1]
.sym 6651 adr[5]
.sym 6652 adr[2]
.sym 6654 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6657 dat[3]
.sym 6658 dat[0]
.sym 6659 adr[4]
.sym 6660 dat[2]
.sym 6661 adr[8]
.sym 6662 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6663 dat[1]
.sym 6664 tx_active
.sym 6665 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 6666 dat[0]
.sym 6667 $abc$9738$techmap$techmap2025\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2024_Y
.sym 6668 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6669 $abc$9738$procmux$1489_CMP
.sym 6670 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6671 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6672 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6673 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6674 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6675 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6676 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6677 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[0]
.sym 6678 adr[2]
.sym 6679 adr[3]
.sym 6681 adr[4]
.sym 6682 adr[5]
.sym 6683 adr[6]
.sym 6684 adr[7]
.sym 6685 adr[8]
.sym 6686 adr[9]
.sym 6689 i_clk$SB_IO_IN_$glb_clk
.sym 6690 $abc$9738$techmap$techmap2025\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2024_Y
.sym 6691 dat[0]
.sym 6692 dat[1]
.sym 6693 dat[2]
.sym 6694 dat[3]
.sym 6695 dat[4]
.sym 6696 dat[5]
.sym 6697 dat[6]
.sym 6698 dat[7]
.sym 6699 $PACKER_VCC_NET
.sym 6703 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 6704 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 6705 dat[11]
.sym 6706 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[5]
.sym 6708 dat[7]
.sym 6710 dat[6]
.sym 6712 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 6713 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 6714 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[4]
.sym 6716 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6717 adr[5]
.sym 6718 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 6719 adr[2]
.sym 6721 adr[7]
.sym 6724 adr[9]
.sym 6725 adr[4]
.sym 6726 dat[13]
.sym 6732 dat[13]
.sym 6734 adr[2]
.sym 6737 dat[12]
.sym 6739 adr[3]
.sym 6740 adr[5]
.sym 6741 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6742 dat[14]
.sym 6743 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 6744 adr[7]
.sym 6746 dat[8]
.sym 6748 adr[4]
.sym 6749 adr[9]
.sym 6750 adr[8]
.sym 6752 $PACKER_VCC_NET
.sym 6754 adr[6]
.sym 6757 dat[15]
.sym 6760 dat[10]
.sym 6761 dat[11]
.sym 6762 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6763 dat[9]
.sym 6764 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6765 $abc$9738$techmap$techmap2028\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6767 $abc$9738$techmap$techmap2021\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6768 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 6769 $PACKER_VCC_NET
.sym 6770 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6771 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 6772 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6773 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6774 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6775 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6776 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6777 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6778 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6779 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3062[1]
.sym 6780 adr[2]
.sym 6781 adr[3]
.sym 6783 adr[4]
.sym 6784 adr[5]
.sym 6785 adr[6]
.sym 6786 adr[7]
.sym 6787 adr[8]
.sym 6788 adr[9]
.sym 6791 i_clk$SB_IO_IN_$glb_clk
.sym 6792 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 6793 $PACKER_VCC_NET
.sym 6794 dat[10]
.sym 6795 dat[11]
.sym 6796 dat[12]
.sym 6797 dat[13]
.sym 6798 dat[14]
.sym 6799 dat[15]
.sym 6800 dat[8]
.sym 6801 dat[9]
.sym 6803 $abc$9738$techmap$techmap2025\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2024_Y
.sym 6807 dat[4]
.sym 6808 wb_mem_rdt[5]
.sym 6809 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 6810 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 6811 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 6813 dat[5]
.sym 6814 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 6815 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 6818 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6820 adr[6]
.sym 6824 adr[2]
.sym 6825 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 6826 adr[7]
.sym 6827 dat[11]
.sym 6828 adr[3]
.sym 6829 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 6836 dat[3]
.sym 6839 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6843 dat[1]
.sym 6844 dat[2]
.sym 6846 dat[0]
.sym 6847 adr[6]
.sym 6848 dat[4]
.sym 6849 adr[2]
.sym 6850 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6852 $abc$9738$techmap$techmap2028\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6853 adr[3]
.sym 6854 $PACKER_VCC_NET
.sym 6856 dat[5]
.sym 6858 adr[5]
.sym 6859 dat[7]
.sym 6860 adr[7]
.sym 6862 dat[6]
.sym 6863 adr[4]
.sym 6864 adr[9]
.sym 6865 adr[8]
.sym 6866 adr[5]
.sym 6867 adr[2]
.sym 6868 adr[7]
.sym 6870 adr[4]
.sym 6871 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 6872 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 6873 adr[6]
.sym 6874 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6875 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6876 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6877 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6878 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6879 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6880 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6881 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 i_clk$SB_IO_IN_$glb_clk
.sym 6894 $abc$9738$techmap$techmap2028\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 6895 dat[0]
.sym 6896 dat[1]
.sym 6897 dat[2]
.sym 6898 dat[3]
.sym 6899 dat[4]
.sym 6900 dat[5]
.sym 6901 dat[6]
.sym 6902 dat[7]
.sym 6903 $PACKER_VCC_NET
.sym 6908 dat[12]
.sym 6910 dat[3]
.sym 6911 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 6912 wb_mem_rdt[4]
.sym 6913 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 6914 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 6915 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[0]
.sym 6916 dat[2]
.sym 6918 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[4]
.sym 6920 dat[17]
.sym 6923 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 6924 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 6925 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 6926 adr[6]
.sym 6928 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 6929 adr[5]
.sym 6931 adr[8]
.sym 6936 dat[15]
.sym 6937 dat[12]
.sym 6938 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 6942 dat[13]
.sym 6944 dat[10]
.sym 6945 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6946 dat[8]
.sym 6948 dat[14]
.sym 6949 $PACKER_VCC_NET
.sym 6950 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6951 dat[9]
.sym 6954 adr[8]
.sym 6955 adr[9]
.sym 6956 adr[4]
.sym 6960 adr[5]
.sym 6961 adr[2]
.sym 6962 adr[7]
.sym 6965 dat[11]
.sym 6966 adr[3]
.sym 6967 adr[6]
.sym 6970 ble_data_adr[4]
.sym 6971 ble_data_adr[5]
.sym 6972 ble_data_adr[6]
.sym 6973 ble_data_adr[7]
.sym 6974 ble_data_adr[8]
.sym 6975 ble_data_adr[9]
.sym 6976 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6977 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6978 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6979 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6980 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6981 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6982 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6983 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3044[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 i_clk$SB_IO_IN_$glb_clk
.sym 6996 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[10]
.sym 6999 dat[11]
.sym 7000 dat[12]
.sym 7001 dat[13]
.sym 7002 dat[14]
.sym 7003 dat[15]
.sym 7004 dat[8]
.sym 7005 dat[9]
.sym 7006 dat[10]
.sym 7010 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 7011 dat[12]
.sym 7012 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 7014 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 7015 adr[6]
.sym 7016 dat[15]
.sym 7017 adr[5]
.sym 7018 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 7019 adr[2]
.sym 7020 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 7021 adr[7]
.sym 7022 adr[7]
.sym 7023 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 7024 adr[9]
.sym 7025 dat[18]
.sym 7026 adr[4]
.sym 7027 $PACKER_VCC_NET
.sym 7028 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 7030 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 7031 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 7032 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 7033 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[11]
.sym 7038 dat[21]
.sym 7039 dat[22]
.sym 7042 $PACKER_VCC_NET
.sym 7046 adr[5]
.sym 7047 adr[2]
.sym 7048 dat[18]
.sym 7049 $abc$9738$techmap$techmap2027\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7051 adr[4]
.sym 7052 adr[3]
.sym 7053 adr[6]
.sym 7055 adr[7]
.sym 7057 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7058 dat[17]
.sym 7061 adr[9]
.sym 7062 dat[16]
.sym 7063 dat[19]
.sym 7064 dat[20]
.sym 7065 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7067 adr[8]
.sym 7069 dat[23]
.sym 7070 ble_data_adr[10]
.sym 7071 ble_data_adr[11]
.sym 7072 ble_data_adr[12]
.sym 7073 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7074 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7075 adr[8]
.sym 7076 $abc$9738$techmap$techmap2027\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7077 adr[9]
.sym 7078 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7079 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7080 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7081 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7082 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7083 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7084 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7085 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 i_clk$SB_IO_IN_$glb_clk
.sym 7098 $abc$9738$techmap$techmap2027\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7112 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 7117 $abc$9738$techmap$techmap2035\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7118 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 7119 dat[9]
.sym 7122 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 7123 dat[7]
.sym 7124 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[8]
.sym 7126 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 7127 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[3]
.sym 7128 $PACKER_VCC_NET
.sym 7129 dat[19]
.sym 7131 adr[9]
.sym 7134 adr[4]
.sym 7140 adr[4]
.sym 7143 dat[28]
.sym 7144 dat[31]
.sym 7147 dat[30]
.sym 7149 dat[27]
.sym 7153 dat[29]
.sym 7154 dat[26]
.sym 7155 adr[6]
.sym 7156 dat[25]
.sym 7157 adr[7]
.sym 7158 adr[8]
.sym 7159 adr[5]
.sym 7160 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7161 dat[24]
.sym 7163 adr[9]
.sym 7164 adr[3]
.sym 7167 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 7168 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7169 $PACKER_VCC_NET
.sym 7171 adr[2]
.sym 7172 $abc$9738$new_n1429_
.sym 7173 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7174 $abc$9738$new_n1422_
.sym 7175 $abc$9738$new_n1444_
.sym 7176 $abc$9738$techmap$techmap2031\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7177 $abc$9738$new_n1504_
.sym 7178 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7179 $abc$9738$new_n1436_
.sym 7180 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7181 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7182 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7183 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7184 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7185 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7186 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7187 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3040[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 i_clk$SB_IO_IN_$glb_clk
.sym 7200 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7211 adr[8]
.sym 7215 $abc$9738$techmap$techmap2027\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7216 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 7218 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 7219 adr[9]
.sym 7220 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 7221 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 7222 servant.cpu.cpu.bufreg_en
.sym 7223 dat[30]
.sym 7224 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 7226 servant.cpu.cpu.state.init_done
.sym 7228 adr[2]
.sym 7230 adr[3]
.sym 7231 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 7232 adr[8]
.sym 7233 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 7234 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[0]
.sym 7236 adr[9]
.sym 7237 servant.wb_dbus_ack
.sym 7244 adr[2]
.sym 7245 dat[16]
.sym 7247 adr[3]
.sym 7248 adr[6]
.sym 7249 adr[9]
.sym 7252 dat[20]
.sym 7254 adr[7]
.sym 7255 adr[8]
.sym 7256 adr[5]
.sym 7257 dat[23]
.sym 7258 adr[4]
.sym 7259 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7260 $abc$9738$techmap$techmap2031\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7262 dat[21]
.sym 7264 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7265 dat[22]
.sym 7267 dat[19]
.sym 7271 $PACKER_VCC_NET
.sym 7272 dat[18]
.sym 7273 dat[17]
.sym 7274 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7275 $abc$9738$new_n1657_
.sym 7276 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7277 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 7278 $abc$9738$new_n1370_
.sym 7279 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 7280 servant.cpu.cpu.bufreg.c_r
.sym 7281 $abc$9738$techmap$techmap2029\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7282 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7283 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7284 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7285 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7286 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7287 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7288 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7289 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 i_clk$SB_IO_IN_$glb_clk
.sym 7302 $abc$9738$techmap$techmap2031\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7316 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 7318 dat[20]
.sym 7319 servant.wb_dbus_ack
.sym 7321 dat[16]
.sym 7322 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 7325 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 7326 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[4]
.sym 7328 $PACKER_VCC_NET
.sym 7330 adr[6]
.sym 7331 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 7333 dat[31]
.sym 7334 $abc$9738$new_n1504_
.sym 7335 $abc$9738$techmap$techmap2029\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7336 servant.cpu.cpu.rd_addr[1]
.sym 7337 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7338 adr[5]
.sym 7339 dat[17]
.sym 7344 dat[25]
.sym 7345 adr[7]
.sym 7346 dat[29]
.sym 7347 adr[5]
.sym 7348 dat[31]
.sym 7349 dat[24]
.sym 7350 dat[27]
.sym 7353 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7354 dat[26]
.sym 7355 adr[6]
.sym 7357 $PACKER_VCC_NET
.sym 7358 adr[9]
.sym 7359 adr[2]
.sym 7360 adr[8]
.sym 7363 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7367 dat[30]
.sym 7368 adr[3]
.sym 7371 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 7373 adr[4]
.sym 7374 dat[28]
.sym 7376 $abc$9738$new_n1137_
.sym 7377 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 7378 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 7379 servant.mdu_op[0]
.sym 7380 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 7381 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$760_Y_new_
.sym 7382 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 7383 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 7384 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7385 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7386 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7387 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7388 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7389 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7390 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7391 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 i_clk$SB_IO_IN_$glb_clk
.sym 7404 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7419 servant.wb_ibus_ack
.sym 7420 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 7421 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 7422 dat[29]
.sym 7423 dat[5]
.sym 7424 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 7425 dat[24]
.sym 7428 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 7429 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7430 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7432 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 7433 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 7434 adr[4]
.sym 7435 adr[7]
.sym 7436 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 7437 adr[9]
.sym 7438 adr[7]
.sym 7439 adr[4]
.sym 7440 dat[18]
.sym 7441 wb_mem_dat[18]
.sym 7450 dat[21]
.sym 7453 adr[3]
.sym 7454 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7456 dat[20]
.sym 7457 adr[2]
.sym 7458 adr[7]
.sym 7459 adr[4]
.sym 7460 adr[9]
.sym 7461 adr[8]
.sym 7463 dat[16]
.sym 7464 dat[23]
.sym 7465 dat[18]
.sym 7466 $PACKER_VCC_NET
.sym 7468 adr[6]
.sym 7471 dat[19]
.sym 7473 $abc$9738$techmap$techmap2029\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7474 dat[22]
.sym 7475 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7476 adr[5]
.sym 7477 dat[17]
.sym 7478 servant.cpu.cpu.mem_if.dat_valid
.sym 7479 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 7480 servant.cpu.cpu.mem_if.signbit
.sym 7481 dat[18]
.sym 7482 $abc$9738$new_n1662_
.sym 7483 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 7484 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 7485 $abc$9738$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 7486 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7487 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7488 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7489 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7490 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7491 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7492 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7493 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 i_clk$SB_IO_IN_$glb_clk
.sym 7506 $abc$9738$techmap$techmap2029\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7520 servant.cpu.cpu.state.init_done
.sym 7522 servant.cpu.cpu.decode.opcode[0]
.sym 7523 servant.mdu_op[0]
.sym 7525 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 7526 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 7527 wb_mem_rdt[6]
.sym 7528 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 7530 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[4]
.sym 7531 wb_mem_rdt[12]
.sym 7532 adr[6]
.sym 7533 adr[5]
.sym 7534 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 7535 adr[7]
.sym 7537 dat[19]
.sym 7538 adr[4]
.sym 7539 dat[19]
.sym 7541 $PACKER_VCC_NET
.sym 7542 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 7543 servant.cpu.cpu.mem_bytecnt[0]
.sym 7548 dat[27]
.sym 7549 dat[28]
.sym 7550 dat[31]
.sym 7551 adr[9]
.sym 7552 dat[29]
.sym 7554 dat[25]
.sym 7555 adr[3]
.sym 7557 adr[6]
.sym 7558 dat[30]
.sym 7559 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 7560 dat[26]
.sym 7561 $PACKER_VCC_NET
.sym 7565 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7566 adr[2]
.sym 7567 adr[5]
.sym 7568 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7569 dat[24]
.sym 7570 adr[8]
.sym 7576 adr[7]
.sym 7577 adr[4]
.sym 7580 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 7581 servant.cpu.cpu.cnt_done
.sym 7582 $abc$9738$techmap$techmap2030\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7583 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7584 $abc$9738$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$334_Y_new_
.sym 7585 servant.cpu.cpu.csr_in
.sym 7586 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7587 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7588 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7589 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7590 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7591 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7592 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7593 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7594 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7595 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3036[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 i_clk$SB_IO_IN_$glb_clk
.sym 7608 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7618 dat[22]
.sym 7622 dat[27]
.sym 7623 dat[28]
.sym 7624 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 7625 servant.cpu.cpu.mem_bytecnt[0]
.sym 7626 dat[30]
.sym 7628 dat[21]
.sym 7629 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 7630 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 7632 $abc$9738$new_n1335_
.sym 7634 servant.cpu.cpu.state.init_done
.sym 7636 adr[8]
.sym 7637 servant.cpu.cpu.csr_in
.sym 7638 servant.cpu.rdata0
.sym 7639 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 7640 adr[9]
.sym 7641 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 7643 adr[3]
.sym 7645 adr[8]
.sym 7651 dat[16]
.sym 7652 dat[23]
.sym 7653 adr[3]
.sym 7655 dat[22]
.sym 7659 dat[17]
.sym 7660 dat[20]
.sym 7661 adr[8]
.sym 7662 adr[7]
.sym 7663 adr[4]
.sym 7664 adr[9]
.sym 7665 adr[2]
.sym 7668 $abc$9738$techmap$techmap2030\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7669 dat[18]
.sym 7670 adr[6]
.sym 7671 adr[5]
.sym 7673 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7675 dat[21]
.sym 7677 dat[19]
.sym 7679 $PACKER_VCC_NET
.sym 7681 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7682 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 7683 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 7684 $abc$9738$new_n1142_
.sym 7685 $abc$9738$servant.cpu.cpu.csr.mcause_new_
.sym 7686 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 7687 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$8592[1]_new_
.sym 7688 servant.cpu.cpu.csr.mcause31
.sym 7689 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 7690 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7691 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7692 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7693 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7694 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7695 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7696 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7697 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 i_clk$SB_IO_IN_$glb_clk
.sym 7710 $abc$9738$techmap$techmap2030\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7724 servant.cpu.cpu.mem_bytecnt[1]
.sym 7725 dat[17]
.sym 7726 dat[20]
.sym 7727 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7728 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[1]
.sym 7730 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 7732 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 7734 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 7735 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 7736 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 7738 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8605
.sym 7740 dat[31]
.sym 7745 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 7747 servant.cpu.rf_ram.rdata[0]
.sym 7753 dat[26]
.sym 7754 adr[2]
.sym 7755 dat[24]
.sym 7756 dat[29]
.sym 7758 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7759 adr[3]
.sym 7760 adr[5]
.sym 7761 dat[25]
.sym 7762 adr[7]
.sym 7763 adr[6]
.sym 7765 dat[31]
.sym 7766 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7767 adr[4]
.sym 7769 dat[28]
.sym 7774 dat[27]
.sym 7776 dat[30]
.sym 7778 adr[9]
.sym 7779 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 7781 $PACKER_VCC_NET
.sym 7783 adr[8]
.sym 7784 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 7785 servant.cpu.rf_ram_if.rdata1
.sym 7786 servant.cpu.waddr[7]
.sym 7787 servant.cpu.rdata[1]
.sym 7788 servant.cpu.waddr[6]
.sym 7789 servant.cpu.waddr[8]
.sym 7790 servant.cpu.waddr[5]
.sym 7791 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8605
.sym 7792 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7793 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7794 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7795 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7796 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7797 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7798 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7799 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3052[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 i_clk$SB_IO_IN_$glb_clk
.sym 7812 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7826 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 7827 dat[26]
.sym 7828 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 7830 dat[23]
.sym 7831 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 7832 dat[29]
.sym 7833 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 7834 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 7836 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 7837 servant.cpu.cpu.csr.mcause3_0[0]
.sym 7839 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 7843 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 7845 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 7847 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 7848 servant.cpu.waddr[2]
.sym 7849 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 7854 servant.cpu.waddr[2]
.sym 7855 servant.cpu.waddr[7]
.sym 7856 servant.cpu.waddr[0]
.sym 7860 servant.cpu.waddr[4]
.sym 7865 servant.cpu.wdata[0]
.sym 7869 servant.cpu.waddr[8]
.sym 7874 servant.cpu.waddr[6]
.sym 7875 servant.cpu.waddr[9]
.sym 7880 servant.cpu.waddr[1]
.sym 7881 servant.cpu.wen
.sym 7882 servant.cpu.waddr[3]
.sym 7883 $PACKER_VCC_NET
.sym 7884 servant.cpu.waddr[5]
.sym 7888 servant.cpu.waddr[1]
.sym 7889 servant.cpu.waddr[2]
.sym 7890 servant.cpu.waddr[3]
.sym 7891 servant.cpu.waddr[9]
.sym 7892 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 7893 servant.cpu.cpu.csr.timer_irq_r
.sym 7902 servant.cpu.waddr[0]
.sym 7903 servant.cpu.waddr[1]
.sym 7905 servant.cpu.waddr[2]
.sym 7906 servant.cpu.waddr[3]
.sym 7907 servant.cpu.waddr[4]
.sym 7908 servant.cpu.waddr[5]
.sym 7909 servant.cpu.waddr[6]
.sym 7910 servant.cpu.waddr[7]
.sym 7911 servant.cpu.waddr[8]
.sym 7912 servant.cpu.waddr[9]
.sym 7913 i_clk$SB_IO_IN_$glb_clk
.sym 7914 servant.cpu.wen
.sym 7918 servant.cpu.wdata[0]
.sym 7923 $PACKER_VCC_NET
.sym 7924 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 7929 servant.cpu.rf_ram_if.rtrig1
.sym 7933 servant.cpu.raddr[5]
.sym 7934 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 7935 servant.cpu.rdata0
.sym 7936 servant.cpu.rf_ram.rdata[0]
.sym 7939 servant.cpu.waddr[7]
.sym 7943 $PACKER_VCC_NET
.sym 7949 $PACKER_VCC_NET
.sym 7956 servant.cpu.wdata[1]
.sym 7957 servant.cpu.raddr[7]
.sym 7958 $PACKER_VCC_NET
.sym 7960 $PACKER_VCC_NET
.sym 7966 servant.cpu.raddr[9]
.sym 7967 servant.cpu.raddr[6]
.sym 7969 servant.cpu.raddr[8]
.sym 7972 servant.cpu.raddr[2]
.sym 7979 servant.cpu.raddr[1]
.sym 7981 servant.cpu.raddr[4]
.sym 7984 servant.cpu.raddr[3]
.sym 7985 servant.cpu.raddr[0]
.sym 7986 servant.cpu.raddr[5]
.sym 8000 servant.cpu.raddr[0]
.sym 8001 servant.cpu.raddr[1]
.sym 8003 servant.cpu.raddr[2]
.sym 8004 servant.cpu.raddr[3]
.sym 8005 servant.cpu.raddr[4]
.sym 8006 servant.cpu.raddr[5]
.sym 8007 servant.cpu.raddr[6]
.sym 8008 servant.cpu.raddr[7]
.sym 8009 servant.cpu.raddr[8]
.sym 8010 servant.cpu.raddr[9]
.sym 8011 i_clk$SB_IO_IN_$glb_clk
.sym 8012 $PACKER_VCC_NET
.sym 8013 $PACKER_VCC_NET
.sym 8015 servant.cpu.wdata[1]
.sym 8027 servant.cpu.raddr[7]
.sym 8030 servant.cpu.raddr[1]
.sym 8031 servant.cpu.raddr[6]
.sym 8033 servant.cpu.raddr[8]
.sym 8039 servant.cpu.raddr[3]
.sym 8043 servant.cpu.raddr[4]
.sym 8044 servant.cpu.raddr[0]
.sym 8118 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 8119 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 8120 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 8121 $abc$9738$new_n978_
.sym 8122 $abc$9738$new_n975_
.sym 8123 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 8124 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 8125 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 8141 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8165 pc_active
.sym 8166 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 8167 tx_to_pc.data_index[2]
.sym 8168 tx_to_pc.data_index[0]
.sym 8170 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 8171 tx_to_pc.data_index[1]
.sym 8172 tx_to_pc.state[0]
.sym 8175 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 8179 $abc$9738$new_n978_
.sym 8180 $abc$9738$new_n975_
.sym 8182 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 8183 $abc$9738$ram.we[1]_new_inv_
.sym 8184 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 8185 tx_to_pc.state[1]
.sym 8188 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8192 $nextpnr_ICESTORM_LC_7$O
.sym 8194 tx_to_pc.data_index[0]
.sym 8198 $auto$alumacc.cc:474:replace_alu$1772.C[2]
.sym 8200 tx_to_pc.data_index[1]
.sym 8206 tx_to_pc.data_index[2]
.sym 8208 $auto$alumacc.cc:474:replace_alu$1772.C[2]
.sym 8211 tx_to_pc.state[0]
.sym 8212 tx_to_pc.state[1]
.sym 8213 $abc$9738$new_n978_
.sym 8214 $abc$9738$new_n975_
.sym 8217 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 8218 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 8220 pc_active
.sym 8223 tx_to_pc.data_index[2]
.sym 8224 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 8225 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 8226 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 8230 tx_to_pc.data_index[2]
.sym 8231 tx_to_pc.data_index[1]
.sym 8232 tx_to_pc.data_index[0]
.sym 8235 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8237 $abc$9738$ram.we[1]_new_inv_
.sym 8240 i_clk$SB_IO_IN_$glb_clk
.sym 8246 data_to[6]
.sym 8247 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 8248 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7699
.sym 8249 tx_to_pc.state[0]
.sym 8250 data_to[4]
.sym 8251 $abc$9738$new_n950_
.sym 8252 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 8253 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 8256 adr[6]
.sym 8275 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 8277 $abc$9738$ram.we[1]_new_inv_
.sym 8278 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 8279 tx_to_pc.state[1]
.sym 8286 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 8289 data_to[2]
.sym 8292 pc_active
.sym 8303 $abc$9738$new_n1252_
.sym 8306 $abc$9738$new_n1210_
.sym 8308 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 8310 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 8323 tx_to_pc.data_index[0]
.sym 8325 $PACKER_VCC_NET
.sym 8326 tx_to_pc.data_index[1]
.sym 8327 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8329 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[0]_new_inv_
.sym 8331 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8333 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[10]
.sym 8334 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8336 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[2]_new_inv_
.sym 8337 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 8338 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 8339 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[6]
.sym 8340 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 8341 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7699
.sym 8342 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[3]
.sym 8344 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[10]
.sym 8345 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 8347 tx_to_pc.data_index[0]
.sym 8349 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[3]
.sym 8353 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[6]
.sym 8356 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[0]_new_inv_
.sym 8358 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 8363 $PACKER_VCC_NET
.sym 8364 tx_to_pc.data_index[0]
.sym 8368 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8369 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[10]
.sym 8370 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8371 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[10]
.sym 8374 tx_to_pc.data_index[0]
.sym 8375 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 8376 tx_to_pc.data_index[1]
.sym 8377 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 8380 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8381 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[3]
.sym 8382 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8383 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[3]
.sym 8386 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8387 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8388 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[6]
.sym 8389 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[6]
.sym 8392 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 8393 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 8394 tx_to_pc.data_index[0]
.sym 8395 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 8399 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[2]_new_inv_
.sym 8401 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 8402 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7699
.sym 8403 i_clk$SB_IO_IN_$glb_clk
.sym 8405 data_to[3]
.sym 8406 data_to[2]
.sym 8407 $abc$9738$new_n1228_
.sym 8408 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7173
.sym 8409 data_to[0]
.sym 8410 data_to[7]
.sym 8411 data_to[1]
.sym 8412 data_to[5]
.sym 8413 $abc$9738$new_n1222_
.sym 8415 servant.mdu_op[0]
.sym 8416 adr[5]
.sym 8417 $PACKER_VCC_NET
.sym 8419 $PACKER_VCC_NET
.sym 8421 adr[9]
.sym 8422 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8423 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 8424 dat[13]
.sym 8427 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8430 $abc$9738$new_n1406_
.sym 8431 $abc$9738$new_n1096_
.sym 8433 $abc$9738$new_n1476_
.sym 8437 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 8438 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 8440 clock_gen.pll.rst_reg[1]
.sym 8447 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8449 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[1]
.sym 8455 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[1]
.sym 8457 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8461 $abc$9738$procmux$1489_CMP
.sym 8462 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[8]
.sym 8463 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[9]
.sym 8465 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[11]
.sym 8466 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[12]
.sym 8468 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[14]
.sym 8469 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[15]
.sym 8470 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[8]
.sym 8471 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[9]
.sym 8473 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[11]
.sym 8474 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[12]
.sym 8476 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[14]
.sym 8477 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[15]
.sym 8479 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8480 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8481 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[1]
.sym 8482 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[1]
.sym 8485 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8486 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8487 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[11]
.sym 8488 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[11]
.sym 8491 $abc$9738$procmux$1489_CMP
.sym 8497 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8498 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[14]
.sym 8499 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[14]
.sym 8500 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8503 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[8]
.sym 8504 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8505 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8506 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[8]
.sym 8509 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[9]
.sym 8510 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8511 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8512 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[9]
.sym 8515 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[15]
.sym 8516 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8517 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8518 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[15]
.sym 8521 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[12]
.sym 8522 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 8523 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8524 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[12]
.sym 8526 i_clk$SB_IO_IN_$glb_clk
.sym 8527 wb_rst_$glb_sr
.sym 8529 wb_mem_rdt[5]
.sym 8530 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 8532 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 8534 wb_mem_rdt[3]
.sym 8535 wb_mem_rdt[1]
.sym 8538 adr[2]
.sym 8540 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 8542 $abc$9738$new_n1399_
.sym 8544 $abc$9738$new_n1413_
.sym 8547 dat[6]
.sym 8548 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8549 $PACKER_GND_NET
.sym 8550 $abc$9738$new_n1392_
.sym 8552 $abc$9738$new_n1228_
.sym 8554 servant.mdu_rs1[1]
.sym 8555 $abc$9738$new_n1264_
.sym 8556 adr[7]
.sym 8559 $abc$9738$ram.we[1]_new_inv_
.sym 8560 adr[4]
.sym 8561 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 8562 adr[8]
.sym 8563 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 8569 dat[1]
.sym 8575 $abc$9738$ram.we[1]_new_inv_
.sym 8577 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 8579 tx_active
.sym 8583 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 8585 $abc$9738$procmux$1500_CMP_new_
.sym 8586 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 8587 dat[0]
.sym 8589 $abc$9738$ram.we[0]_new_inv_
.sym 8591 $abc$9738$new_n1096_
.sym 8594 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 8604 $abc$9738$ram.we[0]_new_inv_
.sym 8605 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 8609 dat[1]
.sym 8614 $abc$9738$procmux$1500_CMP_new_
.sym 8615 tx_active
.sym 8621 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 8628 dat[0]
.sym 8632 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 8633 $abc$9738$ram.we[0]_new_inv_
.sym 8635 $abc$9738$ram.we[1]_new_inv_
.sym 8640 $abc$9738$ram.we[1]_new_inv_
.sym 8641 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 8644 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 8646 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 8647 $abc$9738$new_n1096_
.sym 8649 i_clk$SB_IO_IN_$glb_clk
.sym 8650 wb_rst_$glb_sr
.sym 8651 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 8652 $abc$9738$auto$wreduce.cc:455:run$1673[0]
.sym 8653 dat[0]
.sym 8655 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[4]_new_inv_
.sym 8656 wb_mem_rdt[4]
.sym 8657 $abc$9738$new_n1227_
.sym 8658 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 8662 adr[7]
.sym 8663 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 8664 $PACKER_VCC_NET
.sym 8669 tx_active
.sym 8672 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 8673 dat[1]
.sym 8674 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 8675 $abc$9738$ram.we[0]_new_inv_
.sym 8678 adr[6]
.sym 8680 adr[5]
.sym 8681 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8682 adr[2]
.sym 8683 wb_mem_rdt[3]
.sym 8684 adr[7]
.sym 8695 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 8703 $PACKER_VCC_NET
.sym 8705 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 8706 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8711 $abc$9738$ram.we[1]_new_inv_
.sym 8719 $abc$9738$ram.we[1]_new_inv_
.sym 8722 $abc$9738$ram.we[0]_new_inv_
.sym 8726 $abc$9738$ram.we[0]_new_inv_
.sym 8727 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 8731 $abc$9738$ram.we[1]_new_inv_
.sym 8732 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 8733 $abc$9738$ram.we[0]_new_inv_
.sym 8743 $abc$9738$ram.we[0]_new_inv_
.sym 8744 $abc$9738$ram.we[1]_new_inv_
.sym 8745 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8750 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 8758 $PACKER_VCC_NET
.sym 8761 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 8762 $abc$9738$ram.we[1]_new_inv_
.sym 8769 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 8772 i_clk$SB_IO_IN_$glb_clk
.sym 8774 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 8776 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 8777 $abc$9738$ram.we[1]_new_inv_
.sym 8778 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 8779 ble_data_adr[2]
.sym 8780 $abc$9738$ram.we[0]_new_inv_
.sym 8781 $abc$9738$adr[11]_new_inv_
.sym 8787 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 8789 $PACKER_VCC_NET
.sym 8791 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 8793 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 8795 $PACKER_VCC_NET
.sym 8797 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 8798 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 8799 clock_gen.pll.rst_reg[1]
.sym 8800 ble_data_adr[11]
.sym 8802 dat[1]
.sym 8804 adr[6]
.sym 8806 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8808 adr[2]
.sym 8819 ble_data_adr[6]
.sym 8820 ble_data_adr[7]
.sym 8825 ble_data_adr[4]
.sym 8826 ble_data_adr[5]
.sym 8831 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 8832 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 8833 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8836 ble_data_adr[2]
.sym 8838 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 8839 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 8841 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 8843 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 8844 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 8846 $abc$9738$adr[11]_new_inv_
.sym 8848 ble_data_adr[5]
.sym 8850 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8851 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 8854 ble_data_adr[2]
.sym 8855 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 8857 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8860 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 8862 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8863 ble_data_adr[7]
.sym 8872 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8873 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 8875 ble_data_adr[4]
.sym 8878 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 8880 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 8881 $abc$9738$adr[11]_new_inv_
.sym 8884 $abc$9738$adr[11]_new_inv_
.sym 8885 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 8887 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 8890 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 8891 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8893 ble_data_adr[6]
.sym 8897 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 8899 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 8900 adr[3]
.sym 8901 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 8902 ble_data_adr[3]
.sym 8903 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7356
.sym 8912 dat[13]
.sym 8913 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 8919 adr[4]
.sym 8920 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 8921 clock_gen.pll.rst_reg[1]
.sym 8924 adr[9]
.sym 8926 ble_data_adr[10]
.sym 8928 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 8929 $abc$9738$techmap$techmap2031\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 8930 ble_data_adr[12]
.sym 8931 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 8932 $abc$9738$ram.we[3]_new_inv_
.sym 8940 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 8941 ble_data_adr[5]
.sym 8942 ble_data_adr[6]
.sym 8943 ble_data_adr[2]
.sym 8952 ble_data_adr[8]
.sym 8953 ble_data_adr[9]
.sym 8956 ble_data_adr[4]
.sym 8959 ble_data_adr[3]
.sym 8967 ble_data_adr[7]
.sym 8970 $nextpnr_ICESTORM_LC_4$O
.sym 8972 ble_data_adr[2]
.sym 8976 $auto$alumacc.cc:474:replace_alu$1757.C[4]
.sym 8979 ble_data_adr[3]
.sym 8982 $auto$alumacc.cc:474:replace_alu$1757.C[5]
.sym 8985 ble_data_adr[4]
.sym 8986 $auto$alumacc.cc:474:replace_alu$1757.C[4]
.sym 8988 $auto$alumacc.cc:474:replace_alu$1757.C[6]
.sym 8991 ble_data_adr[5]
.sym 8992 $auto$alumacc.cc:474:replace_alu$1757.C[5]
.sym 8994 $auto$alumacc.cc:474:replace_alu$1757.C[7]
.sym 8997 ble_data_adr[6]
.sym 8998 $auto$alumacc.cc:474:replace_alu$1757.C[6]
.sym 9000 $auto$alumacc.cc:474:replace_alu$1757.C[8]
.sym 9002 ble_data_adr[7]
.sym 9004 $auto$alumacc.cc:474:replace_alu$1757.C[7]
.sym 9006 $auto$alumacc.cc:474:replace_alu$1757.C[9]
.sym 9008 ble_data_adr[8]
.sym 9010 $auto$alumacc.cc:474:replace_alu$1757.C[8]
.sym 9012 $auto$alumacc.cc:474:replace_alu$1757.C[10]
.sym 9014 ble_data_adr[9]
.sym 9016 $auto$alumacc.cc:474:replace_alu$1757.C[9]
.sym 9017 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 9018 i_clk$SB_IO_IN_$glb_clk
.sym 9022 $abc$9738$auto$wreduce.cc:455:run$1673[2]
.sym 9023 $abc$9738$auto$wreduce.cc:455:run$1673[3]
.sym 9024 $abc$9738$auto$wreduce.cc:455:run$1673[4]
.sym 9025 $abc$9738$auto$wreduce.cc:455:run$1673[5]
.sym 9026 write_queue
.sym 9027 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 9032 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 9034 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 9035 adr[3]
.sym 9036 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9037 servant.wb_dbus_ack
.sym 9038 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 9039 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 9042 dat[11]
.sym 9044 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 9045 $abc$9738$ram.we[2]_new_inv_
.sym 9046 adr[8]
.sym 9047 $abc$9738$new_n1436_
.sym 9049 servant.mdu_rs1[31]
.sym 9050 servant.mdu_rs1[1]
.sym 9051 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3050[1]
.sym 9055 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 9056 $auto$alumacc.cc:474:replace_alu$1757.C[10]
.sym 9061 ble_data_adr[10]
.sym 9065 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 9068 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 9069 $abc$9738$ram.we[2]_new_inv_
.sym 9070 ble_data_adr[11]
.sym 9071 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9075 ble_data_adr[8]
.sym 9076 ble_data_adr[9]
.sym 9082 $abc$9738$ram.we[3]_new_inv_
.sym 9087 ble_data_adr[12]
.sym 9088 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 9090 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 9093 $auto$alumacc.cc:474:replace_alu$1757.C[11]
.sym 9096 ble_data_adr[10]
.sym 9097 $auto$alumacc.cc:474:replace_alu$1757.C[10]
.sym 9099 $auto$alumacc.cc:474:replace_alu$1757.C[12]
.sym 9101 ble_data_adr[11]
.sym 9103 $auto$alumacc.cc:474:replace_alu$1757.C[11]
.sym 9107 ble_data_adr[12]
.sym 9109 $auto$alumacc.cc:474:replace_alu$1757.C[12]
.sym 9114 $abc$9738$ram.we[2]_new_inv_
.sym 9115 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 9120 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 9121 $abc$9738$ram.we[3]_new_inv_
.sym 9124 ble_data_adr[8]
.sym 9126 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9127 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 9131 $abc$9738$ram.we[3]_new_inv_
.sym 9132 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 9133 $abc$9738$ram.we[2]_new_inv_
.sym 9136 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 9138 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9139 ble_data_adr[9]
.sym 9140 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 9141 i_clk$SB_IO_IN_$glb_clk
.sym 9143 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7551
.sym 9144 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 9145 $abc$9738$new_n1293_
.sym 9146 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[84]_new_
.sym 9147 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 9148 $abc$9738$ram.we[3]_new_inv_
.sym 9149 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 9150 $abc$9738$new_n1531_
.sym 9155 $PACKER_VCC_NET
.sym 9157 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 9160 servant.cpu.cpu.rd_addr[1]
.sym 9163 $PACKER_VCC_NET
.sym 9167 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 9168 servant.cpu.cpu.branch_op
.sym 9171 wb_mem_rdt[3]
.sym 9174 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 9175 servant.mdu_rs1[31]
.sym 9177 servant.cpu.cpu.cnt_done
.sym 9178 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9186 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[11]
.sym 9188 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[8]
.sym 9191 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[3]
.sym 9193 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 9195 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[3]
.sym 9199 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[7]
.sym 9200 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[8]
.sym 9201 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[9]
.sym 9202 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9204 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 9206 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9208 $abc$9738$ram.we[2]_new_inv_
.sym 9209 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[9]
.sym 9210 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9211 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[11]
.sym 9213 $abc$9738$ram.we[3]_new_inv_
.sym 9214 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9217 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[8]
.sym 9218 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9219 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[8]
.sym 9220 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9224 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 9226 $abc$9738$ram.we[3]_new_inv_
.sym 9229 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[7]
.sym 9230 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9231 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 9232 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9235 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9236 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[11]
.sym 9237 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9238 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[11]
.sym 9241 $abc$9738$ram.we[3]_new_inv_
.sym 9242 $abc$9738$ram.we[2]_new_inv_
.sym 9243 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 9247 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9248 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[3]
.sym 9249 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[3]
.sym 9250 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9253 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 9254 $abc$9738$ram.we[2]_new_inv_
.sym 9259 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 9260 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9261 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[9]
.sym 9262 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[9]
.sym 9266 $abc$9738$ram.we[2]_new_inv_
.sym 9267 $abc$9738$new_n1658_
.sym 9268 servant.mdu_rs1[31]
.sym 9269 $abc$9738$new_n1002_
.sym 9270 $abc$9738$new_n1010_
.sym 9271 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 9272 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 9273 $abc$9738$wb_mem_sel[3]_new_inv_
.sym 9278 $abc$9738$new_n1429_
.sym 9281 $PACKER_VCC_NET
.sym 9284 $abc$9738$new_n1422_
.sym 9285 $PACKER_VCC_NET
.sym 9286 $abc$9738$new_n1444_
.sym 9288 servant.mdu_rs1[30]
.sym 9290 servant.cpu.cpu.mem_if.dat_valid
.sym 9291 servant.cpu.cpu.rd_addr[4]
.sym 9292 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 9293 servant.cpu.cpu.rd_addr[3]
.sym 9294 servant.cpu.cpu.branch_op
.sym 9295 servant.cpu.cpu.rd_addr[2]
.sym 9296 servant.cpu.cpu.decode.opcode[0]
.sym 9298 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9299 servant.cpu.cpu.new_irq
.sym 9300 servant.cpu.cpu.decode.opcode[2]
.sym 9301 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 9310 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 9311 servant.cpu.cpu.bufreg_en
.sym 9315 $abc$9738$ram.we[2]_new_inv_
.sym 9316 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9319 servant.cpu.cpu.state.init_done
.sym 9320 $abc$9738$ram.we[3]_new_inv_
.sym 9322 servant.wb_dbus_ack
.sym 9323 servant.cpu.cpu.new_irq
.sym 9324 $abc$9738$new_n1658_
.sym 9325 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 9328 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 9330 servant.mdu_op[1]
.sym 9331 servant.cpu.cpu.branch_op
.sym 9334 servant.cpu.cpu.decode.opcode[2]
.sym 9336 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 9337 servant.cpu.cpu.bufreg.c_r
.sym 9341 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 9343 $abc$9738$ram.we[2]_new_inv_
.sym 9346 $abc$9738$new_n1658_
.sym 9347 servant.cpu.cpu.decode.opcode[2]
.sym 9348 servant.cpu.cpu.branch_op
.sym 9349 servant.wb_dbus_ack
.sym 9352 $abc$9738$ram.we[3]_new_inv_
.sym 9353 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 9358 servant.mdu_op[1]
.sym 9359 servant.cpu.cpu.decode.opcode[2]
.sym 9364 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 9365 servant.cpu.cpu.bufreg.c_r
.sym 9366 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 9367 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 9371 servant.cpu.cpu.new_irq
.sym 9372 servant.cpu.cpu.state.init_done
.sym 9373 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9376 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 9377 servant.cpu.cpu.bufreg.c_r
.sym 9378 servant.cpu.cpu.bufreg_en
.sym 9379 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 9382 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 9384 $abc$9738$ram.we[2]_new_inv_
.sym 9385 $abc$9738$ram.we[3]_new_inv_
.sym 9387 i_clk$SB_IO_IN_$glb_clk
.sym 9389 servant.cpu.cpu.branch_op
.sym 9390 servant.cpu.cpu.decode.opcode[0]
.sym 9391 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[78]_new_
.sym 9392 servant.cpu.cpu.decode.opcode[2]
.sym 9393 servant.cpu.cpu.decode.opcode[1]
.sym 9394 servant.wb_dbus_we
.sym 9395 servant.mdu_op[2]
.sym 9396 servant.mdu_op[1]
.sym 9402 wb_mem_dat[16]
.sym 9403 wb_mem_dat[24]
.sym 9410 servant.mdu_rs1[1]
.sym 9411 $PACKER_VCC_NET
.sym 9412 servant.mdu_rs1[31]
.sym 9413 $abc$9738$ram.we[3]_new_inv_
.sym 9414 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 9416 servant.wb_dbus_we
.sym 9418 $abc$9738$ram.we[3]_new_inv_
.sym 9420 servant.mdu_op[1]
.sym 9422 servant.cpu.cpu.branch_op
.sym 9423 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9424 servant.cpu.cpu.decode.opcode[0]
.sym 9430 $abc$9738$new_n1137_
.sym 9431 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9435 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$760_Y_new_
.sym 9439 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[0]
.sym 9441 servant.mdu_op[0]
.sym 9442 wb_mem_rdt[12]
.sym 9443 servant.cpu.cpu.state.init_done
.sym 9444 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 9446 servant.cpu.cpu.cnt_en
.sym 9447 servant.cpu.cpu.decode.opcode[0]
.sym 9448 servant.wb_ibus_ack
.sym 9449 servant.cpu.cpu.decode.opcode[2]
.sym 9452 servant.mdu_op[2]
.sym 9453 servant.mdu_op[1]
.sym 9454 servant.cpu.cpu.branch_op
.sym 9455 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9456 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9457 servant.cpu.cpu.decode.opcode[2]
.sym 9461 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[15]
.sym 9463 servant.mdu_op[2]
.sym 9464 servant.mdu_op[1]
.sym 9465 servant.mdu_op[0]
.sym 9469 servant.cpu.cpu.branch_op
.sym 9470 $abc$9738$new_n1137_
.sym 9471 servant.cpu.cpu.decode.opcode[0]
.sym 9472 servant.cpu.cpu.decode.opcode[2]
.sym 9475 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[0]
.sym 9476 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9483 wb_mem_rdt[12]
.sym 9488 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9489 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[15]
.sym 9493 servant.cpu.cpu.decode.opcode[2]
.sym 9494 servant.cpu.cpu.state.init_done
.sym 9495 servant.cpu.cpu.branch_op
.sym 9496 servant.cpu.cpu.cnt_en
.sym 9500 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$760_Y_new_
.sym 9502 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 9505 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9507 servant.cpu.cpu.branch_op
.sym 9508 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9509 servant.wb_ibus_ack
.sym 9510 i_clk$SB_IO_IN_$glb_clk
.sym 9512 $abc$9738$new_n1335_
.sym 9513 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9514 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 9515 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 9516 servant.cpu.cpu.rd_addr[0]
.sym 9517 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 9518 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 9519 $abc$9738$new_n1059_
.sym 9526 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 9527 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 9529 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 9530 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 9531 servant.cpu.cpu.branch_op
.sym 9532 servant.wb_dbus_ack
.sym 9533 wb_mem_rdt[13]
.sym 9535 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 9536 servant.cpu.cpu.state.o_cnt[2]
.sym 9537 servant.cpu.cpu.csr.mstatus_mpie
.sym 9538 servant.cpu.cpu.rs2_addr[0]
.sym 9539 servant.wb_ibus_ack
.sym 9540 servant.cpu.cpu.bufreg2_q
.sym 9541 servant.cpu.rreg0[0]
.sym 9542 servant.wb_ibus_ack
.sym 9543 $abc$9738$ram.we[2]_new_inv_
.sym 9544 servant.mdu_op[2]
.sym 9547 servant.cpu.cpu.cnt_en
.sym 9553 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 9555 servant.cpu.cpu.mem_if.signbit
.sym 9556 servant.mdu_op[0]
.sym 9557 servant.cpu.cpu.decode.opcode[1]
.sym 9558 servant.cpu.cpu.bufreg2_q
.sym 9559 servant.cpu.cpu.mem_bytecnt[0]
.sym 9560 wb_mem_dat[18]
.sym 9561 servant.cpu.cpu.branch_op
.sym 9562 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9564 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 9565 servant.cpu.cpu.mem_bytecnt[1]
.sym 9567 servant.mdu_op[2]
.sym 9568 servant.mdu_op[1]
.sym 9569 servant.cpu.cpu.mem_if.dat_valid
.sym 9570 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9572 servant.cpu.cpu.decode.opcode[2]
.sym 9577 servant.cpu.rdata0
.sym 9580 servant.cpu.cpu.mem_if.dat_valid
.sym 9581 servant.cpu.cpu.state.init_done
.sym 9582 servant.cpu.cpu.new_irq
.sym 9584 servant.cpu.cpu.decode.opcode[0]
.sym 9586 servant.cpu.cpu.mem_bytecnt[0]
.sym 9587 servant.mdu_op[0]
.sym 9588 servant.mdu_op[1]
.sym 9589 servant.cpu.cpu.mem_bytecnt[1]
.sym 9592 servant.cpu.cpu.branch_op
.sym 9593 servant.cpu.cpu.decode.opcode[1]
.sym 9594 servant.cpu.rdata0
.sym 9595 servant.cpu.cpu.decode.opcode[0]
.sym 9599 servant.cpu.cpu.bufreg2_q
.sym 9604 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 9606 wb_mem_dat[18]
.sym 9610 servant.cpu.cpu.new_irq
.sym 9611 servant.cpu.cpu.state.init_done
.sym 9612 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9613 servant.cpu.cpu.branch_op
.sym 9616 servant.mdu_op[2]
.sym 9618 servant.mdu_op[0]
.sym 9619 servant.mdu_op[1]
.sym 9622 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 9624 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 9625 servant.cpu.cpu.decode.opcode[2]
.sym 9628 servant.mdu_op[2]
.sym 9629 servant.cpu.cpu.mem_if.signbit
.sym 9630 servant.cpu.cpu.bufreg2_q
.sym 9631 servant.cpu.cpu.mem_if.dat_valid
.sym 9632 servant.cpu.cpu.mem_if.dat_valid
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9635 $abc$9738$new_n1325_
.sym 9636 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 9637 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 9638 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 9639 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 9640 $abc$9738$new_n1324_
.sym 9641 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 9642 servant.cpu.cpu.csr.mstatus_mie
.sym 9644 wb_mem_dat[31]
.sym 9648 $abc$9738$new_n1504_
.sym 9650 dat[31]
.sym 9651 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 9652 servant.cpu.cpu.rd_addr[1]
.sym 9653 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 9654 dat[17]
.sym 9655 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 9656 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9657 $PACKER_VCC_NET
.sym 9662 dat[18]
.sym 9665 servant.wb_ibus_ack
.sym 9667 servant.cpu.cpu.decode.op22
.sym 9669 servant.cpu.cpu.cnt_done
.sym 9676 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 9680 $abc$9738$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$334_Y_new_
.sym 9683 servant.cpu.cpu.mem_bytecnt[0]
.sym 9685 $abc$9738$ram.we[3]_new_inv_
.sym 9686 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 9687 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 9688 $abc$9738$ram.we[3]_new_inv_
.sym 9689 servant.cpu.cpu.mem_bytecnt[1]
.sym 9690 servant.mdu_op[1]
.sym 9693 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9695 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9696 servant.cpu.cpu.state.o_cnt[2]
.sym 9697 servant.cpu.rdata0
.sym 9700 $abc$9738$new_n1325_
.sym 9701 servant.cpu.rreg0[0]
.sym 9702 servant.mdu_op[0]
.sym 9703 $abc$9738$ram.we[2]_new_inv_
.sym 9704 servant.mdu_op[2]
.sym 9705 $abc$9738$new_n1324_
.sym 9710 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 9712 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 9715 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9716 servant.cpu.cpu.mem_bytecnt[1]
.sym 9717 servant.cpu.cpu.mem_bytecnt[0]
.sym 9718 servant.cpu.cpu.state.o_cnt[2]
.sym 9721 $abc$9738$ram.we[2]_new_inv_
.sym 9723 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 9724 $abc$9738$ram.we[3]_new_inv_
.sym 9727 $abc$9738$new_n1325_
.sym 9728 $abc$9738$new_n1324_
.sym 9733 servant.cpu.rreg0[0]
.sym 9734 servant.cpu.rdata0
.sym 9736 servant.mdu_op[2]
.sym 9739 servant.mdu_op[0]
.sym 9740 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 9741 servant.mdu_op[1]
.sym 9742 $abc$9738$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$334_Y_new_
.sym 9745 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 9747 $abc$9738$ram.we[3]_new_inv_
.sym 9752 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 9754 $abc$9738$ram.we[2]_new_inv_
.sym 9756 i_clk$SB_IO_IN_$glb_clk
.sym 9757 wb_rst_$glb_sr
.sym 9758 servant.cpu.cpu.csr.mstatus_mpie
.sym 9759 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 9760 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 9761 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8599
.sym 9762 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9763 $abc$9738$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$458_Y[1]_new_inv_
.sym 9764 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9765 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$343_Y_new_inv_
.sym 9770 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 9771 wb_mem_rdt[26]
.sym 9772 wb_mem_dat[18]
.sym 9773 dat[18]
.sym 9774 servant.cpu.cpu.immdec.imm31
.sym 9775 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 9776 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 9777 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 9781 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 9783 servant.cpu.cpu.rd_addr[4]
.sym 9784 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 9785 servant.cpu.cpu.rd_addr[3]
.sym 9787 servant.timer_irq
.sym 9788 servant.cpu.cpu.rd_addr[2]
.sym 9789 servant.cpu.cpu.csr_in
.sym 9790 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 9791 servant.cpu.cpu.new_irq
.sym 9792 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 9800 servant.cpu.cpu.cnt_done
.sym 9801 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 9802 servant.cpu.cpu.new_irq
.sym 9803 servant.cpu.cpu.csr.mcause3_0[0]
.sym 9804 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9805 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9807 servant.cpu.cpu.mem_bytecnt[1]
.sym 9808 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 9809 $abc$9738$new_n1142_
.sym 9810 $abc$9738$servant.cpu.cpu.csr.mcause_new_
.sym 9812 servant.cpu.cpu.cnt_en
.sym 9816 servant.cpu.cpu.ebreak
.sym 9817 servant.cpu.cpu.mem_bytecnt[0]
.sym 9819 servant.cpu.cpu.state.o_cnt[2]
.sym 9821 servant.cpu.cpu.csr.mcause31
.sym 9822 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$343_Y_new_inv_
.sym 9824 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 9825 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 9826 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8605
.sym 9827 servant.cpu.cpu.decode.op22
.sym 9829 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 9832 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 9834 $abc$9738$servant.cpu.cpu.csr.mcause_new_
.sym 9835 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$343_Y_new_inv_
.sym 9838 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 9840 servant.cpu.cpu.ebreak
.sym 9841 servant.cpu.cpu.cnt_en
.sym 9844 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9845 servant.cpu.cpu.decode.op22
.sym 9846 servant.cpu.cpu.state.o_cnt[2]
.sym 9847 servant.cpu.cpu.ebreak
.sym 9850 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9851 servant.cpu.cpu.csr.mcause31
.sym 9852 servant.cpu.cpu.cnt_done
.sym 9853 servant.cpu.cpu.csr.mcause3_0[0]
.sym 9856 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9857 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9858 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 9859 servant.cpu.cpu.decode.op22
.sym 9862 servant.cpu.cpu.mem_bytecnt[1]
.sym 9863 servant.cpu.cpu.mem_bytecnt[0]
.sym 9864 $abc$9738$new_n1142_
.sym 9865 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 9868 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 9871 servant.cpu.cpu.new_irq
.sym 9874 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 9875 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 9876 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9878 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8605
.sym 9879 i_clk$SB_IO_IN_$glb_clk
.sym 9881 $abc$9738$new_n1312_
.sym 9882 servant.cpu.cpu.csr.timer_irq
.sym 9883 $abc$9738$new_n1698_
.sym 9884 $abc$9738$new_n1699_
.sym 9885 servant.cpu.cpu.csr.mie_mtie
.sym 9886 servant.cpu.waddr[4]
.sym 9887 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 9888 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 9889 adr[5]
.sym 9894 dat[19]
.sym 9896 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 9899 dat[19]
.sym 9900 servant.cpu.cpu.cnt_en
.sym 9903 $PACKER_VCC_NET
.sym 9907 servant.cpu.cpu.ebreak
.sym 9913 servant.cpu.cpu.ebreak
.sym 9923 servant.cpu.rf_ram_if.rdata1
.sym 9924 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 9925 servant.cpu.rdata[1]
.sym 9926 servant.cpu.rf_ram_if.rtrig1
.sym 9932 servant.cpu.rf_ram.regzero
.sym 9933 servant.cpu.cpu.ebreak
.sym 9934 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9935 servant.cpu.waddr[9]
.sym 9937 servant.cpu.rf_ram.rdata[0]
.sym 9940 servant.cpu.rf_ram_if.rtrig1
.sym 9941 servant.cpu.cpu.cnt_done
.sym 9943 servant.cpu.cpu.rd_addr[4]
.sym 9945 servant.cpu.cpu.rd_addr[3]
.sym 9946 $abc$9738$new_n1312_
.sym 9948 servant.cpu.cpu.rd_addr[2]
.sym 9949 servant.cpu.rf_ram.rdata[1]
.sym 9955 servant.cpu.rf_ram_if.rtrig1
.sym 9956 servant.cpu.rf_ram_if.rdata1
.sym 9957 servant.cpu.rf_ram.rdata[0]
.sym 9958 servant.cpu.rf_ram.regzero
.sym 9963 servant.cpu.rdata[1]
.sym 9967 servant.cpu.waddr[9]
.sym 9968 servant.cpu.cpu.rd_addr[3]
.sym 9973 servant.cpu.rf_ram.regzero
.sym 9976 servant.cpu.rf_ram.rdata[1]
.sym 9979 servant.cpu.waddr[9]
.sym 9982 servant.cpu.cpu.rd_addr[2]
.sym 9987 servant.cpu.cpu.rd_addr[4]
.sym 9988 servant.cpu.waddr[9]
.sym 9992 $abc$9738$new_n1312_
.sym 9994 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9997 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 9998 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 9999 servant.cpu.cpu.cnt_done
.sym 10000 servant.cpu.cpu.ebreak
.sym 10001 servant.cpu.rf_ram_if.rtrig1
.sym 10002 i_clk$SB_IO_IN_$glb_clk
.sym 10005 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8425
.sym 10006 servant.cpu.rf_ram_if.rtrig1
.sym 10007 servant.cpu.wen
.sym 10008 servant.cpu.cpu.new_irq
.sym 10010 servant.cpu.rf_ram_if.wcnt[0]
.sym 10013 adr[2]
.sym 10016 servant.cpu.rdata0
.sym 10018 servant.cpu.cpu.rd_addr[1]
.sym 10020 servant.cpu.rf_ram.regzero
.sym 10022 servant.cpu.raddr[4]
.sym 10024 servant.cpu.rdata[1]
.sym 10027 adr[8]
.sym 10036 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 10046 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 10054 servant.cpu.cpu.csr.timer_irq
.sym 10056 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 10060 servant.cpu.raddr[1]
.sym 10061 $PACKER_VCC_NET
.sym 10064 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 10066 servant.cpu.rf_ram_if.rcnt[0]
.sym 10067 servant.cpu.rf_ram_if.wcnt[0]
.sym 10069 $PACKER_VCC_NET
.sym 10071 servant.cpu.raddr[0]
.sym 10074 servant.cpu.raddr[3]
.sym 10075 servant.cpu.cpu.cnt_done
.sym 10076 servant.cpu.raddr[2]
.sym 10077 $nextpnr_ICESTORM_LC_16$O
.sym 10079 servant.cpu.rf_ram_if.rcnt[0]
.sym 10083 $auto$alumacc.cc:474:replace_alu$1811.C[2]
.sym 10086 servant.cpu.raddr[0]
.sym 10089 $auto$alumacc.cc:474:replace_alu$1811.C[3]
.sym 10091 $PACKER_VCC_NET
.sym 10092 servant.cpu.raddr[1]
.sym 10093 $auto$alumacc.cc:474:replace_alu$1811.C[2]
.sym 10095 $auto$alumacc.cc:474:replace_alu$1811.C[4]
.sym 10097 servant.cpu.raddr[2]
.sym 10098 $PACKER_VCC_NET
.sym 10099 $auto$alumacc.cc:474:replace_alu$1811.C[3]
.sym 10102 servant.cpu.raddr[3]
.sym 10104 $PACKER_VCC_NET
.sym 10105 $auto$alumacc.cc:474:replace_alu$1811.C[4]
.sym 10109 servant.cpu.rf_ram_if.wcnt[0]
.sym 10110 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 10115 servant.cpu.cpu.cnt_done
.sym 10117 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 10121 servant.cpu.cpu.csr.timer_irq
.sym 10124 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 10125 i_clk$SB_IO_IN_$glb_clk
.sym 10131 adr[7]
.sym 10144 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8425
.sym 10148 servant.cpu.rf_ram_if.rcnt[0]
.sym 10149 servant.cpu.wen
.sym 10157 servant.cpu.cpu.cnt_done
.sym 10158 servant.cpu.raddr[2]
.sym 10228 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10230 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 10232 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 10233 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 10238 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 10242 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7551
.sym 10244 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 10250 servant.mdu_rs1[31]
.sym 10258 $PACKER_VCC_NET
.sym 10260 wb_clk
.sym 10268 data_to[6]
.sym 10269 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 10270 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 10273 $abc$9738$new_n950_
.sym 10275 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 10276 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 10277 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 10280 data_to[4]
.sym 10281 $abc$9738$new_n950_
.sym 10282 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 10283 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10284 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 10285 data_to[0]
.sym 10286 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10289 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 10290 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 10291 tx_to_pc.data_index[2]
.sym 10292 tx_to_pc.data_index[0]
.sym 10293 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 10294 data_to[2]
.sym 10295 tx_to_pc.data_index[1]
.sym 10298 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 10301 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10302 data_to[2]
.sym 10303 $abc$9738$new_n950_
.sym 10304 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 10307 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 10308 data_to[6]
.sym 10309 $abc$9738$new_n950_
.sym 10310 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10313 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 10314 tx_to_pc.data_index[2]
.sym 10315 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 10319 tx_to_pc.data_index[0]
.sym 10320 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 10321 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 10322 tx_to_pc.data_index[1]
.sym 10325 tx_to_pc.data_index[1]
.sym 10326 tx_to_pc.data_index[0]
.sym 10327 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 10328 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 10331 tx_to_pc.data_index[2]
.sym 10333 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 10334 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 10337 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10338 data_to[0]
.sym 10339 $abc$9738$new_n950_
.sym 10340 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 10343 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 10344 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10345 data_to[4]
.sym 10346 $abc$9738$new_n950_
.sym 10347 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10352 wb_clk
.sym 10354 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 10357 tx_to_pc.state[1]
.sym 10358 tx_to_pc.clock_count[0]
.sym 10359 $abc$9738$auto$wreduce.cc:455:run$1675[0]
.sym 10360 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[93]_new_
.sym 10364 wb_mem_rdt[5]
.sym 10372 $PACKER_VCC_NET
.sym 10379 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 10396 data_to[3]
.sym 10397 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 10405 data_to[0]
.sym 10407 data_to[7]
.sym 10408 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10409 dat[1]
.sym 10410 $abc$9738$new_n950_
.sym 10411 wb_mem_rdt[7]
.sym 10413 $abc$9738$new_n1234_
.sym 10416 $abc$9738$procmux$1500_CMP_new_
.sym 10442 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7173
.sym 10446 tx_to_pc.data_index[2]
.sym 10450 tx_to_pc.state[1]
.sym 10451 tx_to_pc.state[0]
.sym 10454 wb_mem_rdt[6]
.sym 10455 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 10457 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 10459 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 10461 wb_mem_rdt[4]
.sym 10465 wb_mem_rdt[6]
.sym 10470 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 10471 tx_to_pc.data_index[2]
.sym 10472 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 10478 tx_to_pc.state[0]
.sym 10483 tx_to_pc.state[0]
.sym 10491 wb_mem_rdt[4]
.sym 10494 tx_to_pc.state[1]
.sym 10496 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 10497 tx_to_pc.state[0]
.sym 10500 tx_to_pc.state[0]
.sym 10503 tx_to_pc.state[1]
.sym 10506 tx_to_pc.state[1]
.sym 10508 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 10509 tx_to_pc.state[0]
.sym 10510 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7173
.sym 10511 i_clk$SB_IO_IN_$glb_clk
.sym 10513 $abc$9738$new_n1234_
.sym 10514 data_to_ble[3]
.sym 10515 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 10516 data_to_ble[1]
.sym 10517 data_to_ble[0]
.sym 10518 data_to_ble[4]
.sym 10519 $abc$9738$new_n1246_
.sym 10520 wb_mem_rdt[6]
.sym 10527 adr[7]
.sym 10528 tx_to_pc.state[1]
.sym 10529 adr[4]
.sym 10531 adr[8]
.sym 10532 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 10537 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 10538 wb_mem_rdt[3]
.sym 10539 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 10541 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 10542 $abc$9738$new_n1246_
.sym 10544 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 10545 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 10546 dat[4]
.sym 10547 wb_mem_rdt[4]
.sym 10548 dat[2]
.sym 10563 wb_mem_rdt[5]
.sym 10564 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 10567 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 10568 wb_mem_rdt[3]
.sym 10569 wb_mem_rdt[1]
.sym 10570 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[4]
.sym 10572 clock_gen.pll.rst_reg[1]
.sym 10576 wb_mem_rdt[2]
.sym 10577 wb_mem_rdt[7]
.sym 10580 wb_mem_rdt[0]
.sym 10581 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7173
.sym 10584 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 10585 $abc$9738$procmux$1489_CMP
.sym 10590 wb_mem_rdt[3]
.sym 10594 wb_mem_rdt[2]
.sym 10599 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[4]
.sym 10600 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 10601 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 10602 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 10606 clock_gen.pll.rst_reg[1]
.sym 10608 $abc$9738$procmux$1489_CMP
.sym 10614 wb_mem_rdt[0]
.sym 10619 wb_mem_rdt[7]
.sym 10623 wb_mem_rdt[1]
.sym 10632 wb_mem_rdt[5]
.sym 10633 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7173
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10636 dat[1]
.sym 10637 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$8841
.sym 10638 wb_mem_rdt[0]
.sym 10639 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10640 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 10641 $abc$9738$new_n1233_
.sym 10642 wb_mem_rdt[2]
.sym 10643 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[5]_new_inv_
.sym 10647 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 10648 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 10649 adr[7]
.sym 10651 adr[2]
.sym 10652 adr[6]
.sym 10653 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 10654 adr[5]
.sym 10656 $abc$9738$ram.we[0]_new_inv_
.sym 10657 data_to_ble[3]
.sym 10661 servant.mdu_rs1[0]
.sym 10662 $abc$9738$new_n1002_
.sym 10664 servant.mdu_rs1[31]
.sym 10665 dat[12]
.sym 10666 $abc$9738$ram.we[1]_new_inv_
.sym 10667 adr[4]
.sym 10668 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 10669 dat[0]
.sym 10670 dat[8]
.sym 10671 q$SB_IO_OUT
.sym 10679 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 10680 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 10682 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 10683 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10684 data_to[5]
.sym 10687 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[1]_new_inv_
.sym 10688 $abc$9738$new_n950_
.sym 10689 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 10691 data_to[1]
.sym 10699 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10703 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 10704 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10705 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 10708 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[5]_new_inv_
.sym 10716 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 10717 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10719 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[5]_new_inv_
.sym 10722 $abc$9738$new_n950_
.sym 10723 data_to[1]
.sym 10724 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10725 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 10734 $abc$9738$new_n950_
.sym 10735 data_to[5]
.sym 10736 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10737 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 10746 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 10747 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 10748 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10752 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 10753 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10754 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[1]_new_inv_
.sym 10756 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10759 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 10760 $abc$9738$new_n1245_
.sym 10761 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[53]_new_
.sym 10762 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[7]_new_inv_
.sym 10763 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10764 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[52]_new_
.sym 10765 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10766 wb_mem_rdt[7]
.sym 10769 servant.wb_dbus_we
.sym 10770 servant.cpu.cpu.rd_addr[0]
.sym 10771 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 10772 $abc$9738$new_n953_
.sym 10773 clock_gen.pll.rst_reg[1]
.sym 10775 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 10776 $abc$9738$new_n962_
.sym 10777 $abc$9738$new_n1210_
.sym 10778 dat[1]
.sym 10780 adr[6]
.sym 10781 $abc$9738$new_n1252_
.sym 10784 dat[11]
.sym 10785 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7356
.sym 10786 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 10787 servant.wb_dbus_ack
.sym 10789 adr[3]
.sym 10790 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 10791 wb_mem_rdt[2]
.sym 10792 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 10794 $abc$9738$ram.we[1]_new_inv_
.sym 10800 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 10802 wb_mem_rdt[0]
.sym 10804 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 10805 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 10806 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 10807 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[4]
.sym 10808 dat[1]
.sym 10809 $abc$9738$auto$wreduce.cc:455:run$1673[0]
.sym 10810 $PACKER_VCC_NET
.sym 10812 $abc$9738$new_n1228_
.sym 10813 servant.wb_dbus_ack
.sym 10815 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 10817 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 10818 dat[0]
.sym 10820 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[4]_new_inv_
.sym 10822 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10823 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 10824 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[4]
.sym 10826 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 10828 $abc$9738$new_n1516_
.sym 10829 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[52]_new_
.sym 10830 $abc$9738$new_n1227_
.sym 10833 wb_mem_rdt[0]
.sym 10834 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 10836 $abc$9738$new_n1516_
.sym 10839 $PACKER_VCC_NET
.sym 10840 dat[0]
.sym 10845 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 10847 servant.wb_dbus_ack
.sym 10848 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 10857 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[52]_new_
.sym 10858 $abc$9738$new_n1227_
.sym 10859 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 10860 $abc$9738$new_n1228_
.sym 10864 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[4]_new_inv_
.sym 10865 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[4]
.sym 10866 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 10869 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 10870 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 10871 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 10872 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[4]
.sym 10875 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 10877 dat[1]
.sym 10878 $abc$9738$auto$wreduce.cc:455:run$1673[0]
.sym 10879 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 10880 i_clk$SB_IO_IN_$glb_clk
.sym 10882 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 10883 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 10884 dat[12]
.sym 10885 servant.wb_gpio_rdt
.sym 10886 $abc$9738$new_n1516_
.sym 10887 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[55]_new_
.sym 10888 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 10895 $PACKER_VCC_NET
.sym 10898 adr[9]
.sym 10899 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 10900 dat[0]
.sym 10901 $abc$9738$new_n1476_
.sym 10902 $abc$9738$new_n1406_
.sym 10903 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 10906 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 10907 dat[0]
.sym 10911 rx_done
.sym 10912 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 10913 wb_mem_rdt[4]
.sym 10914 $abc$9738$auto$wreduce.cc:455:run$1673[4]
.sym 10916 wb_mem_rdt[7]
.sym 10917 adr[3]
.sym 10925 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 10926 servant.mdu_rs1[1]
.sym 10927 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 10930 $abc$9738$adr[11]_new_inv_
.sym 10931 servant.mdu_rs1[0]
.sym 10933 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 10934 $abc$9738$new_n1002_
.sym 10935 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 10936 ble_data_adr[2]
.sym 10938 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 10940 ble_data_adr[10]
.sym 10942 ble_data_adr[11]
.sym 10944 ble_data_adr[12]
.sym 10947 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 10950 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 10953 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 10956 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 10957 ble_data_adr[10]
.sym 10958 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 10968 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 10969 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 10971 $abc$9738$adr[11]_new_inv_
.sym 10974 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 10975 $abc$9738$new_n1002_
.sym 10977 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 10981 ble_data_adr[12]
.sym 10982 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 10983 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 10987 ble_data_adr[2]
.sym 10992 $abc$9738$new_n1002_
.sym 10993 servant.mdu_rs1[0]
.sym 10994 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 10995 servant.mdu_rs1[1]
.sym 10998 ble_data_adr[11]
.sym 11000 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 11001 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11002 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11005 dat[11]
.sym 11006 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 11008 $abc$9738$techmap$techmap2035\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 11009 dat[9]
.sym 11010 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 11011 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 11012 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 11014 wb_mem_dat[12]
.sym 11017 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 11018 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 11019 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 11021 $abc$9738$new_n1264_
.sym 11023 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 11025 $abc$9738$ram.we[1]_new_inv_
.sym 11026 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 11027 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 11028 servant.mdu_rs1[31]
.sym 11030 wb_mem_rdt[3]
.sym 11031 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 11032 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 11033 dat[4]
.sym 11035 dat[2]
.sym 11037 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 11038 $abc$9738$ram.we[0]_new_inv_
.sym 11039 wb_mem_rdt[14]
.sym 11040 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 11046 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 11047 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 11050 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 11051 ble_data_adr[2]
.sym 11056 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11057 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7356
.sym 11058 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 11059 clock_gen.pll.rst_reg[1]
.sym 11060 write_queue
.sym 11061 $abc$9738$adr[11]_new_inv_
.sym 11062 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 11071 rx_done
.sym 11075 ble_data_adr[3]
.sym 11079 clock_gen.pll.rst_reg[1]
.sym 11081 rx_done
.sym 11092 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 11094 write_queue
.sym 11097 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11098 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 11100 ble_data_adr[3]
.sym 11103 $abc$9738$adr[11]_new_inv_
.sym 11105 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 11106 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 11110 ble_data_adr[3]
.sym 11116 ble_data_adr[2]
.sym 11117 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 11125 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7356
.sym 11126 i_clk$SB_IO_IN_$glb_clk
.sym 11128 dat[4]
.sym 11129 dat[2]
.sym 11130 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 11131 dat[3]
.sym 11132 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 11133 dat[5]
.sym 11134 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 11135 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 11141 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 11142 adr[5]
.sym 11144 adr[6]
.sym 11145 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 11146 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11147 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 11148 wb_mem_dat[11]
.sym 11149 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 11150 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 11151 servant.mdu_rs1[31]
.sym 11152 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 11153 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11155 adr[3]
.sym 11156 servant.mdu_rs1[31]
.sym 11157 servant.mdu_rs1[0]
.sym 11158 $abc$9738$new_n1002_
.sym 11162 dat[0]
.sym 11163 q$SB_IO_OUT
.sym 11170 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 11172 $PACKER_VCC_NET
.sym 11174 dat[1]
.sym 11177 dat[0]
.sym 11180 $abc$9738$auto$wreduce.cc:455:run$1673[3]
.sym 11181 rx_done
.sym 11182 $PACKER_VCC_NET
.sym 11188 dat[3]
.sym 11193 dat[4]
.sym 11194 dat[2]
.sym 11196 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7551
.sym 11198 dat[5]
.sym 11201 $nextpnr_ICESTORM_LC_11$O
.sym 11203 dat[0]
.sym 11207 $auto$alumacc.cc:474:replace_alu$1790.C[2]
.sym 11209 $PACKER_VCC_NET
.sym 11210 dat[1]
.sym 11213 $auto$alumacc.cc:474:replace_alu$1790.C[3]
.sym 11215 $PACKER_VCC_NET
.sym 11216 dat[2]
.sym 11217 $auto$alumacc.cc:474:replace_alu$1790.C[2]
.sym 11219 $auto$alumacc.cc:474:replace_alu$1790.C[4]
.sym 11221 $PACKER_VCC_NET
.sym 11222 dat[3]
.sym 11223 $auto$alumacc.cc:474:replace_alu$1790.C[3]
.sym 11225 $auto$alumacc.cc:474:replace_alu$1790.C[5]
.sym 11227 dat[4]
.sym 11228 $PACKER_VCC_NET
.sym 11229 $auto$alumacc.cc:474:replace_alu$1790.C[4]
.sym 11233 dat[5]
.sym 11234 $PACKER_VCC_NET
.sym 11235 $auto$alumacc.cc:474:replace_alu$1790.C[5]
.sym 11239 rx_done
.sym 11244 dat[4]
.sym 11245 $abc$9738$auto$wreduce.cc:455:run$1673[3]
.sym 11246 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 11248 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7551
.sym 11249 i_clk$SB_IO_IN_$glb_clk
.sym 11251 servant.mdu_rs1[30]
.sym 11252 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[93]_new_
.sym 11253 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[60]_new_
.sym 11254 dat[16]
.sym 11255 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 11256 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[49]_new_
.sym 11257 servant.mdu_rs1[31]
.sym 11262 servant.cpu.cpu.new_irq
.sym 11263 servant.cpu.cpu.rd_addr[4]
.sym 11264 adr[6]
.sym 11265 servant.cpu.cpu.rd_addr[2]
.sym 11266 adr[2]
.sym 11267 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11268 servant.wb_timer_rdt[3]
.sym 11269 dat[25]
.sym 11270 dat[4]
.sym 11272 dat[2]
.sym 11273 servant.cpu.cpu.rd_addr[3]
.sym 11275 servant.cpu.cpu.branch_op
.sym 11276 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 11277 dat[6]
.sym 11278 servant.wb_dbus_ack
.sym 11279 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 11280 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11281 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 11283 wb_mem_rdt[2]
.sym 11284 servant.mdu_rs1[30]
.sym 11286 adr[3]
.sym 11293 clock_gen.pll.rst_reg[1]
.sym 11294 servant.mdu_rs1[31]
.sym 11295 dat[6]
.sym 11297 $abc$9738$auto$wreduce.cc:455:run$1673[5]
.sym 11301 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 11302 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 11303 $abc$9738$new_n1002_
.sym 11306 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 11307 $abc$9738$wb_mem_sel[3]_new_inv_
.sym 11308 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[4]
.sym 11310 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 11311 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11312 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 11313 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11315 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 11316 servant.mdu_rs1[30]
.sym 11317 rx_done
.sym 11319 servant.cpu.cpu.cnt_done
.sym 11321 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 11323 $abc$9738$new_n1531_
.sym 11326 clock_gen.pll.rst_reg[1]
.sym 11327 rx_done
.sym 11328 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 11331 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11334 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 11337 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 11338 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 11339 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 11340 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 11344 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 11346 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[4]
.sym 11349 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 11351 $abc$9738$new_n1531_
.sym 11352 dat[6]
.sym 11355 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11356 $abc$9738$wb_mem_sel[3]_new_inv_
.sym 11358 $abc$9738$new_n1002_
.sym 11361 servant.mdu_rs1[31]
.sym 11364 servant.mdu_rs1[30]
.sym 11367 $abc$9738$auto$wreduce.cc:455:run$1673[5]
.sym 11368 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 11369 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11370 servant.cpu.cpu.cnt_done
.sym 11374 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[4]_new_inv_
.sym 11375 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8074
.sym 11376 wb_mem_rdt[20]
.sym 11377 servant.cpu.cpu.bufreg2_q
.sym 11378 dat[24]
.sym 11379 q$SB_IO_OUT
.sym 11380 $abc$9738$new_n1773_
.sym 11381 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 11384 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11386 wb_mem_dat[8]
.sym 11388 $abc$9738$ram.we[3]_new_inv_
.sym 11393 servant.mdu_rs1[30]
.sym 11396 adr[9]
.sym 11399 $abc$9738$new_n1293_
.sym 11400 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 11401 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 11402 clock_gen.pll.rst_reg[1]
.sym 11403 rx_done
.sym 11404 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[49]_new_
.sym 11405 $abc$9738$ram.we[3]_new_inv_
.sym 11406 wb_mem_rdt[4]
.sym 11407 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 11408 wb_mem_rdt[7]
.sym 11409 adr[3]
.sym 11418 $abc$9738$new_n1002_
.sym 11419 $abc$9738$new_n1370_
.sym 11420 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 11422 servant.mdu_op[1]
.sym 11423 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11424 servant.mdu_rs1[1]
.sym 11425 servant.mdu_rs1[31]
.sym 11426 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 11427 $abc$9738$new_n1010_
.sym 11428 servant.wb_dbus_we
.sym 11429 servant.mdu_op[2]
.sym 11434 servant.mdu_op[0]
.sym 11437 servant.cpu.cpu.bufreg_sh_signed
.sym 11439 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 11440 servant.mdu_rs1[0]
.sym 11445 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11449 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11451 $abc$9738$new_n1010_
.sym 11454 servant.mdu_op[2]
.sym 11455 servant.cpu.cpu.bufreg_sh_signed
.sym 11456 servant.mdu_op[1]
.sym 11457 servant.wb_dbus_we
.sym 11460 $abc$9738$new_n1370_
.sym 11461 servant.mdu_rs1[31]
.sym 11462 servant.cpu.cpu.bufreg_sh_signed
.sym 11463 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 11466 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 11467 servant.wb_dbus_we
.sym 11468 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11469 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 11472 servant.mdu_rs1[1]
.sym 11473 $abc$9738$new_n1002_
.sym 11474 servant.mdu_rs1[0]
.sym 11475 servant.mdu_op[1]
.sym 11478 servant.mdu_op[0]
.sym 11479 servant.mdu_rs1[1]
.sym 11480 servant.mdu_op[1]
.sym 11481 servant.mdu_rs1[0]
.sym 11484 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 11485 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11486 servant.wb_dbus_we
.sym 11487 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 11490 servant.mdu_op[1]
.sym 11491 servant.mdu_rs1[0]
.sym 11492 servant.mdu_op[0]
.sym 11493 servant.mdu_rs1[1]
.sym 11494 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 11495 i_clk$SB_IO_IN_$glb_clk
.sym 11497 $abc$9738$new_n1270_
.sym 11498 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 11499 servant.cpu.cpu.immdec.imm7
.sym 11500 $abc$9738$new_n1490_
.sym 11501 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 11502 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[14]_new_inv_
.sym 11503 $abc$9738$new_n1677_
.sym 11504 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 11509 $abc$9738$ram.we[2]_new_inv_
.sym 11510 servant.mdu_rs1[1]
.sym 11511 servant.cpu.rreg0[0]
.sym 11512 servant.cpu.cpu.bufreg2_q
.sym 11513 servant.wb_ibus_ack
.sym 11516 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 11519 $abc$9738$new_n1436_
.sym 11521 wb_mem_rdt[20]
.sym 11522 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 11523 servant.cpu.cpu.bufreg_sh_signed
.sym 11524 wb_mem_rdt[14]
.sym 11525 dat[24]
.sym 11526 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 11527 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 11528 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11529 servant.cpu.cpu.branch_op
.sym 11530 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 11531 servant.cpu.cpu.decode.opcode[0]
.sym 11532 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 11540 wb_mem_rdt[13]
.sym 11545 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 11548 wb_mem_rdt[14]
.sym 11551 wb_mem_rdt[3]
.sym 11555 wb_mem_rdt[2]
.sym 11556 servant.wb_ibus_ack
.sym 11559 wb_mem_rdt[5]
.sym 11560 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 11566 wb_mem_rdt[4]
.sym 11567 wb_mem_rdt[6]
.sym 11571 wb_mem_rdt[6]
.sym 11579 wb_mem_rdt[2]
.sym 11585 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 11586 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 11589 wb_mem_rdt[4]
.sym 11597 wb_mem_rdt[3]
.sym 11603 wb_mem_rdt[5]
.sym 11608 wb_mem_rdt[14]
.sym 11614 wb_mem_rdt[13]
.sym 11617 servant.wb_ibus_ack
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11620 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[1]_new_inv_
.sym 11621 $abc$9738$new_n1300_
.sym 11622 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[15]_new_inv_
.sym 11623 wb_mem_rdt[30]
.sym 11624 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[71]_new_
.sym 11625 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6594[1]_new_inv_
.sym 11626 $abc$9738$new_n1489_
.sym 11627 servant.cpu.cpu.bufreg_sh_signed
.sym 11629 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[1]
.sym 11632 servant.cpu.cpu.state.misalign_trap_sync
.sym 11633 dat[22]
.sym 11634 servant.wb_ibus_ack
.sym 11635 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 11636 dat[18]
.sym 11637 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 11638 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 11639 servant.cpu.cpu.cnt_en
.sym 11640 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 11641 servant.wb_ibus_ack
.sym 11642 $abc$9738$new_n1282_
.sym 11643 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11644 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 11646 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 11647 servant.cpu.cpu.decode.opcode[2]
.sym 11648 adr[3]
.sym 11650 $abc$9738$new_n1059_
.sym 11651 servant.wb_dbus_we
.sym 11652 servant.cpu.cpu.ebreak
.sym 11653 servant.mdu_op[2]
.sym 11654 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11661 servant.cpu.cpu.branch_op
.sym 11664 servant.cpu.cpu.decode.opcode[2]
.sym 11666 servant.wb_dbus_we
.sym 11667 servant.cpu.cpu.rd_addr[1]
.sym 11668 servant.mdu_op[1]
.sym 11669 servant.cpu.cpu.branch_op
.sym 11670 servant.cpu.cpu.decode.opcode[0]
.sym 11671 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11672 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 11673 servant.cpu.cpu.decode.opcode[1]
.sym 11674 servant.wb_dbus_we
.sym 11675 servant.mdu_op[2]
.sym 11676 $abc$9738$new_n1059_
.sym 11677 servant.mdu_rs1[31]
.sym 11679 servant.cpu.cpu.ebreak
.sym 11680 wb_mem_rdt[7]
.sym 11683 servant.cpu.cpu.bufreg_sh_signed
.sym 11685 servant.cpu.cpu.new_irq
.sym 11686 servant.cpu.cpu.state.misalign_trap_sync
.sym 11687 servant.wb_ibus_ack
.sym 11688 servant.mdu_op[0]
.sym 11690 clock_gen.pll.rst_reg[1]
.sym 11691 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11692 servant.cpu.cpu.decode.op21
.sym 11694 servant.cpu.cpu.ebreak
.sym 11695 servant.cpu.cpu.decode.opcode[2]
.sym 11696 servant.cpu.cpu.branch_op
.sym 11697 servant.wb_dbus_we
.sym 11700 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11701 servant.cpu.cpu.state.misalign_trap_sync
.sym 11702 servant.cpu.cpu.new_irq
.sym 11703 $abc$9738$new_n1059_
.sym 11707 servant.cpu.cpu.branch_op
.sym 11709 servant.cpu.cpu.decode.opcode[2]
.sym 11712 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11713 servant.mdu_rs1[31]
.sym 11714 servant.wb_dbus_we
.sym 11715 clock_gen.pll.rst_reg[1]
.sym 11718 servant.cpu.cpu.rd_addr[1]
.sym 11719 wb_mem_rdt[7]
.sym 11721 servant.wb_ibus_ack
.sym 11724 servant.wb_dbus_we
.sym 11725 servant.mdu_op[0]
.sym 11726 servant.mdu_op[1]
.sym 11727 servant.cpu.cpu.bufreg_sh_signed
.sym 11730 servant.cpu.cpu.decode.opcode[0]
.sym 11731 servant.cpu.cpu.decode.opcode[2]
.sym 11732 servant.wb_dbus_we
.sym 11733 servant.cpu.cpu.decode.opcode[1]
.sym 11736 servant.mdu_op[1]
.sym 11737 servant.mdu_op[0]
.sym 11738 servant.mdu_op[2]
.sym 11739 servant.cpu.cpu.decode.op21
.sym 11740 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 11741 i_clk$SB_IO_IN_$glb_clk
.sym 11743 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 11744 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 11745 servant.cpu.cpu.ebreak
.sym 11746 wb_mem_rdt[31]
.sym 11747 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11748 servant.cpu.cpu.immdec.imm31
.sym 11749 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 11750 servant.cpu.cpu.decode.op21
.sym 11756 $abc$9738$new_n1489_
.sym 11758 wb_mem_rdt[30]
.sym 11759 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11760 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 11761 servant.timer_irq
.sym 11763 wb_mem_dat[31]
.sym 11767 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11768 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11770 servant.wb_dbus_ack
.sym 11771 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 11773 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 11774 servant.cpu.cpu.decode.op26
.sym 11775 servant.cpu.cpu.branch_op
.sym 11776 servant.cpu.cpu.cnt_en
.sym 11777 servant.cpu.cpu.decode.op26
.sym 11778 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 11784 servant.cpu.cpu.decode.op26
.sym 11785 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11786 servant.wb_ibus_ack
.sym 11788 servant.cpu.cpu.decode.opcode[0]
.sym 11789 servant.cpu.cpu.csr_in
.sym 11790 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 11791 servant.cpu.cpu.immdec.imm31
.sym 11792 servant.cpu.cpu.branch_op
.sym 11793 servant.cpu.cpu.cnt_done
.sym 11794 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11795 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8599
.sym 11796 servant.cpu.cpu.rd_addr[0]
.sym 11797 servant.cpu.cpu.csr.mstatus_mpie
.sym 11798 servant.cpu.cpu.rs2_addr[0]
.sym 11799 servant.cpu.cpu.cnt_en
.sym 11804 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11805 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 11807 servant.cpu.cpu.decode.opcode[2]
.sym 11811 servant.wb_dbus_we
.sym 11813 servant.mdu_op[2]
.sym 11814 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 11815 servant.cpu.cpu.decode.op21
.sym 11817 servant.cpu.cpu.cnt_done
.sym 11818 servant.cpu.cpu.rd_addr[0]
.sym 11819 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 11820 servant.cpu.cpu.rs2_addr[0]
.sym 11823 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 11825 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11830 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11831 servant.cpu.cpu.decode.op26
.sym 11832 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 11836 servant.cpu.cpu.cnt_en
.sym 11837 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 11838 servant.wb_ibus_ack
.sym 11841 servant.cpu.cpu.decode.op21
.sym 11842 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11844 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 11847 servant.cpu.cpu.immdec.imm31
.sym 11848 servant.cpu.cpu.cnt_done
.sym 11849 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 11850 servant.mdu_op[2]
.sym 11853 servant.wb_dbus_we
.sym 11854 servant.cpu.cpu.decode.opcode[2]
.sym 11855 servant.cpu.cpu.decode.opcode[0]
.sym 11856 servant.cpu.cpu.branch_op
.sym 11859 servant.cpu.cpu.csr_in
.sym 11860 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11861 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11862 servant.cpu.cpu.csr.mstatus_mpie
.sym 11863 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8599
.sym 11864 i_clk$SB_IO_IN_$glb_clk
.sym 11866 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 11867 servant.cpu.cpu.csr.mcause3_0[3]
.sym 11868 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 11869 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 11870 $abc$9738$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 11871 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11872 servant.cpu.cpu.csr.mcause3_0[2]
.sym 11873 $abc$9738$new_n1682_
.sym 11879 wb_mem_rdt[21]
.sym 11882 servant.wb_dbus_we
.sym 11884 servant.cpu.cpu.decode.opcode[0]
.sym 11885 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 11886 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 11889 servant.cpu.cpu.ebreak
.sym 11890 clock_gen.pll.rst_reg[1]
.sym 11891 clock_gen.pll.rst_reg[1]
.sym 11893 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 11894 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11895 servant.cpu.cpu.state.misalign_trap_sync
.sym 11896 servant.cpu.raddr[9]
.sym 11898 servant.cpu.cpu.new_irq
.sym 11899 $PACKER_VCC_NET
.sym 11901 servant.cpu.cpu.csr.mstatus_mie
.sym 11907 $abc$9738$new_n1325_
.sym 11909 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 11911 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 11914 servant.cpu.cpu.decode.op21
.sym 11916 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 11917 servant.cpu.cpu.ebreak
.sym 11919 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11920 $abc$9738$new_n1324_
.sym 11921 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 11922 servant.cpu.cpu.csr.mstatus_mie
.sym 11923 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 11926 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11928 servant.wb_dbus_we
.sym 11931 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11934 servant.cpu.cpu.decode.op26
.sym 11936 servant.cpu.cpu.csr_in
.sym 11937 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11942 servant.cpu.cpu.csr.mstatus_mie
.sym 11948 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 11949 servant.cpu.cpu.csr_in
.sym 11952 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 11955 servant.cpu.cpu.decode.op21
.sym 11958 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 11959 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 11960 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11964 $abc$9738$new_n1324_
.sym 11965 servant.wb_dbus_we
.sym 11966 $abc$9738$new_n1325_
.sym 11967 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11970 servant.cpu.cpu.ebreak
.sym 11971 servant.cpu.cpu.decode.op26
.sym 11972 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 11973 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 11976 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 11977 servant.cpu.cpu.ebreak
.sym 11978 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 11982 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11983 servant.cpu.cpu.csr.mstatus_mie
.sym 11984 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11985 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 11986 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 11987 i_clk$SB_IO_IN_$glb_clk
.sym 11989 $abc$9738$new_n1149_
.sym 11990 servant.cpu.raddr[9]
.sym 11991 servant.cpu.rf_ram_if.rtrig1
.sym 11992 servant.cpu.raddr[5]
.sym 11993 servant.cpu.rdata0
.sym 11994 servant.cpu.rf_ram.regzero
.sym 11995 servant.cpu.raddr[4]
.sym 11996 $abc$9738$new_n1767_
.sym 12003 servant.cpu.cpu.rs2_addr[0]
.sym 12005 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 12006 $abc$9738$new_n1682_
.sym 12007 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 12010 servant.cpu.cpu.cnt_en
.sym 12011 servant.wb_ibus_ack
.sym 12012 $PACKER_VCC_NET
.sym 12013 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 12014 servant.cpu.rdata0
.sym 12017 servant.cpu.cpu.branch_op
.sym 12020 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 12031 servant.timer_irq
.sym 12032 servant.cpu.cpu.rd_addr[2]
.sym 12033 servant.cpu.cpu.csr_in
.sym 12035 servant.cpu.cpu.rd_addr[4]
.sym 12036 servant.cpu.rf_ram_if.wcnt[0]
.sym 12037 servant.cpu.cpu.rd_addr[3]
.sym 12038 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 12041 servant.cpu.cpu.cnt_done
.sym 12042 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 12044 servant.cpu.cpu.decode.op26
.sym 12045 servant.cpu.cpu.rd_addr[1]
.sym 12047 servant.cpu.cpu.ebreak
.sym 12048 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 12049 $abc$9738$new_n1699_
.sym 12050 clock_gen.pll.rst_reg[1]
.sym 12051 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 12057 servant.cpu.cpu.rd_addr[0]
.sym 12058 servant.cpu.cpu.csr.mie_mtie
.sym 12059 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$8592[1]_new_
.sym 12061 servant.cpu.cpu.csr.mstatus_mie
.sym 12063 servant.cpu.rf_ram_if.wcnt[0]
.sym 12064 servant.cpu.cpu.ebreak
.sym 12065 servant.cpu.cpu.rd_addr[1]
.sym 12066 servant.cpu.cpu.decode.op26
.sym 12069 servant.cpu.cpu.csr.mie_mtie
.sym 12071 servant.timer_irq
.sym 12072 servant.cpu.cpu.csr.mstatus_mie
.sym 12075 servant.cpu.cpu.rd_addr[1]
.sym 12076 $abc$9738$new_n1699_
.sym 12078 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 12081 servant.cpu.cpu.rd_addr[4]
.sym 12082 servant.cpu.cpu.rd_addr[2]
.sym 12083 servant.cpu.cpu.rd_addr[3]
.sym 12084 servant.cpu.cpu.rd_addr[0]
.sym 12090 servant.cpu.cpu.csr_in
.sym 12093 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 12094 servant.cpu.rf_ram_if.wcnt[0]
.sym 12095 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 12096 servant.cpu.cpu.rd_addr[0]
.sym 12099 servant.cpu.cpu.cnt_done
.sym 12102 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 12106 clock_gen.pll.rst_reg[1]
.sym 12108 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$8592[1]_new_
.sym 12109 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 12110 i_clk$SB_IO_IN_$glb_clk
.sym 12111 wb_rst_$glb_sr
.sym 12113 servant.cpu.rf_ram_if.wen1_r
.sym 12114 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 12117 servant.cpu.rf_ram_if.wen0_r
.sym 12126 servant.cpu.rf_ram_if.rcnt[0]
.sym 12133 servant.wb_ibus_ack
.sym 12134 dat[18]
.sym 12135 servant.cpu.cpu.decode.op22
.sym 12139 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 12155 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8425
.sym 12160 servant.cpu.cpu.csr.timer_irq_r
.sym 12161 clock_gen.pll.rst_reg[1]
.sym 12162 servant.cpu.cpu.csr.timer_irq
.sym 12163 servant.cpu.rf_ram_if.rtrig1
.sym 12167 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 12169 $PACKER_VCC_NET
.sym 12170 servant.cpu.rf_ram_if.wen1_r
.sym 12174 servant.cpu.rf_ram_if.wen0_r
.sym 12175 servant.cpu.rf_ram_if.wcnt[0]
.sym 12182 servant.cpu.rf_ram_if.rcnt[0]
.sym 12192 clock_gen.pll.rst_reg[1]
.sym 12194 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 12199 servant.cpu.rf_ram_if.rtrig1
.sym 12204 servant.cpu.rf_ram_if.wen0_r
.sym 12205 servant.cpu.rf_ram_if.wcnt[0]
.sym 12206 servant.cpu.rf_ram_if.wen1_r
.sym 12212 servant.cpu.cpu.csr.timer_irq
.sym 12213 servant.cpu.cpu.csr.timer_irq_r
.sym 12222 $PACKER_VCC_NET
.sym 12224 servant.cpu.rf_ram_if.rcnt[0]
.sym 12232 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8425
.sym 12233 i_clk$SB_IO_IN_$glb_clk
.sym 12234 wb_rst_$glb_sr
.sym 12246 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 12264 servant.cpu.cpu.cnt_en
.sym 12309 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 12320 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 12350 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 12351 servant.mdu_rs1[30]
.sym 12354 wb_mem_rdt[2]
.sym 12358 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 12369 dat[1]
.sym 12381 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 12388 tx_to_pc.state[1]
.sym 12389 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 12394 data_to[3]
.sym 12395 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 12396 data_to[7]
.sym 12400 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 12405 tx_to_pc.data_index[2]
.sym 12406 $abc$9738$new_n950_
.sym 12408 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 12424 tx_to_pc.state[1]
.sym 12434 $abc$9738$new_n950_
.sym 12435 data_to[7]
.sym 12436 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 12437 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 12447 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 12448 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 12449 tx_to_pc.data_index[2]
.sym 12452 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 12453 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 12454 data_to[3]
.sym 12455 $abc$9738$new_n950_
.sym 12456 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7729
.sym 12457 i_clk$SB_IO_IN_$glb_clk
.sym 12463 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[18]_new_
.sym 12465 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 12466 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 12468 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[80]_new_
.sym 12469 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[21]_new_
.sym 12470 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 12474 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 12491 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 12500 tx_to_pc.data_index[2]
.sym 12504 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 12515 wb_mem_rdt[7]
.sym 12516 data_to_ble[4]
.sym 12517 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 12523 wb_mem_rdt[5]
.sym 12527 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[18]_new_
.sym 12529 data_to_ble[1]
.sym 12543 tx_to_pc.state[0]
.sym 12551 tx_to_pc.state[1]
.sym 12552 tx_to_pc.clock_count[0]
.sym 12556 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12558 $PACKER_VCC_NET
.sym 12560 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 12561 $abc$9738$auto$wreduce.cc:455:run$1675[0]
.sym 12563 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 12571 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[13]
.sym 12573 tx_to_pc.state[1]
.sym 12576 tx_to_pc.state[0]
.sym 12591 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 12592 tx_to_pc.state[1]
.sym 12593 tx_to_pc.state[0]
.sym 12598 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 12600 $abc$9738$auto$wreduce.cc:455:run$1675[0]
.sym 12603 tx_to_pc.clock_count[0]
.sym 12604 $PACKER_VCC_NET
.sym 12609 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12611 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[13]
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12621 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 12622 data_to_ble[2]
.sym 12623 data_to_ble[5]
.sym 12624 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[13]_new_inv_
.sym 12625 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6526[2]_new_inv_
.sym 12626 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[11]_new_inv_
.sym 12627 $abc$9738$new_n1258_
.sym 12628 data_to_ble[6]
.sym 12629 data_to_ble[7]
.sym 12634 $abc$9738$ram.we[1]_new_inv_
.sym 12635 dat[0]
.sym 12637 adr[4]
.sym 12638 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 12639 dat[14]
.sym 12640 dat[8]
.sym 12645 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 12646 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 12648 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12649 dat[2]
.sym 12650 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 12651 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 12652 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 12653 dat[3]
.sym 12654 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[21]_new_
.sym 12656 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 12657 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 12665 wb_mem_rdt[0]
.sym 12666 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 12669 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 12671 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 12673 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 12677 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 12682 wb_mem_rdt[4]
.sym 12683 wb_mem_rdt[6]
.sym 12685 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12686 wb_mem_rdt[1]
.sym 12690 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 12693 wb_mem_rdt[3]
.sym 12694 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[5]
.sym 12696 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12697 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 12698 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[5]
.sym 12699 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 12702 wb_mem_rdt[3]
.sym 12711 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 12716 wb_mem_rdt[1]
.sym 12720 wb_mem_rdt[0]
.sym 12726 wb_mem_rdt[4]
.sym 12732 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 12733 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 12734 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12735 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 12739 wb_mem_rdt[6]
.sym 12742 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12746 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 12747 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 12748 $abc$9738$new_n1216_
.sym 12749 wb_mem_rdt[6]
.sym 12750 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[2]_new_inv_
.sym 12751 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 12752 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 12755 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12757 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 12758 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 12761 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 12762 $abc$9738$ram.we[1]_new_inv_
.sym 12764 dat[11]
.sym 12765 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 12766 adr[3]
.sym 12769 servant.wb_timer_rdt[1]
.sym 12770 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 12771 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12772 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 12773 dat[12]
.sym 12775 adr[2]
.sym 12776 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 12777 adr[6]
.sym 12778 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 12779 adr[5]
.sym 12780 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 12786 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 12788 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$8841
.sym 12789 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 12790 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 12792 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12793 clock_gen.pll.rst_reg[1]
.sym 12796 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[53]_new_
.sym 12797 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 12798 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 12799 $abc$9738$new_n1234_
.sym 12800 $abc$9738$procmux$1500_CMP_new_
.sym 12802 dat[1]
.sym 12803 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 12804 dat[0]
.sym 12805 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 12807 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[2]_new_inv_
.sym 12808 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12809 dat[2]
.sym 12810 servant.wb_dbus_ack
.sym 12811 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 12812 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 12814 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[21]_new_
.sym 12815 $abc$9738$new_n1233_
.sym 12817 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 12820 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 12821 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 12822 servant.wb_dbus_ack
.sym 12825 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 12826 dat[0]
.sym 12827 servant.wb_dbus_ack
.sym 12828 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 12831 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12832 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 12833 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 12837 dat[2]
.sym 12838 dat[1]
.sym 12840 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 12844 $abc$9738$procmux$1500_CMP_new_
.sym 12846 clock_gen.pll.rst_reg[1]
.sym 12849 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 12850 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 12851 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 12852 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12855 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12857 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 12858 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[2]_new_inv_
.sym 12861 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[21]_new_
.sym 12862 $abc$9738$new_n1233_
.sym 12863 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[53]_new_
.sym 12864 $abc$9738$new_n1234_
.sym 12865 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$8841
.sym 12866 i_clk$SB_IO_IN_$glb_clk
.sym 12868 wb_mem_rdt[12]
.sym 12869 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[50]_new_
.sym 12870 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 12871 wb_mem_rdt[14]
.sym 12872 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 12873 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 12874 servant.wb_timer_rdt[1]
.sym 12875 wb_mem_rdt[13]
.sym 12880 dat[1]
.sym 12882 adr[3]
.sym 12884 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$8841
.sym 12885 dat[8]
.sym 12886 tx_to_ble.data_index[0]
.sym 12887 dat[0]
.sym 12889 dat[14]
.sym 12890 $abc$9738$auto$rtlil.cc:1969:NotGate$9670
.sym 12891 $abc$9738$new_n1251_
.sym 12892 dat[11]
.sym 12893 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 12894 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 12896 wb_mem_rdt[6]
.sym 12897 dat[6]
.sym 12898 wb_mem_rdt[7]
.sym 12899 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 12900 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 12901 wb_mem_rdt[12]
.sym 12902 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 12903 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 12909 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 12910 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 12911 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12912 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 12913 $abc$9738$new_n1246_
.sym 12914 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[55]_new_
.sym 12915 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 12916 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 12917 servant.mdu_rs1[31]
.sym 12918 $abc$9738$new_n1245_
.sym 12920 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[7]_new_inv_
.sym 12921 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 12923 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 12925 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 12927 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 12928 $abc$9738$ram.we[1]_new_inv_
.sym 12929 servant.wb_timer_rdt[1]
.sym 12931 $abc$9738$ram.we[0]_new_inv_
.sym 12935 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 12939 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12940 wb_mem_rdt[1]
.sym 12943 $abc$9738$ram.we[1]_new_inv_
.sym 12944 $abc$9738$ram.we[0]_new_inv_
.sym 12945 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 12948 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 12949 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 12950 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 12951 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 12954 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 12955 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 12960 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 12961 $abc$9738$new_n1245_
.sym 12962 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[55]_new_
.sym 12963 $abc$9738$new_n1246_
.sym 12966 wb_mem_rdt[1]
.sym 12967 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 12968 servant.wb_timer_rdt[1]
.sym 12969 servant.mdu_rs1[31]
.sym 12974 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 12975 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 12981 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12985 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 12986 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 12987 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[7]_new_inv_
.sym 12991 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 12992 $abc$9738$new_n1199_
.sym 12993 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 12994 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 12995 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 12996 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 12997 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13005 dat[4]
.sym 13006 wb_mem_rdt[14]
.sym 13007 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 13010 dat[4]
.sym 13011 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 13012 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13013 $abc$9738$ram.we[0]_new_inv_
.sym 13014 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13015 dat[4]
.sym 13016 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 13017 wb_mem_rdt[5]
.sym 13018 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 13019 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 13020 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13021 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 13022 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13023 adr[9]
.sym 13024 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13025 dat[5]
.sym 13034 wb_mem_dat[12]
.sym 13035 $abc$9738$ram.we[1]_new_inv_
.sym 13036 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 13037 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13038 $abc$9738$ram.we[0]_new_inv_
.sym 13039 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 13040 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 13041 servant.wb_timer_rdt[0]
.sym 13042 q$SB_IO_OUT
.sym 13044 servant.mdu_rs1[31]
.sym 13046 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 13047 $abc$9738$adr[11]_new_inv_
.sym 13050 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13051 servant.wb_gpio_rdt
.sym 13062 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 13063 servant.mdu_rs1[30]
.sym 13065 $abc$9738$ram.we[0]_new_inv_
.sym 13066 $abc$9738$ram.we[1]_new_inv_
.sym 13068 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 13071 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 13077 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13079 wb_mem_dat[12]
.sym 13083 q$SB_IO_OUT
.sym 13089 servant.wb_timer_rdt[0]
.sym 13090 servant.mdu_rs1[31]
.sym 13091 servant.mdu_rs1[30]
.sym 13092 servant.wb_gpio_rdt
.sym 13095 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 13097 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13101 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 13103 $abc$9738$adr[11]_new_inv_
.sym 13104 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 13112 i_clk$SB_IO_IN_$glb_clk
.sym 13114 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 13115 wb_mem_dat[10]
.sym 13116 dat[6]
.sym 13117 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 13118 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[51]_new_
.sym 13120 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 13121 wb_mem_dat[11]
.sym 13123 servant.wb_timer_rdt[0]
.sym 13126 adr[4]
.sym 13127 dat[10]
.sym 13128 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 13129 dat[8]
.sym 13130 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13131 dat[13]
.sym 13132 dat[12]
.sym 13134 adr[6]
.sym 13135 adr[3]
.sym 13136 adr[4]
.sym 13137 dat[15]
.sym 13138 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 13139 dat[12]
.sym 13140 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13141 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 13143 wb_mem_dat[16]
.sym 13144 wb_mem_rdt[4]
.sym 13145 dat[2]
.sym 13146 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13147 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13148 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13149 dat[3]
.sym 13157 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13159 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 13171 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 13174 $abc$9738$ram.we[1]_new_inv_
.sym 13175 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 13178 $abc$9738$adr[11]_new_inv_
.sym 13181 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 13183 wb_mem_dat[9]
.sym 13185 $abc$9738$ram.we[0]_new_inv_
.sym 13186 wb_mem_dat[11]
.sym 13188 wb_mem_dat[11]
.sym 13190 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13196 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 13206 $abc$9738$ram.we[1]_new_inv_
.sym 13208 $abc$9738$ram.we[0]_new_inv_
.sym 13209 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 13212 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13213 wb_mem_dat[9]
.sym 13221 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 13224 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 13225 $abc$9738$adr[11]_new_inv_
.sym 13226 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 13230 $abc$9738$adr[11]_new_inv_
.sym 13231 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 13233 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13237 servant.cpu.cpu.rd_addr[3]
.sym 13238 servant.cpu.cpu.rd_addr[2]
.sym 13239 servant.wb_timer_rdt[4]
.sym 13240 servant.cpu.cpu.rd_addr[1]
.sym 13241 servant.cpu.cpu.rd_addr[4]
.sym 13242 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13243 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 13244 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[50]_new_
.sym 13249 dat[11]
.sym 13250 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 13251 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13253 servant.wb_dbus_ack
.sym 13254 adr[3]
.sym 13258 wb_mem_dat[10]
.sym 13259 dat[9]
.sym 13260 dat[6]
.sym 13261 servant.wb_ibus_ack
.sym 13263 dat[5]
.sym 13264 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 13266 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 13268 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13269 wb_mem_dat[9]
.sym 13270 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 13271 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13279 $abc$9738$auto$wreduce.cc:455:run$1673[4]
.sym 13280 $abc$9738$auto$wreduce.cc:455:run$1673[2]
.sym 13281 dat[3]
.sym 13282 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 13283 wb_mem_rdt[3]
.sym 13284 servant.wb_timer_rdt[3]
.sym 13285 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13286 servant.wb_timer_rdt[2]
.sym 13290 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 13291 dat[5]
.sym 13293 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 13298 wb_mem_rdt[2]
.sym 13299 servant.mdu_rs1[31]
.sym 13300 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13301 servant.wb_dbus_ack
.sym 13303 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 13304 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 13306 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13307 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13308 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 13309 servant.wb_dbus_ack
.sym 13311 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 13312 servant.wb_dbus_ack
.sym 13314 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 13317 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 13318 servant.wb_dbus_ack
.sym 13319 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 13323 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13324 servant.wb_timer_rdt[2]
.sym 13325 wb_mem_rdt[2]
.sym 13326 servant.mdu_rs1[31]
.sym 13329 servant.wb_dbus_ack
.sym 13331 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13332 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 13335 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 13336 dat[3]
.sym 13337 $abc$9738$auto$wreduce.cc:455:run$1673[2]
.sym 13341 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13342 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13343 servant.wb_dbus_ack
.sym 13347 dat[5]
.sym 13348 $abc$9738$auto$wreduce.cc:455:run$1673[4]
.sym 13349 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 13353 servant.mdu_rs1[31]
.sym 13354 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13355 wb_mem_rdt[3]
.sym 13356 servant.wb_timer_rdt[3]
.sym 13357 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 13358 i_clk$SB_IO_IN_$glb_clk
.sym 13362 wb_mem_dat[9]
.sym 13363 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6658[1]_new_inv_
.sym 13364 wb_mem_dat[8]
.sym 13365 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 13366 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13367 $abc$9738$new_n1452_
.sym 13372 dat[29]
.sym 13373 dat[31]
.sym 13374 dat[5]
.sym 13375 dat[26]
.sym 13376 dat[2]
.sym 13377 dat[28]
.sym 13378 rx_done
.sym 13379 adr[8]
.sym 13380 dat[3]
.sym 13381 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 13384 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 13385 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13388 wb_mem_rdt[6]
.sym 13389 wb_mem_rdt[12]
.sym 13390 servant.cpu.rreg0[0]
.sym 13391 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8074
.sym 13392 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 13393 wb_mem_rdt[20]
.sym 13394 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13406 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13411 servant.wb_timer_rdt[4]
.sym 13412 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13413 wb_mem_dat[16]
.sym 13415 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13416 wb_mem_rdt[4]
.sym 13419 servant.mdu_rs1[31]
.sym 13421 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 13425 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 13426 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 13427 servant.mdu_rs1[31]
.sym 13428 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13436 servant.mdu_rs1[31]
.sym 13441 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 13443 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13446 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 13448 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13452 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13454 wb_mem_dat[16]
.sym 13458 servant.mdu_rs1[31]
.sym 13459 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 13460 wb_mem_rdt[4]
.sym 13461 servant.wb_timer_rdt[4]
.sym 13464 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 13467 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13471 servant.mdu_rs1[31]
.sym 13480 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 13481 i_clk$SB_IO_IN_$glb_clk
.sym 13483 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 13484 servant.cpu.rreg0[0]
.sym 13485 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[12]_new_inv_
.sym 13486 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[13]_new_inv_
.sym 13487 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 13488 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 13489 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13490 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[29]_new_
.sym 13495 servant.mdu_rs1[30]
.sym 13501 servant.wb_timer_rdt[14]
.sym 13503 dat[16]
.sym 13506 wb_mem_dat[9]
.sym 13507 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 13508 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 13509 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 13510 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 13511 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 13512 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13513 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13514 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13515 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13516 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13517 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13518 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 13524 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 13525 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13526 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 13527 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13528 wb_mem_dat[8]
.sym 13530 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13532 $abc$9738$new_n1270_
.sym 13534 servant.mdu_rs1[31]
.sym 13535 dat[0]
.sym 13536 servant.mdu_rs1[0]
.sym 13537 servant.mdu_rs1[30]
.sym 13538 $abc$9738$new_n1773_
.sym 13539 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 13540 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[4]_new_inv_
.sym 13543 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[84]_new_
.sym 13544 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 13545 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13547 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 13548 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13549 wb_mem_dat[16]
.sym 13550 wb_mem_dat[24]
.sym 13551 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8074
.sym 13553 servant.wb_dbus_we
.sym 13555 servant.mdu_rs1[1]
.sym 13557 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 13558 $abc$9738$new_n1270_
.sym 13559 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 13560 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[84]_new_
.sym 13563 servant.mdu_rs1[31]
.sym 13564 servant.wb_dbus_we
.sym 13565 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13566 servant.mdu_rs1[30]
.sym 13569 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[4]_new_inv_
.sym 13570 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 13572 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13575 $abc$9738$new_n1773_
.sym 13576 wb_mem_dat[16]
.sym 13577 servant.mdu_rs1[0]
.sym 13578 dat[0]
.sym 13581 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13582 wb_mem_dat[24]
.sym 13588 dat[0]
.sym 13593 servant.mdu_rs1[1]
.sym 13594 wb_mem_dat[24]
.sym 13595 wb_mem_dat[8]
.sym 13596 servant.mdu_rs1[0]
.sym 13599 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13600 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 13601 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13602 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 13603 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8074
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13606 $abc$9738$new_n1282_
.sym 13607 dat[20]
.sym 13608 $abc$9738$new_n1451_
.sym 13609 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$568_Y_new_
.sym 13610 $abc$9738$new_n1288_
.sym 13611 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$569_Y_new_inv_
.sym 13612 $abc$9738$new_n1497_
.sym 13613 $abc$9738$new_n1459_
.sym 13620 q$SB_IO_OUT
.sym 13621 dat[27]
.sym 13622 adr[3]
.sym 13623 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[29]_new_
.sym 13624 servant.mdu_rs1[0]
.sym 13626 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 13629 dat[25]
.sym 13630 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 13632 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[13]_new_inv_
.sym 13633 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 13634 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13635 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 13637 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13638 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 13640 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 13641 dat[20]
.sym 13647 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[4]
.sym 13648 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13649 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[1]
.sym 13650 servant.cpu.cpu.decode.opcode[2]
.sym 13651 servant.cpu.cpu.decode.opcode[1]
.sym 13652 $abc$9738$new_n1294_
.sym 13653 servant.mdu_op[2]
.sym 13654 servant.wb_ibus_ack
.sym 13655 servant.cpu.cpu.cnt_en
.sym 13656 servant.cpu.cpu.decode.opcode[0]
.sym 13657 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[78]_new_
.sym 13658 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 13659 servant.cpu.cpu.decode.opcode[1]
.sym 13660 $abc$9738$new_n1293_
.sym 13661 wb_mem_rdt[7]
.sym 13663 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 13664 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13665 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 13666 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13667 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 13669 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[30]_new_
.sym 13670 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 13676 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[4]
.sym 13677 $abc$9738$new_n1677_
.sym 13680 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[4]
.sym 13681 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13682 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[4]
.sym 13683 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13686 $abc$9738$new_n1677_
.sym 13687 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 13688 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 13689 servant.mdu_op[2]
.sym 13692 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 13693 wb_mem_rdt[7]
.sym 13695 servant.wb_ibus_ack
.sym 13698 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13699 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 13700 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 13701 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[1]
.sym 13704 servant.cpu.cpu.decode.opcode[0]
.sym 13705 servant.cpu.cpu.decode.opcode[2]
.sym 13707 servant.cpu.cpu.decode.opcode[1]
.sym 13710 $abc$9738$new_n1294_
.sym 13711 $abc$9738$new_n1293_
.sym 13712 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[78]_new_
.sym 13713 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[30]_new_
.sym 13716 servant.cpu.cpu.decode.opcode[0]
.sym 13717 servant.cpu.cpu.decode.opcode[2]
.sym 13718 servant.cpu.cpu.decode.opcode[1]
.sym 13719 servant.wb_ibus_ack
.sym 13722 servant.cpu.cpu.cnt_en
.sym 13724 servant.wb_ibus_ack
.sym 13726 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[2]_new_inv_
.sym 13730 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[72]_new_
.sym 13731 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13732 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[31]_new_
.sym 13733 $abc$9738$new_n1496_
.sym 13734 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[7]_new_inv_
.sym 13735 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[30]_new_
.sym 13736 wb_mem_dat[31]
.sym 13742 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 13745 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 13747 servant.wb_timer_rdt[30]
.sym 13748 $abc$9738$new_n1294_
.sym 13749 servant.wb_timer_rdt[31]
.sym 13751 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13753 servant.wb_ibus_ack
.sym 13754 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13755 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 13757 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 13758 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 13759 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$569_Y_new_inv_
.sym 13760 servant.wb_ibus_ack
.sym 13761 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13762 dat[29]
.sym 13763 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 13764 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 13772 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 13773 $abc$9738$new_n1490_
.sym 13774 $abc$9738$new_n1489_
.sym 13775 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 13776 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 13779 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 13780 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 13781 servant.wb_ibus_ack
.sym 13782 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13783 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[14]_new_inv_
.sym 13784 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13785 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[49]_new_
.sym 13786 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 13787 $abc$9738$new_n1300_
.sym 13788 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 13789 wb_mem_rdt[30]
.sym 13791 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6594[1]_new_inv_
.sym 13792 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 13794 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13795 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13796 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 13797 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[31]_new_
.sym 13798 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 13800 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13803 $abc$9738$new_n1489_
.sym 13804 $abc$9738$new_n1490_
.sym 13805 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[49]_new_
.sym 13806 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 13809 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 13810 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 13811 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13812 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 13815 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[31]_new_
.sym 13816 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6594[1]_new_inv_
.sym 13817 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 13818 $abc$9738$new_n1300_
.sym 13821 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13823 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 13824 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[14]_new_inv_
.sym 13828 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 13830 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13833 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 13834 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13835 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13836 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 13839 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 13840 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 13841 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 13842 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 13847 wb_mem_rdt[30]
.sym 13849 servant.wb_ibus_ack
.sym 13850 i_clk$SB_IO_IN_$glb_clk
.sym 13852 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 13853 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 13854 wb_mem_rdt[26]
.sym 13855 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 13856 $abc$9738$new_n1287_
.sym 13857 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13858 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[10]_new_inv_
.sym 13859 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 13861 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 13864 $abc$9738$ram.we[3]_new_inv_
.sym 13866 servant.wb_dbus_ack
.sym 13867 servant.wb_ibus_ack
.sym 13868 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 13869 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 13871 dat[26]
.sym 13872 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 13873 servant.wb_dbus_ack
.sym 13874 $PACKER_VCC_NET
.sym 13875 dat[29]
.sym 13876 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 13878 servant.cpu.rreg0[0]
.sym 13880 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 13881 wb_mem_rdt[20]
.sym 13883 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 13885 servant.cpu.cpu.decode.op26
.sym 13886 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 13887 servant.cpu.cpu.decode.opcode[0]
.sym 13893 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[1]_new_inv_
.sym 13894 wb_mem_rdt[20]
.sym 13895 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[15]_new_inv_
.sym 13896 servant.cpu.cpu.decode.opcode[0]
.sym 13897 wb_mem_rdt[21]
.sym 13898 servant.mdu_op[2]
.sym 13900 servant.cpu.cpu.decode.opcode[2]
.sym 13902 servant.cpu.cpu.branch_op
.sym 13904 wb_mem_rdt[31]
.sym 13906 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13908 servant.wb_dbus_we
.sym 13912 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 13913 servant.wb_ibus_ack
.sym 13916 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[1]
.sym 13917 servant.cpu.cpu.cnt_en
.sym 13919 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 13920 servant.wb_ibus_ack
.sym 13921 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13922 servant.cpu.cpu.immdec.imm31
.sym 13926 servant.cpu.cpu.immdec.imm31
.sym 13927 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 13929 servant.mdu_op[2]
.sym 13933 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[1]_new_inv_
.sym 13934 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[1]
.sym 13935 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13939 wb_mem_rdt[20]
.sym 13945 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 13946 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 13947 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[15]_new_inv_
.sym 13950 servant.wb_dbus_we
.sym 13951 servant.cpu.cpu.decode.opcode[0]
.sym 13952 servant.cpu.cpu.branch_op
.sym 13953 servant.cpu.cpu.decode.opcode[2]
.sym 13957 wb_mem_rdt[31]
.sym 13963 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13964 servant.wb_ibus_ack
.sym 13965 servant.cpu.cpu.cnt_en
.sym 13971 wb_mem_rdt[21]
.sym 13972 servant.wb_ibus_ack
.sym 13973 i_clk$SB_IO_IN_$glb_clk
.sym 13975 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[67]_new_
.sym 13976 servant.cpu.cpu.rs2_addr[0]
.sym 13977 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[54]_new_
.sym 13978 servant.cpu.cpu.rs2_addr[4]
.sym 13979 servant.cpu.cpu.rs2_addr[1]
.sym 13980 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[75]_new_
.sym 13981 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$562_Y_new_inv_
.sym 13982 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[73]_new_
.sym 13983 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[0]
.sym 13990 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[26]_new_
.sym 13992 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 13993 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 13994 dat[24]
.sym 13995 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 13996 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 13997 dat[22]
.sym 13998 wb_mem_rdt[26]
.sym 13999 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 14001 servant.cpu.raddr[6]
.sym 14003 servant.cpu.raddr[8]
.sym 14005 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 14006 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 14010 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 14017 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 14018 servant.cpu.cpu.ebreak
.sym 14019 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14020 servant.cpu.cpu.branch_op
.sym 14021 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 14022 servant.wb_dbus_we
.sym 14023 servant.cpu.cpu.decode.op21
.sym 14025 servant.wb_ibus_ack
.sym 14026 servant.cpu.cpu.cnt_en
.sym 14027 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 14029 $abc$9738$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$458_Y[1]_new_inv_
.sym 14030 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14031 $abc$9738$new_n1059_
.sym 14033 servant.cpu.cpu.csr.mcause3_0[3]
.sym 14036 servant.cpu.cpu.rs2_addr[1]
.sym 14037 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14038 servant.cpu.cpu.csr.mcause3_0[2]
.sym 14040 servant.cpu.cpu.branch_op
.sym 14041 servant.cpu.cpu.new_irq
.sym 14044 servant.cpu.cpu.state.misalign_trap_sync
.sym 14045 servant.cpu.cpu.decode.op26
.sym 14047 servant.cpu.cpu.decode.opcode[0]
.sym 14050 servant.cpu.cpu.decode.op21
.sym 14051 servant.cpu.cpu.decode.op26
.sym 14055 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 14056 servant.cpu.cpu.ebreak
.sym 14057 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 14058 $abc$9738$new_n1059_
.sym 14062 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14063 servant.wb_ibus_ack
.sym 14064 servant.cpu.cpu.cnt_en
.sym 14068 $abc$9738$new_n1059_
.sym 14069 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 14070 servant.cpu.cpu.new_irq
.sym 14073 servant.cpu.cpu.rs2_addr[1]
.sym 14074 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14075 $abc$9738$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$458_Y[1]_new_inv_
.sym 14076 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14079 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 14080 servant.wb_dbus_we
.sym 14082 servant.cpu.cpu.decode.opcode[0]
.sym 14085 servant.cpu.cpu.branch_op
.sym 14086 servant.cpu.cpu.csr.mcause3_0[3]
.sym 14087 servant.cpu.cpu.new_irq
.sym 14088 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14091 servant.cpu.cpu.branch_op
.sym 14092 servant.wb_dbus_we
.sym 14093 servant.cpu.cpu.state.misalign_trap_sync
.sym 14094 servant.cpu.cpu.csr.mcause3_0[2]
.sym 14095 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 14096 i_clk$SB_IO_IN_$glb_clk
.sym 14098 servant.cpu.raddr[8]
.sym 14099 servant.cpu.rreg0[2]
.sym 14100 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[3]_new_inv_
.sym 14101 servant.cpu.rreg0[3]
.sym 14102 servant.cpu.rreg0[4]
.sym 14103 servant.cpu.rreg0[1]
.sym 14104 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 14105 servant.cpu.raddr[6]
.sym 14112 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 14114 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14118 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 14119 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 14120 dat[25]
.sym 14125 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 14129 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 14140 servant.cpu.raddr[9]
.sym 14146 servant.cpu.rf_ram_if.rcnt[0]
.sym 14147 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 14148 servant.cpu.cpu.rs2_addr[0]
.sym 14150 servant.cpu.rreg0[0]
.sym 14151 $abc$9738$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 14152 servant.cpu.rf_ram.regzero
.sym 14153 servant.cpu.raddr[4]
.sym 14154 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 14155 servant.cpu.raddr[8]
.sym 14158 servant.cpu.rf_ram.rdata[0]
.sym 14160 servant.cpu.raddr[7]
.sym 14161 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14162 $abc$9738$new_n1767_
.sym 14163 $abc$9738$new_n1149_
.sym 14164 servant.cpu.rf_ram_if.rdata0[1]
.sym 14166 servant.cpu.raddr[5]
.sym 14168 servant.cpu.rreg0[1]
.sym 14169 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14170 servant.cpu.raddr[6]
.sym 14172 servant.cpu.raddr[6]
.sym 14173 servant.cpu.raddr[4]
.sym 14174 servant.cpu.raddr[8]
.sym 14175 servant.cpu.raddr[7]
.sym 14178 servant.cpu.rf_ram_if.rcnt[0]
.sym 14179 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14180 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14181 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 14187 servant.cpu.rf_ram_if.rcnt[0]
.sym 14190 servant.cpu.rf_ram_if.rcnt[0]
.sym 14192 $abc$9738$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 14193 servant.cpu.rreg0[1]
.sym 14196 servant.cpu.rf_ram.regzero
.sym 14197 servant.cpu.rf_ram.rdata[0]
.sym 14198 servant.cpu.rf_ram_if.rdata0[1]
.sym 14199 servant.cpu.rf_ram_if.rcnt[0]
.sym 14202 servant.cpu.raddr[9]
.sym 14204 $abc$9738$new_n1149_
.sym 14205 servant.cpu.raddr[5]
.sym 14208 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14209 $abc$9738$new_n1767_
.sym 14210 servant.cpu.rreg0[0]
.sym 14211 servant.cpu.rf_ram_if.rcnt[0]
.sym 14214 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14215 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 14216 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 14217 servant.cpu.cpu.rs2_addr[0]
.sym 14219 i_clk$SB_IO_IN_$glb_clk
.sym 14221 servant.cpu.cpu.rs2_addr[2]
.sym 14222 servant.cpu.rf_ram_if.rdata0[1]
.sym 14225 servant.cpu.cpu.rs2_addr[3]
.sym 14226 servant.cpu.raddr[7]
.sym 14230 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14234 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 14239 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 14241 servant.cpu.cpu.decode.op26
.sym 14242 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 14243 servant.wb_dbus_ack
.sym 14250 servant.wb_ibus_ack
.sym 14256 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 14267 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14268 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 14280 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14283 servant.cpu.cpu.cnt_en
.sym 14285 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 14288 $abc$9738$new_n1698_
.sym 14301 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 14303 servant.cpu.cpu.cnt_en
.sym 14304 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14310 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 14325 $abc$9738$new_n1698_
.sym 14326 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 14327 servant.cpu.cpu.cnt_en
.sym 14328 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 14342 i_clk$SB_IO_IN_$glb_clk
.sym 14356 $PACKER_VCC_NET
.sym 14414 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 14418 wb_clk
.sym 14438 wb_clk
.sym 14446 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 14447 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[19]_new_
.sym 14455 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14456 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 14459 wb_mem_rdt[6]
.sym 14462 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 14463 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14465 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[51]_new_
.sym 14467 wb_mem_rdt[13]
.sym 14572 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[16]_new_
.sym 14573 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[28]_new_
.sym 14575 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 14576 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[24]_new_
.sym 14577 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[27]_new_
.sym 14579 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[29]_new_
.sym 14583 wb_mem_rdt[12]
.sym 14587 dat[3]
.sym 14589 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[3]
.sym 14591 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 14593 dat[2]
.sym 14604 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14612 $PACKER_VCC_NET
.sym 14615 $abc$9738$new_n1392_
.sym 14621 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 14622 $abc$9738$new_n1221_
.sym 14628 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[80]_new_
.sym 14629 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 14632 data_to_ble[2]
.sym 14634 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 14636 $PACKER_VCC_NET
.sym 14638 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[28]_new_
.sym 14641 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 14652 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[19]_new_
.sym 14656 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 14659 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 14662 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14664 $abc$9738$new_n1222_
.sym 14668 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[51]_new_
.sym 14671 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 14674 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 14675 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 14678 $abc$9738$new_n1221_
.sym 14679 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 14682 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14685 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 14694 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14697 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 14700 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[19]_new_
.sym 14701 $abc$9738$new_n1221_
.sym 14702 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[51]_new_
.sym 14703 $abc$9738$new_n1222_
.sym 14714 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 14715 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 14720 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14721 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 14725 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14727 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 14731 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[75]_new_
.sym 14732 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 14733 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[8]_new_inv_
.sym 14734 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 14735 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 14736 $abc$9738$new_n1204_
.sym 14737 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 14738 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 14742 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14743 adr[2]
.sym 14745 dat[12]
.sym 14746 adr[5]
.sym 14747 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 14748 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[11]
.sym 14749 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 14750 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[12]
.sym 14752 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[13]
.sym 14754 adr[6]
.sym 14756 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 14764 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 14766 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 14773 wb_mem_rdt[5]
.sym 14774 wb_mem_rdt[7]
.sym 14776 wb_mem_rdt[6]
.sym 14777 $abc$9738$new_n1258_
.sym 14778 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14780 $abc$9738$new_n1257_
.sym 14781 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[2]
.sym 14782 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 14783 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 14784 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 14785 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[27]_new_
.sym 14787 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[29]_new_
.sym 14788 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[75]_new_
.sym 14791 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 14793 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 14794 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[93]_new_
.sym 14795 $abc$9738$new_n1413_
.sym 14796 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 14799 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 14802 wb_mem_rdt[2]
.sym 14803 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14808 wb_mem_rdt[2]
.sym 14813 wb_mem_rdt[5]
.sym 14817 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[29]_new_
.sym 14818 $abc$9738$new_n1258_
.sym 14819 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[93]_new_
.sym 14820 $abc$9738$new_n1257_
.sym 14823 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 14824 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[2]
.sym 14825 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 14826 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 14829 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[75]_new_
.sym 14830 $abc$9738$new_n1413_
.sym 14831 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[27]_new_
.sym 14832 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 14835 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 14836 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14837 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 14838 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14843 wb_mem_rdt[6]
.sym 14850 wb_mem_rdt[7]
.sym 14851 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7021
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14854 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 14855 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 14856 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[10]_new_inv_
.sym 14857 $abc$9738$new_n962_
.sym 14858 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 14859 $abc$9738$new_n959_
.sym 14860 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[12]_new_inv_
.sym 14861 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 14864 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[50]_new_
.sym 14866 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 14867 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[2]
.sym 14868 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 14870 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 14871 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 14873 data_to_ble[4]
.sym 14874 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14875 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 14876 $abc$9738$new_n1257_
.sym 14878 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[8]_new_inv_
.sym 14879 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[13]_new_inv_
.sym 14880 tx_to_ble.data_index[2]
.sym 14883 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[11]_new_inv_
.sym 14885 $PACKER_VCC_NET
.sym 14886 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14888 dat[13]
.sym 14889 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 14895 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[18]_new_
.sym 14896 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[50]_new_
.sym 14897 data_to_ble[1]
.sym 14898 tx_to_ble.data_index[2]
.sym 14899 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 14901 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 14904 data_to_ble[5]
.sym 14905 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 14906 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6526[2]_new_inv_
.sym 14909 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 14910 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 14912 $abc$9738$new_n953_
.sym 14913 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 14914 $abc$9738$new_n1216_
.sym 14915 data_to_ble[0]
.sym 14917 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 14919 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 14920 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 14921 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 14922 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14923 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14934 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 14935 data_to_ble[5]
.sym 14936 $abc$9738$new_n953_
.sym 14937 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 14940 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 14941 tx_to_ble.data_index[2]
.sym 14942 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 14946 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 14947 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 14948 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 14949 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 14953 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 14954 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 14955 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 14958 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[50]_new_
.sym 14959 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[18]_new_
.sym 14960 $abc$9738$new_n1216_
.sym 14961 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6526[2]_new_inv_
.sym 14964 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 14965 $abc$9738$new_n953_
.sym 14966 data_to_ble[0]
.sym 14967 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 14970 $abc$9738$new_n953_
.sym 14971 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 14972 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 14973 data_to_ble[1]
.sym 14974 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14977 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[9]_new_inv_
.sym 14978 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[31]_new_
.sym 14979 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[15]_new_inv_
.sym 14980 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[25]_new_
.sym 14981 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 14982 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 14983 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[30]_new_
.sym 14984 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[14]_new_inv_
.sym 14987 wb_mem_rdt[14]
.sym 14988 servant.cpu.cpu.rs2_addr[2]
.sym 14989 rx_from_ble.state[1]
.sym 14991 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 14992 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 14993 adr[9]
.sym 14995 dat[5]
.sym 14997 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 15000 adr[9]
.sym 15001 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 15002 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15003 servant.wb_dbus_ack
.sym 15004 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 15005 dat[6]
.sym 15006 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15007 wb_mem_rdt[13]
.sym 15010 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15012 $abc$9738$new_n1399_
.sym 15020 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15021 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 15023 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 15024 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15025 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 15028 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[10]_new_inv_
.sym 15029 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 15031 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 15032 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[12]_new_inv_
.sym 15033 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 15034 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 15038 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[8]_new_inv_
.sym 15039 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[13]_new_inv_
.sym 15040 servant.wb_timer_rdt[1]
.sym 15042 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[9]_new_inv_
.sym 15046 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 15049 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[14]_new_inv_
.sym 15052 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 15053 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15054 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[12]_new_inv_
.sym 15057 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 15060 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15063 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15065 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 15066 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[10]_new_inv_
.sym 15070 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15071 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 15072 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[14]_new_inv_
.sym 15075 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15076 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 15077 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[8]_new_inv_
.sym 15081 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[9]_new_inv_
.sym 15082 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 15084 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15087 servant.wb_timer_rdt[1]
.sym 15094 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 15095 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[13]_new_inv_
.sym 15096 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15097 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 15098 i_clk$SB_IO_IN_$glb_clk
.sym 15099 wb_rst_$glb_sr
.sym 15100 wb_mem_dat[13]
.sym 15101 wb_mem_dat[14]
.sym 15102 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15104 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15105 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[62]_new_
.sym 15106 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15107 wb_mem_dat[12]
.sym 15112 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 15113 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 15114 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 15115 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 15118 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15119 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 15120 dat[2]
.sym 15121 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 15122 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 15124 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15125 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 15128 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 15129 $PACKER_VCC_NET
.sym 15132 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15133 servant.wb_timer_rdt[1]
.sym 15142 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15143 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 15145 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15146 clock_gen.pll.rst_reg[1]
.sym 15147 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 15150 $abc$9738$new_n1199_
.sym 15151 servant.wb_timer_rdt[0]
.sym 15153 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[11]_new_inv_
.sym 15154 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 15163 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15164 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 15165 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15166 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15170 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15171 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15175 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 15180 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15181 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15182 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15183 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15186 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 15188 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15189 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[11]_new_inv_
.sym 15193 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 15198 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 15204 clock_gen.pll.rst_reg[1]
.sym 15206 servant.wb_timer_rdt[0]
.sym 15210 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15211 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15212 $abc$9738$new_n1199_
.sym 15221 i_clk$SB_IO_IN_$glb_clk
.sym 15223 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15225 dat[7]
.sym 15227 wb_mem_dat[15]
.sym 15228 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[60]_new_
.sym 15229 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15236 adr[5]
.sym 15237 adr[2]
.sym 15238 adr[6]
.sym 15239 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 15240 adr[2]
.sym 15241 dat[15]
.sym 15242 adr[7]
.sym 15243 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 15244 adr[2]
.sym 15246 adr[7]
.sym 15247 $PACKER_VCC_NET
.sym 15250 servant.mdu_rs1[30]
.sym 15251 $PACKER_VCC_NET
.sym 15252 servant.wb_timer_rdt[10]
.sym 15254 servant.wb_timer_rdt[11]
.sym 15255 wb_mem_dat[8]
.sym 15256 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15257 wb_mem_dat[10]
.sym 15264 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15266 servant.mdu_rs1[30]
.sym 15267 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[3]
.sym 15269 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15271 servant.wb_dbus_ack
.sym 15274 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 15275 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15276 servant.wb_timer_rdt[10]
.sym 15278 servant.wb_timer_rdt[11]
.sym 15279 wb_mem_dat[12]
.sym 15280 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 15282 dat[7]
.sym 15283 wb_mem_rdt[6]
.sym 15286 servant.wb_timer_rdt[6]
.sym 15289 servant.mdu_rs1[31]
.sym 15292 servant.mdu_rs1[31]
.sym 15294 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15295 wb_mem_dat[11]
.sym 15297 servant.mdu_rs1[31]
.sym 15298 servant.wb_timer_rdt[11]
.sym 15299 servant.mdu_rs1[30]
.sym 15300 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 15304 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15305 servant.wb_dbus_ack
.sym 15306 wb_mem_dat[11]
.sym 15310 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15311 dat[7]
.sym 15312 servant.wb_dbus_ack
.sym 15315 servant.wb_timer_rdt[10]
.sym 15316 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 15317 servant.mdu_rs1[31]
.sym 15318 servant.mdu_rs1[30]
.sym 15322 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[3]
.sym 15324 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15333 servant.mdu_rs1[30]
.sym 15334 wb_mem_rdt[6]
.sym 15335 servant.wb_timer_rdt[6]
.sym 15336 servant.mdu_rs1[31]
.sym 15340 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15341 servant.wb_dbus_ack
.sym 15342 wb_mem_dat[12]
.sym 15343 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 15344 i_clk$SB_IO_IN_$glb_clk
.sym 15348 servant.wb_timer_rdt[2]
.sym 15349 servant.wb_timer_rdt[3]
.sym 15350 servant.wb_timer_rdt[4]
.sym 15351 servant.wb_timer_rdt[5]
.sym 15352 servant.wb_timer_rdt[6]
.sym 15353 servant.wb_timer_rdt[7]
.sym 15358 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15359 wb_mem_rdt[7]
.sym 15361 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 15363 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[3]
.sym 15365 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 15366 $abc$9738$techmap$techmap2035\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 15367 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 15369 dat[7]
.sym 15370 servant.wb_timer_rdt[14]
.sym 15372 servant.wb_timer_rdt[15]
.sym 15374 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 15375 servant.wb_timer_rdt[6]
.sym 15378 servant.mdu_rs1[31]
.sym 15381 wb_mem_dat[16]
.sym 15387 servant.cpu.cpu.rd_addr[3]
.sym 15388 servant.cpu.cpu.rd_addr[2]
.sym 15389 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 15391 servant.cpu.cpu.rd_addr[4]
.sym 15394 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 15395 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 15398 wb_mem_rdt[5]
.sym 15399 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 15400 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 15402 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 15403 servant.mdu_rs1[30]
.sym 15404 servant.wb_ibus_ack
.sym 15405 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15407 servant.wb_timer_rdt[4]
.sym 15408 servant.wb_timer_rdt[5]
.sym 15415 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 15416 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15417 servant.mdu_rs1[31]
.sym 15421 servant.wb_ibus_ack
.sym 15422 servant.cpu.cpu.rd_addr[4]
.sym 15423 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 15426 servant.wb_ibus_ack
.sym 15427 servant.cpu.cpu.rd_addr[3]
.sym 15428 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 15434 servant.wb_timer_rdt[4]
.sym 15438 servant.wb_ibus_ack
.sym 15440 servant.cpu.cpu.rd_addr[2]
.sym 15441 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 15445 servant.wb_ibus_ack
.sym 15446 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15447 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 15450 servant.mdu_rs1[31]
.sym 15451 servant.mdu_rs1[30]
.sym 15452 servant.wb_timer_rdt[5]
.sym 15453 wb_mem_rdt[5]
.sym 15456 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15458 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 15462 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 15463 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15466 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8395
.sym 15467 i_clk$SB_IO_IN_$glb_clk
.sym 15469 servant.wb_timer_rdt[8]
.sym 15470 servant.wb_timer_rdt[9]
.sym 15471 servant.wb_timer_rdt[10]
.sym 15472 servant.wb_timer_rdt[11]
.sym 15473 servant.wb_timer_rdt[12]
.sym 15474 servant.wb_timer_rdt[13]
.sym 15475 servant.wb_timer_rdt[14]
.sym 15476 servant.wb_timer_rdt[15]
.sym 15478 servant.wb_timer_rdt[5]
.sym 15480 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[12]_new_inv_
.sym 15482 servant.wb_timer_rdt[6]
.sym 15483 servant.wb_timer_rdt[0]
.sym 15485 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 15486 servant.wb_timer_rdt[7]
.sym 15488 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 15489 adr[9]
.sym 15490 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 15492 servant.cpu.cpu.bufreg_en
.sym 15493 wb_mem_dat[8]
.sym 15494 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 15495 servant.wb_timer_rdt[23]
.sym 15496 servant.cpu.cpu.rd_addr[1]
.sym 15497 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 15498 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15499 wb_mem_rdt[13]
.sym 15500 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 15501 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 15502 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15503 adr[3]
.sym 15504 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15510 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15512 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 15513 servant.wb_dbus_ack
.sym 15516 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15517 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 15518 servant.mdu_rs1[30]
.sym 15520 wb_mem_dat[9]
.sym 15521 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15523 servant.mdu_rs1[30]
.sym 15524 servant.mdu_rs1[31]
.sym 15526 servant.wb_timer_rdt[8]
.sym 15529 wb_mem_dat[10]
.sym 15532 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15533 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 15534 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 15535 servant.wb_timer_rdt[9]
.sym 15536 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 15537 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15539 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15540 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 15555 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15556 wb_mem_dat[10]
.sym 15558 servant.wb_dbus_ack
.sym 15561 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 15562 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 15563 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 15564 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15567 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15568 servant.wb_dbus_ack
.sym 15570 wb_mem_dat[9]
.sym 15573 servant.mdu_rs1[31]
.sym 15574 servant.wb_timer_rdt[9]
.sym 15575 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 15576 servant.mdu_rs1[30]
.sym 15579 servant.wb_timer_rdt[8]
.sym 15580 servant.mdu_rs1[31]
.sym 15581 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 15582 servant.mdu_rs1[30]
.sym 15585 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 15586 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15587 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 15588 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15589 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15592 servant.wb_timer_rdt[16]
.sym 15593 servant.wb_timer_rdt[17]
.sym 15594 servant.wb_timer_rdt[18]
.sym 15595 servant.wb_timer_rdt[19]
.sym 15596 servant.wb_timer_rdt[20]
.sym 15597 servant.wb_timer_rdt[21]
.sym 15598 servant.wb_timer_rdt[22]
.sym 15599 servant.wb_timer_rdt[23]
.sym 15603 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 15607 servant.wb_dbus_ack
.sym 15609 servant.wb_timer_rdt[15]
.sym 15610 wb_mem_dat[16]
.sym 15611 servant.wb_timer_rdt[8]
.sym 15616 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15617 $PACKER_VCC_NET
.sym 15618 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 15619 servant.wb_timer_rdt[21]
.sym 15620 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15621 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15622 servant.wb_timer_rdt[25]
.sym 15624 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15626 servant.wb_timer_rdt[27]
.sym 15627 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 15635 $abc$9738$new_n1451_
.sym 15636 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 15638 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15639 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[29]_new_
.sym 15640 $abc$9738$new_n1459_
.sym 15641 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 15643 wb_mem_rdt[20]
.sym 15644 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6658[1]_new_inv_
.sym 15645 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 15648 $abc$9738$new_n1452_
.sym 15649 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15650 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[93]_new_
.sym 15651 servant.wb_ibus_ack
.sym 15654 wb_mem_rdt[14]
.sym 15655 servant.cpu.rreg0[1]
.sym 15657 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 15658 servant.cpu.rreg0[0]
.sym 15659 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[60]_new_
.sym 15660 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 15661 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 15662 wb_mem_rdt[13]
.sym 15664 wb_mem_rdt[12]
.sym 15666 wb_mem_rdt[13]
.sym 15667 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 15668 servant.wb_ibus_ack
.sym 15673 servant.cpu.rreg0[1]
.sym 15674 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 15675 servant.wb_ibus_ack
.sym 15678 $abc$9738$new_n1451_
.sym 15679 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[60]_new_
.sym 15680 $abc$9738$new_n1452_
.sym 15681 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 15684 $abc$9738$new_n1459_
.sym 15685 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6658[1]_new_inv_
.sym 15686 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[93]_new_
.sym 15687 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[29]_new_
.sym 15690 servant.wb_ibus_ack
.sym 15691 wb_mem_rdt[14]
.sym 15692 servant.cpu.rreg0[0]
.sym 15696 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 15697 wb_mem_rdt[12]
.sym 15699 servant.wb_ibus_ack
.sym 15702 servant.wb_ibus_ack
.sym 15703 wb_mem_rdt[20]
.sym 15705 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15710 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 15711 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15712 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15715 servant.wb_timer_rdt[24]
.sym 15716 servant.wb_timer_rdt[25]
.sym 15717 servant.wb_timer_rdt[26]
.sym 15718 servant.wb_timer_rdt[27]
.sym 15719 servant.wb_timer_rdt[28]
.sym 15720 servant.wb_timer_rdt[29]
.sym 15721 servant.wb_timer_rdt[30]
.sym 15722 servant.wb_timer_rdt[31]
.sym 15728 servant.wb_timer_rdt[22]
.sym 15730 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 15731 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 15732 servant.wb_timer_rdt[23]
.sym 15736 servant.wb_timer_rdt[17]
.sym 15738 servant.wb_timer_rdt[18]
.sym 15739 wb_mem_dat[30]
.sym 15740 $abc$9738$new_n1429_
.sym 15741 servant.cpu.rreg0[1]
.sym 15742 servant.wb_timer_rdt[29]
.sym 15743 $PACKER_VCC_NET
.sym 15744 $abc$9738$new_n1422_
.sym 15746 $abc$9738$new_n1444_
.sym 15747 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 15748 servant.mdu_rs1[30]
.sym 15749 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15750 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 15756 wb_mem_dat[20]
.sym 15757 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[2]
.sym 15758 servant.cpu.cpu.decode.opcode[0]
.sym 15759 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15760 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[6]
.sym 15761 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 15762 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15763 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 15764 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15765 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[6]
.sym 15766 servant.cpu.cpu.immdec.imm7
.sym 15767 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15768 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 15769 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 15770 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15771 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 15773 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 15780 servant.cpu.cpu.branch_op
.sym 15781 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 15783 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$568_Y_new_
.sym 15784 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 15786 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 15787 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 15789 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[6]
.sym 15790 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15791 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[6]
.sym 15792 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15796 wb_mem_dat[20]
.sym 15797 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 15801 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15802 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 15803 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15804 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 15807 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15808 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 15809 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 15813 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15814 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15815 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 15816 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 15819 servant.cpu.cpu.branch_op
.sym 15820 servant.cpu.cpu.decode.opcode[0]
.sym 15821 servant.cpu.cpu.immdec.imm7
.sym 15822 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$568_Y_new_
.sym 15825 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 15826 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[2]
.sym 15827 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15828 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15831 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 15832 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 15833 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 15834 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15838 $PACKER_VCC_NET
.sym 15839 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6156[1]_new_inv_
.sym 15840 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[0]_new_inv_
.sym 15841 $abc$9738$new_n1423_
.sym 15842 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[18]_new_
.sym 15843 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 15844 wb_mem_dat[30]
.sym 15845 $abc$9738$new_n1276_
.sym 15847 servant.wb_timer_rdt[29]
.sym 15850 wb_mem_dat[20]
.sym 15851 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[2]
.sym 15852 servant.cpu.cpu.decode.opcode[0]
.sym 15853 servant.wb_timer_rdt[27]
.sym 15854 dat[20]
.sym 15855 wb_mem_dat[20]
.sym 15857 servant.wb_timer_rdt[24]
.sym 15859 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 15860 wb_mem_rdt[20]
.sym 15861 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[6]
.sym 15864 servant.wb_timer_rdt[27]
.sym 15865 servant.mdu_rs1[31]
.sym 15866 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 15867 $abc$9738$new_n1288_
.sym 15868 wb_mem_dat[16]
.sym 15869 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 15870 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 15871 $PACKER_VCC_NET
.sym 15872 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 15879 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[8]
.sym 15880 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 15881 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 15882 $abc$9738$new_n1423_
.sym 15883 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[71]_new_
.sym 15885 $abc$9738$new_n1497_
.sym 15886 servant.wb_timer_rdt[31]
.sym 15888 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15889 servant.mdu_rs1[31]
.sym 15890 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15891 $abc$9738$new_n1496_
.sym 15892 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15893 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15894 servant.wb_dbus_ack
.sym 15896 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 15898 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 15899 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[18]_new_
.sym 15902 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[23]_new_
.sym 15903 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 15904 $abc$9738$new_n1422_
.sym 15906 wb_mem_rdt[31]
.sym 15907 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 15908 servant.mdu_rs1[30]
.sym 15909 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[50]_new_
.sym 15912 $abc$9738$new_n1497_
.sym 15913 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[50]_new_
.sym 15914 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[18]_new_
.sym 15915 $abc$9738$new_n1496_
.sym 15919 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[8]
.sym 15920 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15924 servant.mdu_rs1[30]
.sym 15925 servant.mdu_rs1[31]
.sym 15926 wb_mem_rdt[31]
.sym 15927 servant.wb_timer_rdt[31]
.sym 15932 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 15933 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15936 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15937 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 15938 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 15939 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 15942 $abc$9738$new_n1423_
.sym 15943 $abc$9738$new_n1422_
.sym 15944 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[23]_new_
.sym 15945 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[71]_new_
.sym 15948 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 15949 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 15955 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 15956 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 15957 servant.wb_dbus_ack
.sym 15958 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 15959 i_clk$SB_IO_IN_$glb_clk
.sym 15961 servant.cpu.cpu.immdec.imm30_25[4]
.sym 15962 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[16]_new_
.sym 15963 wb_mem_rdt[21]
.sym 15964 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 15965 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[5]_new_inv_
.sym 15966 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 15967 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[8]_new_inv_
.sym 15968 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[23]_new_
.sym 15974 wb_mem_dat[30]
.sym 15975 dat[28]
.sym 15976 $abc$9738$new_n1423_
.sym 15977 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 15978 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15979 dat[27]
.sym 15980 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 15981 dat[30]
.sym 15982 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 15983 dat[21]
.sym 15984 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 15985 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 15986 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 15987 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 15989 servant.cpu.cpu.rd_addr[1]
.sym 15990 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 15991 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 15992 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 15993 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 15994 $abc$9738$new_n1505_
.sym 15995 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 15996 servant.cpu.cpu.branch_op
.sym 16003 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 16004 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$569_Y_new_inv_
.sym 16005 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[13]_new_inv_
.sym 16006 $abc$9738$new_n1287_
.sym 16007 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[7]_new_inv_
.sym 16008 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 16009 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 16010 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[2]_new_inv_
.sym 16013 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 16014 servant.wb_ibus_ack
.sym 16015 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16016 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[26]_new_
.sym 16017 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 16018 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 16020 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 16021 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 16022 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 16025 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[12]_new_inv_
.sym 16026 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 16027 $abc$9738$new_n1288_
.sym 16029 wb_mem_rdt[30]
.sym 16030 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 16032 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[10]_new_inv_
.sym 16035 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16037 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 16038 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[7]_new_inv_
.sym 16041 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 16042 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16043 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[12]_new_inv_
.sym 16047 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 16049 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16050 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[10]_new_inv_
.sym 16054 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16055 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[2]_new_inv_
.sym 16056 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 16059 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 16060 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 16061 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 16062 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 16066 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$569_Y_new_inv_
.sym 16067 servant.wb_ibus_ack
.sym 16068 wb_mem_rdt[30]
.sym 16071 $abc$9738$new_n1287_
.sym 16072 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[26]_new_
.sym 16073 $abc$9738$new_n1288_
.sym 16074 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 16077 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 16079 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[13]_new_inv_
.sym 16080 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16081 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 16082 i_clk$SB_IO_IN_$glb_clk
.sym 16084 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 16085 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6626[1]_new_inv_
.sym 16086 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[9]_new_inv_
.sym 16087 servant.cpu.cpu.csr.mcause3_0[1]
.sym 16088 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[25]_new_
.sym 16089 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 16090 servant.cpu.cpu.csr.mcause3_0[0]
.sym 16091 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[11]_new_inv_
.sym 16096 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 16097 dat[17]
.sym 16100 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 16102 dat[20]
.sym 16104 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 16105 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 16107 wb_mem_rdt[21]
.sym 16109 wb_mem_rdt[26]
.sym 16110 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 16111 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 16112 $abc$9738$auto$rtlil.cc:1969:NotGate$9642
.sym 16113 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16115 $abc$9738$new_n1504_
.sym 16119 servant.wb_timer_rdt[25]
.sym 16126 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 16127 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 16128 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 16130 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 16134 wb_mem_rdt[20]
.sym 16135 wb_mem_rdt[21]
.sym 16137 servant.cpu.cpu.rs2_addr[1]
.sym 16140 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16141 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 16142 servant.cpu.cpu.rs2_addr[0]
.sym 16145 servant.cpu.cpu.rs2_addr[2]
.sym 16146 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 16147 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 16149 servant.wb_ibus_ack
.sym 16152 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16155 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 16156 servant.cpu.cpu.branch_op
.sym 16158 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16159 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 16164 servant.cpu.cpu.rs2_addr[1]
.sym 16166 servant.wb_ibus_ack
.sym 16167 wb_mem_rdt[20]
.sym 16171 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 16173 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 16176 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 16178 servant.wb_ibus_ack
.sym 16179 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16182 servant.cpu.cpu.rs2_addr[2]
.sym 16183 servant.wb_ibus_ack
.sym 16185 wb_mem_rdt[21]
.sym 16189 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 16191 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16194 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 16196 servant.cpu.cpu.branch_op
.sym 16197 servant.cpu.cpu.rs2_addr[0]
.sym 16201 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16202 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 16204 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 16205 i_clk$SB_IO_IN_$glb_clk
.sym 16207 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[6]_new_inv_
.sym 16208 wb_mem_rdt[22]
.sym 16209 $abc$9738$new_n1281_
.sym 16210 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[22]_new_
.sym 16211 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 16212 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[19]_new_
.sym 16213 servant.cpu.cpu.decode.op22
.sym 16214 servant.cpu.cpu.decode.op26
.sym 16220 servant.cpu.cpu.csr.mcause3_0[0]
.sym 16221 dat[26]
.sym 16222 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 16223 dat[23]
.sym 16224 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 16225 adr[6]
.sym 16227 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 16229 dat[29]
.sym 16230 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 16233 servant.cpu.rreg0[1]
.sym 16234 servant.cpu.cpu.rs2_addr[4]
.sym 16239 $abc$9738$new_n1444_
.sym 16241 servant.mdu_rs1[30]
.sym 16248 servant.cpu.cpu.rs2_addr[2]
.sym 16249 servant.cpu.rreg0[2]
.sym 16250 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[3]_new_inv_
.sym 16251 servant.cpu.cpu.rs2_addr[4]
.sym 16254 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$562_Y_new_inv_
.sym 16256 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[67]_new_
.sym 16257 servant.cpu.raddr[9]
.sym 16259 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 16262 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 16263 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16264 $abc$9738$new_n1505_
.sym 16265 servant.wb_ibus_ack
.sym 16266 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 16267 servant.cpu.rreg0[3]
.sym 16268 servant.cpu.rreg0[4]
.sym 16269 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[19]_new_
.sym 16270 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 16271 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 16274 servant.cpu.rf_ram_if.rcnt[0]
.sym 16275 $abc$9738$new_n1504_
.sym 16278 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 16281 servant.cpu.rreg0[4]
.sym 16282 servant.cpu.cpu.rs2_addr[4]
.sym 16283 servant.cpu.raddr[9]
.sym 16284 servant.cpu.rf_ram_if.rcnt[0]
.sym 16287 servant.wb_ibus_ack
.sym 16289 servant.cpu.rreg0[3]
.sym 16290 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 16293 $abc$9738$new_n1505_
.sym 16294 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[19]_new_
.sym 16295 $abc$9738$new_n1504_
.sym 16296 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[67]_new_
.sym 16299 servant.wb_ibus_ack
.sym 16300 servant.cpu.rreg0[4]
.sym 16301 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 16306 servant.wb_ibus_ack
.sym 16307 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$562_Y_new_inv_
.sym 16308 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 16311 servant.cpu.rreg0[2]
.sym 16312 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 16313 servant.wb_ibus_ack
.sym 16317 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 16318 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 16319 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[3]_new_inv_
.sym 16323 servant.cpu.rf_ram_if.rcnt[0]
.sym 16324 servant.cpu.cpu.rs2_addr[2]
.sym 16325 servant.cpu.rreg0[2]
.sym 16326 servant.cpu.raddr[9]
.sym 16327 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 16328 i_clk$SB_IO_IN_$glb_clk
.sym 16330 $abc$9738$auto$rtlil.cc:1969:NotGate$9642
.sym 16332 servant.cpu.rf_ram_if.rdata0[1]
.sym 16334 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16343 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 16344 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 16345 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 16347 servant.cpu.cpu.decode.op26
.sym 16348 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 16353 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[6]
.sym 16365 servant.mdu_rs1[31]
.sym 16375 servant.cpu.cpu.rs2_addr[3]
.sym 16380 wb_mem_rdt[22]
.sym 16381 servant.cpu.rf_ram_if.rcnt[0]
.sym 16382 servant.cpu.rreg0[3]
.sym 16388 servant.cpu.raddr[9]
.sym 16389 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 16391 servant.wb_ibus_ack
.sym 16394 servant.cpu.cpu.rs2_addr[4]
.sym 16397 servant.cpu.rf_ram_if.rdata0[1]
.sym 16398 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 16399 servant.cpu.cpu.rs2_addr[3]
.sym 16404 servant.wb_ibus_ack
.sym 16405 servant.cpu.cpu.rs2_addr[3]
.sym 16406 wb_mem_rdt[22]
.sym 16412 servant.cpu.rf_ram_if.rdata0[1]
.sym 16428 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 16430 servant.wb_ibus_ack
.sym 16431 servant.cpu.cpu.rs2_addr[4]
.sym 16434 servant.cpu.rf_ram_if.rcnt[0]
.sym 16435 servant.cpu.cpu.rs2_addr[3]
.sym 16436 servant.cpu.raddr[9]
.sym 16437 servant.cpu.rreg0[3]
.sym 16450 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8494
.sym 16451 i_clk$SB_IO_IN_$glb_clk
.sym 16462 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 16463 servant.cpu.raddr[7]
.sym 16470 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 16480 servant.cpu.rdata[1]
.sym 16497 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 16519 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777
.sym 16553 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 16554 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[0]_new_inv_
.sym 16555 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[22]_new_
.sym 16556 $abc$9738$techmap$techmap2018\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 16557 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[2]_new_inv_
.sym 16558 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 16559 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 16560 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 16577 $PACKER_VCC_NET
.sym 16601 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[3]
.sym 16603 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16613 tx_to_ble.data_index[2]
.sym 16620 tx_to_ble.data_index[0]
.sym 16626 tx_to_ble.data_index[1]
.sym 16627 $nextpnr_ICESTORM_LC_6$O
.sym 16630 tx_to_ble.data_index[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$1784.C[2]
.sym 16635 tx_to_ble.data_index[1]
.sym 16640 tx_to_ble.data_index[2]
.sym 16643 $auto$alumacc.cc:474:replace_alu$1784.C[2]
.sym 16648 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16649 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[3]
.sym 16681 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[17]_new_
.sym 16682 tx_to_ble.data_index[0]
.sym 16683 tx_to_ble.data_index[2]
.sym 16684 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 16685 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 16686 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16687 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 16688 tx_to_ble.data_index[1]
.sym 16697 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 16706 $PACKER_VCC_NET
.sym 16710 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 16716 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16721 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 16725 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 16729 $abc$9738$ram.we[0]_new_inv_
.sym 16735 $abc$9738$new_n953_
.sym 16736 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 16738 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16741 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 16743 tx_to_ble.data_index[1]
.sym 16744 tx_to_ble.state[0]
.sym 16745 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[17]_new_
.sym 16758 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[12]
.sym 16759 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 16760 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[13]
.sym 16764 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[11]
.sym 16766 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[8]
.sym 16768 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16780 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 16792 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 16794 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16798 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[12]
.sym 16799 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16812 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 16816 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16818 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[8]
.sym 16821 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16822 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[11]
.sym 16833 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16836 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[13]
.sym 16840 $abc$9738$new_n1257_
.sym 16841 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[72]_new_
.sym 16842 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 16843 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 16844 $abc$9738$new_n1203_
.sym 16845 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[70]_new_
.sym 16846 $abc$9738$new_n953_
.sym 16847 $abc$9738$new_n1221_
.sym 16854 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 16855 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 16856 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16858 $PACKER_VCC_NET
.sym 16859 adr[9]
.sym 16862 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[8]
.sym 16863 tx_to_ble.data_index[2]
.sym 16867 adr[9]
.sym 16870 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16871 $abc$9738$new_n1406_
.sym 16875 $PACKER_VCC_NET
.sym 16881 data_to_ble[4]
.sym 16882 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 16883 $abc$9738$new_n1392_
.sym 16884 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 16885 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 16886 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 16887 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[80]_new_
.sym 16889 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[16]_new_
.sym 16891 tx_to_ble.data_index[2]
.sym 16892 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 16893 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[24]_new_
.sym 16894 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16895 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16896 data_to_ble[7]
.sym 16897 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 16898 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[72]_new_
.sym 16899 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 16900 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 16903 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 16906 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 16907 data_to_ble[3]
.sym 16909 $abc$9738$new_n1203_
.sym 16910 $abc$9738$new_n1204_
.sym 16911 $abc$9738$new_n953_
.sym 16914 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 16917 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 16920 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 16921 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16922 $abc$9738$new_n953_
.sym 16923 data_to_ble[7]
.sym 16926 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 16927 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[24]_new_
.sym 16928 $abc$9738$new_n1392_
.sym 16929 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[72]_new_
.sym 16932 $abc$9738$new_n953_
.sym 16933 data_to_ble[4]
.sym 16934 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 16935 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16938 $abc$9738$new_n1204_
.sym 16939 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[16]_new_
.sym 16940 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[80]_new_
.sym 16941 $abc$9738$new_n1203_
.sym 16944 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 16945 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 16946 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 16947 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 16950 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 16951 data_to_ble[3]
.sym 16952 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 16953 $abc$9738$new_n953_
.sym 16956 tx_to_ble.data_index[2]
.sym 16957 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 16958 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 16960 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 16961 i_clk$SB_IO_IN_$glb_clk
.sym 16963 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[26]_new_
.sym 16964 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[74]_new_
.sym 16965 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 16966 $abc$9738$new_n1209_
.sym 16967 rx_from_ble.state[1]
.sym 16968 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[1]_new_inv_
.sym 16969 $abc$9738$new_n1251_
.sym 16970 $abc$9738$auto$rtlil.cc:1969:NotGate$9670
.sym 16975 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 16976 tx_to_ble.state[1]
.sym 16977 dat[6]
.sym 16979 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 16980 $abc$9738$new_n1221_
.sym 16981 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 16984 $PACKER_GND_NET
.sym 16985 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 16986 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 16988 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[49]_new_
.sym 16990 $abc$9738$new_n1264_
.sym 16993 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 16994 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 16995 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 16996 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17005 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 17006 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[28]_new_
.sym 17008 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 17009 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 17010 $abc$9738$new_n953_
.sym 17012 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 17014 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 17015 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 17016 data_to_ble[2]
.sym 17018 tx_to_ble.data_index[1]
.sym 17019 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 17020 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6278[1]_new_inv_
.sym 17021 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[74]_new_
.sym 17022 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 17023 tx_to_ble.data_index[2]
.sym 17024 tx_to_ble.data_index[0]
.sym 17025 $abc$9738$new_n1252_
.sym 17026 data_to_ble[6]
.sym 17028 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[26]_new_
.sym 17029 $abc$9738$new_n1251_
.sym 17030 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 17031 $abc$9738$new_n1406_
.sym 17034 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[60]_new_
.sym 17035 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 17037 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 17038 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 17040 tx_to_ble.data_index[2]
.sym 17043 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 17044 $abc$9738$new_n953_
.sym 17045 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 17046 data_to_ble[6]
.sym 17049 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6278[1]_new_inv_
.sym 17050 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[26]_new_
.sym 17051 $abc$9738$new_n1406_
.sym 17052 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[74]_new_
.sym 17055 tx_to_ble.data_index[1]
.sym 17056 tx_to_ble.data_index[0]
.sym 17057 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 17058 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 17061 $abc$9738$new_n953_
.sym 17062 data_to_ble[2]
.sym 17063 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 17064 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 17067 tx_to_ble.data_index[1]
.sym 17068 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 17069 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 17070 tx_to_ble.data_index[0]
.sym 17073 $abc$9738$new_n1251_
.sym 17074 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[60]_new_
.sym 17075 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[28]_new_
.sym 17076 $abc$9738$new_n1252_
.sym 17079 tx_to_ble.data_index[2]
.sym 17081 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 17082 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 17083 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 17084 i_clk$SB_IO_IN_$glb_clk
.sym 17086 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6278[1]_new_inv_
.sym 17087 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6197[1]_new_inv_
.sym 17088 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 17089 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 17090 $abc$9738$new_n1475_
.sym 17091 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[73]_new_
.sym 17092 $abc$9738$new_n1263_
.sym 17093 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 17097 servant.wb_timer_rdt[22]
.sym 17098 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[12]
.sym 17099 $abc$9738$techmap\rx_from_ble.$procmux$1154_Y[1]_new_
.sym 17100 $abc$9738$new_n959_
.sym 17102 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17104 $PACKER_VCC_NET
.sym 17106 rx_from_ble.state[0]
.sym 17107 tx_active
.sym 17108 tx_to_ble.state[1]
.sym 17109 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7651
.sym 17112 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 17114 dat[7]
.sym 17116 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 17117 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 17118 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 17120 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[60]_new_
.sym 17121 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 17128 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[31]_new_
.sym 17129 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[15]_new_inv_
.sym 17132 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[62]_new_
.sym 17133 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[30]_new_
.sym 17134 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 17138 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[25]_new_
.sym 17141 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 17142 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 17143 $abc$9738$new_n1476_
.sym 17144 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6197[1]_new_inv_
.sym 17145 $abc$9738$new_n1399_
.sym 17147 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17148 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[73]_new_
.sym 17149 $abc$9738$new_n1263_
.sym 17150 $abc$9738$new_n1264_
.sym 17152 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 17153 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 17155 $abc$9738$new_n1475_
.sym 17157 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 17160 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[25]_new_
.sym 17161 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[73]_new_
.sym 17162 $abc$9738$new_n1399_
.sym 17163 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6197[1]_new_inv_
.sym 17167 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 17169 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17172 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 17173 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[31]_new_
.sym 17174 $abc$9738$new_n1476_
.sym 17175 $abc$9738$new_n1475_
.sym 17180 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 17181 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17186 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17190 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 17192 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 17193 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[15]_new_inv_
.sym 17196 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17199 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 17202 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[62]_new_
.sym 17203 $abc$9738$new_n1263_
.sym 17204 $abc$9738$new_n1264_
.sym 17205 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[30]_new_
.sym 17209 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[49]_new_
.sym 17210 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 17211 dat[10]
.sym 17212 dat[13]
.sym 17213 dat[14]
.sym 17214 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 17215 dat[15]
.sym 17216 dat[8]
.sym 17222 $PACKER_VCC_NET
.sym 17227 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[6]
.sym 17231 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 17235 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 17237 dat[1]
.sym 17243 servant.wb_timer_rdt[5]
.sym 17244 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 17250 wb_mem_dat[13]
.sym 17251 servant.wb_timer_rdt[14]
.sym 17254 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 17256 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 17262 wb_mem_dat[15]
.sym 17263 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 17264 servant.wb_dbus_ack
.sym 17268 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 17269 wb_mem_rdt[14]
.sym 17270 servant.mdu_rs1[31]
.sym 17273 wb_mem_rdt[13]
.sym 17274 wb_mem_rdt[12]
.sym 17275 wb_mem_dat[14]
.sym 17276 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 17278 servant.wb_timer_rdt[12]
.sym 17280 servant.wb_timer_rdt[13]
.sym 17281 servant.mdu_rs1[30]
.sym 17283 wb_mem_dat[14]
.sym 17284 servant.wb_dbus_ack
.sym 17285 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 17289 servant.wb_dbus_ack
.sym 17290 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 17291 wb_mem_dat[15]
.sym 17295 servant.mdu_rs1[30]
.sym 17296 servant.wb_timer_rdt[14]
.sym 17297 servant.mdu_rs1[31]
.sym 17298 wb_mem_rdt[14]
.sym 17307 servant.mdu_rs1[31]
.sym 17308 wb_mem_rdt[12]
.sym 17309 servant.mdu_rs1[30]
.sym 17310 servant.wb_timer_rdt[12]
.sym 17314 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 17315 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 17319 servant.mdu_rs1[31]
.sym 17320 wb_mem_rdt[13]
.sym 17321 servant.mdu_rs1[30]
.sym 17322 servant.wb_timer_rdt[13]
.sym 17325 servant.wb_dbus_ack
.sym 17326 wb_mem_dat[13]
.sym 17328 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 17329 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 17330 i_clk$SB_IO_IN_$glb_clk
.sym 17332 $abc$9738$new_n1028_
.sym 17333 servant.timer.mtimecmp[5]
.sym 17334 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 17335 servant.timer.mtimecmp[3]
.sym 17336 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 17337 servant.timer.mtimecmp[0]
.sym 17338 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 17339 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 17344 wb_mem_dat[13]
.sym 17345 servant.wb_timer_rdt[14]
.sym 17347 dat[13]
.sym 17348 wb_mem_dat[14]
.sym 17350 adr[4]
.sym 17357 wb_mem_dat[8]
.sym 17361 dat[0]
.sym 17362 $PACKER_VCC_NET
.sym 17364 servant.wb_timer_rdt[12]
.sym 17366 servant.wb_timer_rdt[13]
.sym 17367 wb_mem_dat[12]
.sym 17373 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 17375 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 17376 servant.wb_dbus_ack
.sym 17385 wb_mem_rdt[7]
.sym 17387 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 17388 servant.wb_timer_rdt[7]
.sym 17389 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 17391 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 17393 servant.mdu_rs1[31]
.sym 17396 wb_mem_dat[16]
.sym 17398 wb_mem_dat[8]
.sym 17399 servant.mdu_rs1[30]
.sym 17403 servant.wb_timer_rdt[15]
.sym 17406 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 17407 servant.wb_timer_rdt[15]
.sym 17408 servant.mdu_rs1[31]
.sym 17409 servant.mdu_rs1[30]
.sym 17419 servant.wb_dbus_ack
.sym 17420 wb_mem_dat[8]
.sym 17421 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 17431 wb_mem_dat[16]
.sym 17432 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 17433 servant.wb_dbus_ack
.sym 17437 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 17439 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 17442 servant.mdu_rs1[31]
.sym 17443 servant.mdu_rs1[30]
.sym 17444 servant.wb_timer_rdt[7]
.sym 17445 wb_mem_rdt[7]
.sym 17452 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17455 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[1]
.sym 17456 $abc$9738$new_n1044_
.sym 17457 servant.timer.mtimecmp[1]
.sym 17458 servant.timer.mtimecmp[4]
.sym 17459 servant.timer.mtimecmp[2]
.sym 17460 $abc$9738$auto$alumacc.cc:490:replace_alu$1740[2]_new_
.sym 17461 servant.timer.mtimecmp[15]
.sym 17462 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[2]
.sym 17468 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 17471 adr[3]
.sym 17472 servant.wb_dbus_ack
.sym 17475 servant.wb_timer_rdt[0]
.sym 17479 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 17480 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17482 $abc$9738$auto$alumacc.cc:490:replace_alu$1740[2]_new_
.sym 17485 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 17487 $PACKER_VCC_NET
.sym 17488 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17489 $abc$9738$ram.we[1]_new_inv_
.sym 17490 servant.wb_timer_rdt[11]
.sym 17503 servant.wb_timer_rdt[0]
.sym 17504 servant.wb_timer_rdt[1]
.sym 17515 servant.wb_timer_rdt[3]
.sym 17516 servant.wb_timer_rdt[4]
.sym 17522 servant.wb_timer_rdt[2]
.sym 17525 servant.wb_timer_rdt[5]
.sym 17526 servant.wb_timer_rdt[6]
.sym 17527 servant.wb_timer_rdt[7]
.sym 17528 $nextpnr_ICESTORM_LC_8$O
.sym 17530 servant.wb_timer_rdt[0]
.sym 17534 $auto$alumacc.cc:474:replace_alu$1799.C[2]
.sym 17537 servant.wb_timer_rdt[1]
.sym 17540 $auto$alumacc.cc:474:replace_alu$1799.C[3]
.sym 17542 servant.wb_timer_rdt[2]
.sym 17544 $auto$alumacc.cc:474:replace_alu$1799.C[2]
.sym 17546 $auto$alumacc.cc:474:replace_alu$1799.C[4]
.sym 17549 servant.wb_timer_rdt[3]
.sym 17550 $auto$alumacc.cc:474:replace_alu$1799.C[3]
.sym 17552 $auto$alumacc.cc:474:replace_alu$1799.C[5]
.sym 17555 servant.wb_timer_rdt[4]
.sym 17556 $auto$alumacc.cc:474:replace_alu$1799.C[4]
.sym 17558 $auto$alumacc.cc:474:replace_alu$1799.C[6]
.sym 17560 servant.wb_timer_rdt[5]
.sym 17562 $auto$alumacc.cc:474:replace_alu$1799.C[5]
.sym 17564 $auto$alumacc.cc:474:replace_alu$1799.C[7]
.sym 17566 servant.wb_timer_rdt[6]
.sym 17568 $auto$alumacc.cc:474:replace_alu$1799.C[6]
.sym 17570 $auto$alumacc.cc:474:replace_alu$1799.C[8]
.sym 17572 servant.wb_timer_rdt[7]
.sym 17574 $auto$alumacc.cc:474:replace_alu$1799.C[7]
.sym 17576 i_clk$SB_IO_IN_$glb_clk
.sym 17577 wb_rst_$glb_sr
.sym 17578 servant.timer.mtimecmp[12]
.sym 17579 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 17580 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 17581 servant.timer.mtimecmp[9]
.sym 17582 servant.timer.mtimecmp[10]
.sym 17583 $abc$9738$new_n1047_
.sym 17584 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[9]
.sym 17585 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[15]
.sym 17590 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 17594 servant.wb_timer_rdt[1]
.sym 17595 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[2]
.sym 17596 servant.wb_timer_rdt[2]
.sym 17597 $PACKER_VCC_NET
.sym 17598 servant.wb_timer_rdt[3]
.sym 17600 servant.wb_timer_rdt[4]
.sym 17603 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 17604 adr[5]
.sym 17605 adr[6]
.sym 17608 adr[6]
.sym 17610 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 17611 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 17612 wb_mem_dat[11]
.sym 17613 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 17614 $auto$alumacc.cc:474:replace_alu$1799.C[8]
.sym 17620 servant.wb_timer_rdt[9]
.sym 17621 servant.wb_timer_rdt[10]
.sym 17630 servant.wb_timer_rdt[11]
.sym 17631 servant.wb_timer_rdt[12]
.sym 17635 servant.wb_timer_rdt[8]
.sym 17640 servant.wb_timer_rdt[13]
.sym 17641 servant.wb_timer_rdt[14]
.sym 17642 servant.wb_timer_rdt[15]
.sym 17651 $auto$alumacc.cc:474:replace_alu$1799.C[9]
.sym 17654 servant.wb_timer_rdt[8]
.sym 17655 $auto$alumacc.cc:474:replace_alu$1799.C[8]
.sym 17657 $auto$alumacc.cc:474:replace_alu$1799.C[10]
.sym 17660 servant.wb_timer_rdt[9]
.sym 17661 $auto$alumacc.cc:474:replace_alu$1799.C[9]
.sym 17663 $auto$alumacc.cc:474:replace_alu$1799.C[11]
.sym 17666 servant.wb_timer_rdt[10]
.sym 17667 $auto$alumacc.cc:474:replace_alu$1799.C[10]
.sym 17669 $auto$alumacc.cc:474:replace_alu$1799.C[12]
.sym 17671 servant.wb_timer_rdt[11]
.sym 17673 $auto$alumacc.cc:474:replace_alu$1799.C[11]
.sym 17675 $auto$alumacc.cc:474:replace_alu$1799.C[13]
.sym 17677 servant.wb_timer_rdt[12]
.sym 17679 $auto$alumacc.cc:474:replace_alu$1799.C[12]
.sym 17681 $auto$alumacc.cc:474:replace_alu$1799.C[14]
.sym 17684 servant.wb_timer_rdt[13]
.sym 17685 $auto$alumacc.cc:474:replace_alu$1799.C[13]
.sym 17687 $auto$alumacc.cc:474:replace_alu$1799.C[15]
.sym 17690 servant.wb_timer_rdt[14]
.sym 17691 $auto$alumacc.cc:474:replace_alu$1799.C[14]
.sym 17693 $auto$alumacc.cc:474:replace_alu$1799.C[16]
.sym 17696 servant.wb_timer_rdt[15]
.sym 17697 $auto$alumacc.cc:474:replace_alu$1799.C[15]
.sym 17699 i_clk$SB_IO_IN_$glb_clk
.sym 17700 wb_rst_$glb_sr
.sym 17701 $abc$9738$techmap$techmap2034\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2033_Y
.sym 17702 $abc$9738$new_n1046_
.sym 17703 servant.timer.mtimecmp[11]
.sym 17704 $abc$9738$new_n1031_
.sym 17705 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[20]
.sym 17706 $abc$9738$new_n1763_
.sym 17707 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[18]
.sym 17708 servant.timer.mtimecmp[6]
.sym 17713 servant.wb_timer_rdt[8]
.sym 17714 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[9]
.sym 17715 servant.wb_timer_rdt[13]
.sym 17716 servant.mdu_rs1[30]
.sym 17717 servant.wb_timer_rdt[9]
.sym 17718 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[15]
.sym 17719 servant.wb_timer_rdt[10]
.sym 17720 wb_mem_dat[10]
.sym 17721 servant.wb_timer_rdt[11]
.sym 17722 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 17723 servant.wb_timer_rdt[12]
.sym 17725 adr[6]
.sym 17726 servant.wb_timer_rdt[30]
.sym 17727 servant.timer.mtimecmp[9]
.sym 17728 servant.cpu.cpu.immdec.imm30_25[0]
.sym 17730 adr[2]
.sym 17732 wb_mem_dat[31]
.sym 17734 servant.wb_timer_rdt[26]
.sym 17735 wb_mem_dat[22]
.sym 17736 dat[25]
.sym 17737 $auto$alumacc.cc:474:replace_alu$1799.C[16]
.sym 17743 servant.wb_timer_rdt[17]
.sym 17744 servant.wb_timer_rdt[18]
.sym 17746 servant.wb_timer_rdt[20]
.sym 17748 servant.wb_timer_rdt[22]
.sym 17757 servant.wb_timer_rdt[23]
.sym 17761 servant.wb_timer_rdt[19]
.sym 17766 servant.wb_timer_rdt[16]
.sym 17771 servant.wb_timer_rdt[21]
.sym 17774 $auto$alumacc.cc:474:replace_alu$1799.C[17]
.sym 17776 servant.wb_timer_rdt[16]
.sym 17778 $auto$alumacc.cc:474:replace_alu$1799.C[16]
.sym 17780 $auto$alumacc.cc:474:replace_alu$1799.C[18]
.sym 17783 servant.wb_timer_rdt[17]
.sym 17784 $auto$alumacc.cc:474:replace_alu$1799.C[17]
.sym 17786 $auto$alumacc.cc:474:replace_alu$1799.C[19]
.sym 17789 servant.wb_timer_rdt[18]
.sym 17790 $auto$alumacc.cc:474:replace_alu$1799.C[18]
.sym 17792 $auto$alumacc.cc:474:replace_alu$1799.C[20]
.sym 17795 servant.wb_timer_rdt[19]
.sym 17796 $auto$alumacc.cc:474:replace_alu$1799.C[19]
.sym 17798 $auto$alumacc.cc:474:replace_alu$1799.C[21]
.sym 17801 servant.wb_timer_rdt[20]
.sym 17802 $auto$alumacc.cc:474:replace_alu$1799.C[20]
.sym 17804 $auto$alumacc.cc:474:replace_alu$1799.C[22]
.sym 17806 servant.wb_timer_rdt[21]
.sym 17808 $auto$alumacc.cc:474:replace_alu$1799.C[21]
.sym 17810 $auto$alumacc.cc:474:replace_alu$1799.C[23]
.sym 17813 servant.wb_timer_rdt[22]
.sym 17814 $auto$alumacc.cc:474:replace_alu$1799.C[22]
.sym 17816 $auto$alumacc.cc:474:replace_alu$1799.C[24]
.sym 17818 servant.wb_timer_rdt[23]
.sym 17820 $auto$alumacc.cc:474:replace_alu$1799.C[23]
.sym 17822 i_clk$SB_IO_IN_$glb_clk
.sym 17823 wb_rst_$glb_sr
.sym 17824 servant.timer.mtimecmp[31]
.sym 17825 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 17826 $abc$9738$new_n1483_
.sym 17827 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 17828 $abc$9738$new_n1294_
.sym 17829 servant.timer.mtimecmp[18]
.sym 17830 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 17831 servant.timer.mtimecmp[20]
.sym 17836 servant.wb_timer_rdt[16]
.sym 17837 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[18]
.sym 17838 servant.wb_timer_rdt[21]
.sym 17842 servant.wb_timer_rdt[6]
.sym 17843 servant.mdu_rs1[31]
.sym 17844 servant.wb_timer_rdt[19]
.sym 17845 wb_mem_dat[24]
.sym 17846 servant.wb_timer_rdt[20]
.sym 17848 wb_mem_dat[18]
.sym 17849 servant.wb_timer_rdt[18]
.sym 17850 $abc$9738$ram.we[3]_new_inv_
.sym 17851 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 17852 servant.mdu_rs1[30]
.sym 17853 $PACKER_VCC_NET
.sym 17855 wb_mem_dat[25]
.sym 17857 adr[9]
.sym 17859 servant.wb_timer_rdt[23]
.sym 17860 $auto$alumacc.cc:474:replace_alu$1799.C[24]
.sym 17867 servant.wb_timer_rdt[26]
.sym 17871 servant.wb_timer_rdt[30]
.sym 17873 servant.wb_timer_rdt[24]
.sym 17876 servant.wb_timer_rdt[27]
.sym 17880 servant.wb_timer_rdt[31]
.sym 17886 servant.wb_timer_rdt[29]
.sym 17890 servant.wb_timer_rdt[25]
.sym 17893 servant.wb_timer_rdt[28]
.sym 17897 $auto$alumacc.cc:474:replace_alu$1799.C[25]
.sym 17899 servant.wb_timer_rdt[24]
.sym 17901 $auto$alumacc.cc:474:replace_alu$1799.C[24]
.sym 17903 $auto$alumacc.cc:474:replace_alu$1799.C[26]
.sym 17905 servant.wb_timer_rdt[25]
.sym 17907 $auto$alumacc.cc:474:replace_alu$1799.C[25]
.sym 17909 $auto$alumacc.cc:474:replace_alu$1799.C[27]
.sym 17912 servant.wb_timer_rdt[26]
.sym 17913 $auto$alumacc.cc:474:replace_alu$1799.C[26]
.sym 17915 $auto$alumacc.cc:474:replace_alu$1799.C[28]
.sym 17917 servant.wb_timer_rdt[27]
.sym 17919 $auto$alumacc.cc:474:replace_alu$1799.C[27]
.sym 17921 $auto$alumacc.cc:474:replace_alu$1799.C[29]
.sym 17923 servant.wb_timer_rdt[28]
.sym 17925 $auto$alumacc.cc:474:replace_alu$1799.C[28]
.sym 17927 $auto$alumacc.cc:474:replace_alu$1799.C[30]
.sym 17930 servant.wb_timer_rdt[29]
.sym 17931 $auto$alumacc.cc:474:replace_alu$1799.C[29]
.sym 17933 $auto$alumacc.cc:474:replace_alu$1799.C[31]
.sym 17936 servant.wb_timer_rdt[30]
.sym 17937 $auto$alumacc.cc:474:replace_alu$1799.C[30]
.sym 17941 servant.wb_timer_rdt[31]
.sym 17943 $auto$alumacc.cc:474:replace_alu$1799.C[31]
.sym 17945 i_clk$SB_IO_IN_$glb_clk
.sym 17946 wb_rst_$glb_sr
.sym 17947 dat[21]
.sym 17948 dat[28]
.sym 17949 dat[22]
.sym 17950 dat[31]
.sym 17951 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 17952 dat[25]
.sym 17953 dat[27]
.sym 17954 dat[30]
.sym 17959 servant.wb_timer_rdt[24]
.sym 17960 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8440
.sym 17961 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17963 servant.wb_timer_rdt[25]
.sym 17964 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 17965 servant.wb_timer_rdt[26]
.sym 17966 adr[3]
.sym 17967 servant.wb_dbus_ack
.sym 17968 wb_mem_dat[8]
.sym 17969 servant.wb_timer_rdt[28]
.sym 17970 servant.wb_timer_rdt[23]
.sym 17971 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 17972 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17973 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 17974 servant.wb_ibus_ack
.sym 17975 $abc$9738$ram.we[2]_new_inv_
.sym 17976 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17977 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 17979 $PACKER_VCC_NET
.sym 17980 $abc$9738$new_n1436_
.sym 17981 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 17982 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 17989 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 17991 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 17993 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 17994 servant.wb_timer_rdt[30]
.sym 17995 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 17997 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[16]_new_
.sym 17998 $abc$9738$new_n1483_
.sym 17999 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18000 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18001 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 18002 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 18003 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 18005 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6156[1]_new_inv_
.sym 18006 servant.mdu_rs1[31]
.sym 18007 wb_mem_dat[31]
.sym 18008 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 18010 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 18011 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 18012 servant.mdu_rs1[30]
.sym 18015 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 18016 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 18017 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18018 wb_mem_rdt[30]
.sym 18019 servant.wb_dbus_ack
.sym 18027 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 18028 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18029 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 18030 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 18033 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 18034 $abc$9738$new_n1483_
.sym 18035 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[16]_new_
.sym 18036 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6156[1]_new_inv_
.sym 18039 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 18040 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 18041 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18042 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 18046 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 18048 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18051 servant.mdu_rs1[30]
.sym 18052 servant.mdu_rs1[31]
.sym 18053 wb_mem_rdt[30]
.sym 18054 servant.wb_timer_rdt[30]
.sym 18057 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18058 wb_mem_dat[31]
.sym 18059 servant.wb_dbus_ack
.sym 18063 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 18064 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 18065 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 18066 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 18067 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 18068 i_clk$SB_IO_IN_$glb_clk
.sym 18070 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[24]_new_
.sym 18071 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 18072 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 18073 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 18074 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 18075 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 18076 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[21]_new_
.sym 18077 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[26]_new_
.sym 18082 $PACKER_VCC_NET
.sym 18085 dat[31]
.sym 18086 servant.wb_timer_rdt[21]
.sym 18087 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18088 wb_mem_dat[21]
.sym 18089 servant.wb_timer_rdt[27]
.sym 18090 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 18093 dat[17]
.sym 18094 dat[22]
.sym 18095 servant.cpu.cpu.state.misalign_trap_sync
.sym 18097 adr[6]
.sym 18098 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 18099 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 18100 servant.wb_ibus_ack
.sym 18101 adr[5]
.sym 18102 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 18103 $abc$9738$new_n1282_
.sym 18104 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 18105 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 18111 $abc$9738$new_n1429_
.sym 18113 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 18114 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[0]
.sym 18115 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[0]
.sym 18116 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18118 $abc$9738$new_n1276_
.sym 18119 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 18120 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6626[1]_new_inv_
.sym 18121 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[0]_new_inv_
.sym 18122 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18125 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[7]
.sym 18126 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 18127 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 18132 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18133 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[21]_new_
.sym 18134 servant.wb_ibus_ack
.sym 18135 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[24]_new_
.sym 18136 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[72]_new_
.sym 18137 $abc$9738$new_n1430_
.sym 18139 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[5]_new_inv_
.sym 18141 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[8]_new_inv_
.sym 18142 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 18145 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18146 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 18147 servant.wb_ibus_ack
.sym 18150 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18151 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[0]
.sym 18156 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 18157 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[5]_new_inv_
.sym 18158 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18162 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[0]
.sym 18163 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18164 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[0]_new_inv_
.sym 18168 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6626[1]_new_inv_
.sym 18169 $abc$9738$new_n1276_
.sym 18170 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[21]_new_
.sym 18171 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 18175 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18176 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[8]_new_inv_
.sym 18177 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 18180 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[72]_new_
.sym 18181 $abc$9738$new_n1430_
.sym 18182 $abc$9738$new_n1429_
.sym 18183 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[24]_new_
.sym 18186 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[7]
.sym 18188 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18190 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18193 dat[29]
.sym 18194 dat[26]
.sym 18195 $abc$9738$new_n1430_
.sym 18196 $abc$9738$new_n1445_
.sym 18197 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18198 dat[23]
.sym 18199 dat[19]
.sym 18200 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[27]_new_
.sym 18205 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 18206 wb_mem_dat[30]
.sym 18207 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 18208 dat[18]
.sym 18209 servant.wb_timer_rdt[29]
.sym 18211 wb_mem_rdt[26]
.sym 18213 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[7]
.sym 18214 wb_mem_dat[18]
.sym 18216 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 18221 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 18223 adr[2]
.sym 18226 wb_mem_dat[22]
.sym 18227 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18228 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 18236 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[9]
.sym 18240 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18241 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[73]_new_
.sym 18242 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18243 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18244 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 18245 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 18246 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 18247 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[75]_new_
.sym 18248 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 18249 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[11]_new_inv_
.sym 18250 $abc$9738$new_n1436_
.sym 18252 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 18253 $abc$9738$new_n1445_
.sym 18254 $abc$9738$new_n1444_
.sym 18255 servant.cpu.cpu.state.misalign_trap_sync
.sym 18256 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 18257 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[27]_new_
.sym 18260 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[9]_new_inv_
.sym 18261 servant.cpu.cpu.csr.mcause3_0[1]
.sym 18262 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[25]_new_
.sym 18263 $abc$9738$new_n1437_
.sym 18264 $abc$9738$new_n1682_
.sym 18265 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 18267 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[11]_new_inv_
.sym 18268 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 18269 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18273 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 18274 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18275 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 18276 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 18279 $abc$9738$new_n1437_
.sym 18280 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[25]_new_
.sym 18281 $abc$9738$new_n1436_
.sym 18282 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[73]_new_
.sym 18286 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 18287 $abc$9738$new_n1682_
.sym 18291 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[9]
.sym 18292 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18297 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[9]_new_inv_
.sym 18298 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 18300 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18303 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 18304 servant.cpu.cpu.state.misalign_trap_sync
.sym 18305 servant.cpu.cpu.csr.mcause3_0[1]
.sym 18309 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[27]_new_
.sym 18310 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[75]_new_
.sym 18311 $abc$9738$new_n1445_
.sym 18312 $abc$9738$new_n1444_
.sym 18313 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8566
.sym 18314 i_clk$SB_IO_IN_$glb_clk
.sym 18316 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18317 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 18318 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18319 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18320 $abc$9738$techmap$techmap2026\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 18321 $abc$9738$new_n1437_
.sym 18322 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 18323 $abc$9738$new_n1505_
.sym 18328 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 18329 dat[19]
.sym 18330 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[9]
.sym 18331 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 18333 wb_mem_dat[29]
.sym 18334 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 18336 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 18337 wb_mem_dat[16]
.sym 18339 servant.wb_timer_rdt[27]
.sym 18342 wb_mem_dat[25]
.sym 18344 wb_mem_dat[23]
.sym 18350 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 18357 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 18358 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18360 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18361 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[6]
.sym 18362 wb_mem_rdt[26]
.sym 18364 servant.wb_timer_rdt[25]
.sym 18366 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 18367 $abc$9738$new_n1281_
.sym 18368 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 18369 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18370 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 18372 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 18373 $abc$9738$new_n1282_
.sym 18374 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 18375 servant.wb_ibus_ack
.sym 18376 servant.mdu_rs1[30]
.sym 18381 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[6]_new_inv_
.sym 18382 wb_mem_rdt[22]
.sym 18383 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[54]_new_
.sym 18384 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[22]_new_
.sym 18388 servant.mdu_rs1[31]
.sym 18390 $abc$9738$new_n1282_
.sym 18391 $abc$9738$new_n1281_
.sym 18392 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[22]_new_
.sym 18393 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[54]_new_
.sym 18396 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[6]_new_inv_
.sym 18398 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 18399 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 18402 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[6]
.sym 18403 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 18404 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 18405 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18408 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18411 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 18414 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 18415 servant.mdu_rs1[30]
.sym 18416 servant.mdu_rs1[31]
.sym 18417 servant.wb_timer_rdt[25]
.sym 18421 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 18422 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18428 wb_mem_rdt[22]
.sym 18432 wb_mem_rdt[26]
.sym 18436 servant.wb_ibus_ack
.sym 18437 i_clk$SB_IO_IN_$glb_clk
.sym 18443 wb_mem_dat[22]
.sym 18446 wb_mem_dat[25]
.sym 18455 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 18456 $abc$9738$new_n1505_
.sym 18457 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18461 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 18462 adr[8]
.sym 18463 $abc$9738$ram.we[2]_new_inv_
.sym 18469 wb_mem_dat[26]
.sym 18486 servant.mdu_rs1[30]
.sym 18489 wb_mem_rdt[22]
.sym 18493 $abc$9738$auto$rtlil.cc:1969:NotGate$9642
.sym 18499 servant.cpu.rdata[1]
.sym 18502 servant.cpu.rf_ram_if.rcnt[0]
.sym 18504 servant.wb_timer_rdt[22]
.sym 18506 servant.mdu_rs1[31]
.sym 18515 servant.cpu.rf_ram_if.rcnt[0]
.sym 18526 servant.cpu.rdata[1]
.sym 18537 servant.mdu_rs1[30]
.sym 18538 servant.mdu_rs1[31]
.sym 18539 wb_mem_rdt[22]
.sym 18540 servant.wb_timer_rdt[22]
.sym 18560 i_clk$SB_IO_IN_$glb_clk
.sym 18561 $abc$9738$auto$rtlil.cc:1969:NotGate$9642
.sym 18570 $abc$9738$auto$rtlil.cc:1969:NotGate$9642
.sym 18584 servant.cpu.rf_ram_if.rcnt[0]
.sym 18661 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 18662 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[1]
.sym 18663 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 18664 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[3]
.sym 18665 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 18666 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 18667 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[6]
.sym 18668 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 18704 tx_to_ble.data_index[0]
.sym 18705 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 18710 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 18712 $PACKER_VCC_NET
.sym 18713 tx_to_ble.data_index[2]
.sym 18714 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18716 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 18718 tx_to_ble.data_index[1]
.sym 18725 $abc$9738$ram.we[0]_new_inv_
.sym 18726 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 18730 $abc$9738$ram.we[1]_new_inv_
.sym 18732 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18733 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[6]
.sym 18738 $abc$9738$ram.we[1]_new_inv_
.sym 18739 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 18742 tx_to_ble.data_index[0]
.sym 18743 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 18744 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 18745 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18748 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18751 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[6]
.sym 18755 $abc$9738$ram.we[0]_new_inv_
.sym 18756 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 18757 $abc$9738$ram.we[1]_new_inv_
.sym 18760 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 18761 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 18762 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18763 tx_to_ble.data_index[2]
.sym 18767 $PACKER_VCC_NET
.sym 18768 tx_to_ble.data_index[0]
.sym 18773 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 18774 $abc$9738$ram.we[0]_new_inv_
.sym 18778 tx_to_ble.data_index[0]
.sym 18779 tx_to_ble.data_index[1]
.sym 18780 tx_to_ble.data_index[2]
.sym 18789 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[8]
.sym 18790 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 18791 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[10]
.sym 18792 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[11]
.sym 18793 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[12]
.sym 18794 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[13]
.sym 18795 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 18796 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 18802 $PACKER_VCC_NET
.sym 18803 $PACKER_VCC_NET
.sym 18805 adr[9]
.sym 18818 dat[1]
.sym 18821 adr[4]
.sym 18823 dat[0]
.sym 18824 $abc$9738$ram.we[1]_new_inv_
.sym 18826 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 18827 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18830 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 18831 adr[3]
.sym 18833 dat[6]
.sym 18835 dat[9]
.sym 18838 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 18840 tx_to_ble.state[1]
.sym 18842 dat[11]
.sym 18845 dat[8]
.sym 18848 dat[0]
.sym 18849 dat[3]
.sym 18850 adr[8]
.sym 18851 dat[1]
.sym 18852 adr[8]
.sym 18854 tx_to_ble.data_index[0]
.sym 18855 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 18867 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[1]
.sym 18868 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[22]_new_
.sym 18871 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[70]_new_
.sym 18872 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18874 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 18875 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[0]_new_inv_
.sym 18877 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 18878 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[2]_new_inv_
.sym 18879 $abc$9738$new_n1240_
.sym 18881 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18883 tx_to_ble.state[0]
.sym 18885 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 18889 tx_to_ble.data_index[1]
.sym 18891 tx_to_ble.data_index[0]
.sym 18894 tx_to_ble.state[1]
.sym 18899 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 18900 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[1]
.sym 18905 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 18908 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[0]_new_inv_
.sym 18912 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 18914 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[2]_new_inv_
.sym 18917 tx_to_ble.state[1]
.sym 18919 tx_to_ble.state[0]
.sym 18923 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[22]_new_
.sym 18924 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[70]_new_
.sym 18925 $abc$9738$new_n1240_
.sym 18926 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 18929 tx_to_ble.state[1]
.sym 18931 tx_to_ble.state[0]
.sym 18932 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18936 tx_to_ble.state[0]
.sym 18941 tx_to_ble.data_index[1]
.sym 18942 tx_to_ble.data_index[0]
.sym 18943 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 18944 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 18945 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 18946 i_clk$SB_IO_IN_$glb_clk
.sym 18948 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[0]
.sym 18949 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[1]
.sym 18950 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[2]
.sym 18951 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[3]
.sym 18952 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 18953 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 18954 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[6]
.sym 18955 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 18960 adr[8]
.sym 18962 adr[4]
.sym 18968 adr[7]
.sym 18969 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 18972 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[10]
.sym 18974 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 18976 dat[4]
.sym 18977 dat[4]
.sym 18978 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 18979 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[3]
.sym 18980 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 18981 dat[15]
.sym 18982 dat[15]
.sym 18983 dat[13]
.sym 18990 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 18993 tx_to_ble.state[0]
.sym 18994 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 18995 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[3]
.sym 18997 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 19001 tx_to_ble.state[1]
.sym 19003 $abc$9738$ram.we[0]_new_inv_
.sym 19004 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 19005 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[0]
.sym 19008 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[3]
.sym 19009 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 19010 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[13]
.sym 19011 $abc$9738$ram.we[1]_new_inv_
.sym 19013 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[8]
.sym 19016 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19019 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[6]
.sym 19020 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 19022 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19023 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19024 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 19025 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[13]
.sym 19029 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19030 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[8]
.sym 19036 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 19037 $abc$9738$ram.we[0]_new_inv_
.sym 19041 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 19043 $abc$9738$ram.we[1]_new_inv_
.sym 19046 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19047 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19048 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[0]
.sym 19049 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 19052 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[6]
.sym 19055 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19058 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 19059 tx_to_ble.state[1]
.sym 19060 tx_to_ble.state[0]
.sym 19064 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[3]
.sym 19065 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19066 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19067 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[3]
.sym 19071 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[8]
.sym 19072 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[9]
.sym 19073 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[10]
.sym 19074 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 19075 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[12]
.sym 19076 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[13]
.sym 19077 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[14]
.sym 19078 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[15]
.sym 19083 adr[5]
.sym 19084 adr[7]
.sym 19085 dat[7]
.sym 19086 adr[2]
.sym 19088 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 19090 adr[6]
.sym 19091 $abc$9738$ram.we[0]_new_inv_
.sym 19095 rx_from_ble.state[1]
.sym 19098 adr[4]
.sym 19099 dat[10]
.sym 19100 dat[12]
.sym 19101 adr[3]
.sym 19103 dat[14]
.sym 19104 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[12]
.sym 19105 adr[6]
.sym 19106 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 19112 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[17]_new_
.sym 19115 rx_from_ble.state[0]
.sym 19116 $abc$9738$techmap\rx_from_ble.$procmux$1154_Y[1]_new_
.sym 19117 tx_to_ble.state[1]
.sym 19119 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19120 $abc$9738$new_n1210_
.sym 19121 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[1]
.sym 19123 rx_from_ble.state[0]
.sym 19124 rx_from_ble.state[1]
.sym 19125 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[12]
.sym 19128 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[12]
.sym 19130 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[10]
.sym 19131 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19132 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[10]
.sym 19134 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 19136 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[49]_new_
.sym 19137 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[1]
.sym 19139 $abc$9738$new_n1209_
.sym 19140 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 19141 $abc$9738$auto$rtlil.cc:1969:NotGate$9670
.sym 19147 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[10]
.sym 19148 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 19151 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19154 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[10]
.sym 19160 tx_to_ble.state[1]
.sym 19163 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19164 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[1]
.sym 19165 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19166 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[1]
.sym 19169 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 19170 rx_from_ble.state[0]
.sym 19171 $abc$9738$techmap\rx_from_ble.$procmux$1154_Y[1]_new_
.sym 19172 rx_from_ble.state[1]
.sym 19175 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[49]_new_
.sym 19176 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[17]_new_
.sym 19177 $abc$9738$new_n1210_
.sym 19178 $abc$9738$new_n1209_
.sym 19181 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[12]
.sym 19182 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19183 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[12]
.sym 19184 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19189 rx_from_ble.state[1]
.sym 19190 rx_from_ble.state[0]
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19193 $abc$9738$auto$rtlil.cc:1969:NotGate$9670
.sym 19194 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 19195 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[1]
.sym 19196 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 19197 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[3]
.sym 19198 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[4]
.sym 19199 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 19200 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[6]
.sym 19201 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 19206 $abc$9738$new_n1210_
.sym 19209 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 19211 adr[6]
.sym 19212 tx_to_ble.state[0]
.sym 19214 $abc$9738$new_n962_
.sym 19216 rx_from_ble.state[1]
.sym 19218 wb_mem_dat[10]
.sym 19219 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 19220 dat[6]
.sym 19221 dat[9]
.sym 19222 dat[11]
.sym 19223 rx_from_ble.state[1]
.sym 19224 servant.timer.mtimecmp[3]
.sym 19225 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 19226 dat[6]
.sym 19228 servant.timer.mtimecmp[0]
.sym 19229 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19236 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[9]
.sym 19240 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19241 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[14]
.sym 19242 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[15]
.sym 19244 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[6]
.sym 19248 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19250 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 19252 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[9]
.sym 19253 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19254 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[11]
.sym 19256 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 19257 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[14]
.sym 19258 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[9]
.sym 19260 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[10]
.sym 19261 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[10]
.sym 19262 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 19263 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19264 $abc$9738$ram.we[0]_new_inv_
.sym 19266 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[15]
.sym 19268 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19269 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19270 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[10]
.sym 19271 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[10]
.sym 19274 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[9]
.sym 19275 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19276 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[9]
.sym 19277 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19280 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19281 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 19282 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[6]
.sym 19283 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19287 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 19289 $abc$9738$ram.we[0]_new_inv_
.sym 19292 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19293 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[15]
.sym 19294 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[15]
.sym 19295 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19298 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19300 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[9]
.sym 19304 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[14]
.sym 19305 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19306 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[14]
.sym 19307 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19310 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[11]
.sym 19311 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 19312 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19313 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19317 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[8]
.sym 19318 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[9]
.sym 19319 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[10]
.sym 19320 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[11]
.sym 19321 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[12]
.sym 19322 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 19323 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[14]
.sym 19324 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[15]
.sym 19329 $PACKER_VCC_NET
.sym 19334 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 19335 dat[0]
.sym 19336 adr[9]
.sym 19338 $PACKER_VCC_NET
.sym 19341 dat[14]
.sym 19342 dat[1]
.sym 19343 dat[5]
.sym 19344 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[9]
.sym 19345 dat[0]
.sym 19346 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[10]
.sym 19347 dat[8]
.sym 19348 dat[3]
.sym 19349 $PACKER_VCC_NET
.sym 19350 dat[2]
.sym 19351 adr[8]
.sym 19352 dat[5]
.sym 19358 wb_mem_dat[13]
.sym 19362 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 19364 $abc$9738$ram.we[1]_new_inv_
.sym 19365 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19366 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19367 wb_mem_dat[14]
.sym 19375 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[1]
.sym 19376 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 19378 wb_mem_dat[10]
.sym 19379 wb_mem_dat[8]
.sym 19382 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[8]
.sym 19386 wb_mem_dat[15]
.sym 19389 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19392 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[1]
.sym 19393 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19397 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19398 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 19399 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[8]
.sym 19400 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19403 wb_mem_dat[10]
.sym 19404 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19410 wb_mem_dat[13]
.sym 19411 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19416 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19417 wb_mem_dat[14]
.sym 19422 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 19424 $abc$9738$ram.we[1]_new_inv_
.sym 19428 wb_mem_dat[15]
.sym 19430 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19433 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 19435 wb_mem_dat[8]
.sym 19440 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 19441 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[1]
.sym 19442 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 19443 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[3]
.sym 19444 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 19445 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 19446 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 19447 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 19460 $abc$9738$ram.we[1]_new_inv_
.sym 19462 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19463 $PACKER_VCC_NET
.sym 19464 $abc$9738$ram.we[0]_new_inv_
.sym 19466 dat[4]
.sym 19467 dat[13]
.sym 19468 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 19471 $abc$9738$new_n1044_
.sym 19473 dat[15]
.sym 19474 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 19475 servant.timer.mtimecmp[4]
.sym 19482 servant.timer.mtimecmp[5]
.sym 19485 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 19490 $abc$9738$ram.we[0]_new_inv_
.sym 19492 servant.wb_timer_rdt[0]
.sym 19494 servant.timer.mtimecmp[0]
.sym 19495 servant.wb_timer_rdt[5]
.sym 19503 dat[5]
.sym 19504 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[15]
.sym 19508 dat[3]
.sym 19509 dat[0]
.sym 19511 $abc$9738$ram.we[1]_new_inv_
.sym 19512 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19514 servant.wb_timer_rdt[0]
.sym 19515 servant.timer.mtimecmp[5]
.sym 19516 servant.timer.mtimecmp[0]
.sym 19517 servant.wb_timer_rdt[5]
.sym 19521 dat[5]
.sym 19526 $abc$9738$ram.we[0]_new_inv_
.sym 19528 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 19533 dat[3]
.sym 19539 $abc$9738$ram.we[1]_new_inv_
.sym 19540 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 19546 dat[0]
.sym 19552 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 19553 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[15]
.sym 19558 servant.timer.mtimecmp[5]
.sym 19560 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 19561 i_clk$SB_IO_IN_$glb_clk
.sym 19562 wb_rst_$glb_sr
.sym 19563 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 19564 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[9]
.sym 19565 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[10]
.sym 19566 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 19567 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 19568 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 19569 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 19570 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[15]
.sym 19575 $abc$9738$new_n1028_
.sym 19581 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 19582 adr[6]
.sym 19583 adr[5]
.sym 19587 adr[4]
.sym 19590 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 19591 adr[4]
.sym 19592 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 19593 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 19594 dat[10]
.sym 19595 dat[12]
.sym 19609 dat[1]
.sym 19612 dat[4]
.sym 19614 servant.wb_timer_rdt[2]
.sym 19615 dat[2]
.sym 19619 servant.wb_timer_rdt[1]
.sym 19622 servant.timer.mtimecmp[1]
.sym 19624 servant.timer.mtimecmp[2]
.sym 19627 servant.wb_timer_rdt[15]
.sym 19632 wb_mem_dat[15]
.sym 19634 servant.timer.mtimecmp[15]
.sym 19639 servant.timer.mtimecmp[1]
.sym 19643 servant.timer.mtimecmp[15]
.sym 19644 servant.timer.mtimecmp[1]
.sym 19645 servant.wb_timer_rdt[15]
.sym 19646 servant.wb_timer_rdt[1]
.sym 19652 dat[1]
.sym 19655 dat[4]
.sym 19661 dat[2]
.sym 19667 servant.wb_timer_rdt[2]
.sym 19670 servant.timer.mtimecmp[2]
.sym 19674 wb_mem_dat[15]
.sym 19680 servant.timer.mtimecmp[2]
.sym 19683 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 19684 i_clk$SB_IO_IN_$glb_clk
.sym 19685 wb_rst_$glb_sr
.sym 19698 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[1]
.sym 19699 adr[6]
.sym 19703 dat[2]
.sym 19705 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 19706 servant.timer.mtimecmp[4]
.sym 19707 adr[2]
.sym 19708 dat[4]
.sym 19709 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 19710 servant.timer.mtimecmp[10]
.sym 19712 dat[11]
.sym 19714 dat[9]
.sym 19715 $abc$9738$techmap$techmap2034\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2033_Y
.sym 19717 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 19718 dat[6]
.sym 19719 adr[3]
.sym 19721 $abc$9738$new_n1031_
.sym 19727 wb_mem_dat[10]
.sym 19733 servant.timer.mtimecmp[15]
.sym 19734 servant.timer.mtimecmp[6]
.sym 19735 servant.timer.mtimecmp[12]
.sym 19737 wb_mem_dat[12]
.sym 19738 servant.timer.mtimecmp[4]
.sym 19746 servant.timer.mtimecmp[9]
.sym 19747 wb_mem_dat[9]
.sym 19755 servant.wb_timer_rdt[4]
.sym 19761 wb_mem_dat[12]
.sym 19768 servant.timer.mtimecmp[6]
.sym 19775 servant.timer.mtimecmp[12]
.sym 19779 wb_mem_dat[9]
.sym 19786 wb_mem_dat[10]
.sym 19791 servant.timer.mtimecmp[4]
.sym 19792 servant.wb_timer_rdt[4]
.sym 19797 servant.timer.mtimecmp[9]
.sym 19805 servant.timer.mtimecmp[15]
.sym 19806 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 19807 i_clk$SB_IO_IN_$glb_clk
.sym 19808 wb_rst_$glb_sr
.sym 19831 servant.timer.mtimecmp[10]
.sym 19833 dat[21]
.sym 19834 dat[29]
.sym 19835 dat[28]
.sym 19837 adr[8]
.sym 19839 dat[31]
.sym 19841 $PACKER_VCC_NET
.sym 19842 $PACKER_VCC_NET
.sym 19843 dat[26]
.sym 19844 adr[8]
.sym 19852 $abc$9738$auto$alumacc.cc:490:replace_alu$1740[2]_new_
.sym 19853 $abc$9738$ram.we[2]_new_inv_
.sym 19854 servant.wb_timer_rdt[20]
.sym 19855 $abc$9738$new_n1047_
.sym 19856 wb_mem_dat[11]
.sym 19857 servant.timer.mtimecmp[20]
.sym 19858 servant.timer.mtimecmp[12]
.sym 19859 servant.wb_timer_rdt[6]
.sym 19860 servant.wb_timer_rdt[18]
.sym 19863 servant.timer.mtimecmp[18]
.sym 19865 servant.timer.mtimecmp[20]
.sym 19868 servant.timer.mtimecmp[11]
.sym 19869 servant.wb_timer_rdt[11]
.sym 19870 servant.wb_timer_rdt[12]
.sym 19872 $abc$9738$ram.we[3]_new_inv_
.sym 19873 servant.timer.mtimecmp[6]
.sym 19876 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 19878 dat[6]
.sym 19883 $abc$9738$ram.we[3]_new_inv_
.sym 19884 $abc$9738$ram.we[2]_new_inv_
.sym 19886 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 19889 $abc$9738$new_n1047_
.sym 19890 servant.wb_timer_rdt[20]
.sym 19891 servant.timer.mtimecmp[20]
.sym 19892 $abc$9738$auto$alumacc.cc:490:replace_alu$1740[2]_new_
.sym 19895 wb_mem_dat[11]
.sym 19901 servant.timer.mtimecmp[6]
.sym 19902 servant.timer.mtimecmp[18]
.sym 19903 servant.wb_timer_rdt[18]
.sym 19904 servant.wb_timer_rdt[6]
.sym 19909 servant.timer.mtimecmp[20]
.sym 19913 servant.timer.mtimecmp[12]
.sym 19914 servant.timer.mtimecmp[11]
.sym 19915 servant.wb_timer_rdt[11]
.sym 19916 servant.wb_timer_rdt[12]
.sym 19921 servant.timer.mtimecmp[18]
.sym 19925 dat[6]
.sym 19929 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 19930 i_clk$SB_IO_IN_$glb_clk
.sym 19931 wb_rst_$glb_sr
.sym 19932 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[0]
.sym 19933 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[1]
.sym 19934 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[2]
.sym 19935 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 19936 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[4]
.sym 19937 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 19938 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[6]
.sym 19939 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 19946 servant.wb_timer_rdt[11]
.sym 19948 $abc$9738$new_n1046_
.sym 19949 $abc$9738$ram.we[2]_new_inv_
.sym 19950 servant.timer.mtimecmp[11]
.sym 19954 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[20]
.sym 19957 servant.mdu_rs1[30]
.sym 19960 dat[24]
.sym 19961 dat[19]
.sym 19963 $abc$9738$new_n1763_
.sym 19964 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 19965 dat[22]
.sym 19966 dat[16]
.sym 19967 wb_mem_dat[28]
.sym 19975 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 19980 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 19981 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 19984 wb_mem_dat[31]
.sym 19987 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 19988 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 19989 $abc$9738$ram.we[2]_new_inv_
.sym 19990 wb_mem_dat[18]
.sym 19992 $abc$9738$ram.we[3]_new_inv_
.sym 19994 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 19997 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[0]
.sym 20000 wb_mem_dat[20]
.sym 20003 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[14]
.sym 20004 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20008 wb_mem_dat[31]
.sym 20012 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 20018 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20019 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[0]
.sym 20020 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 20021 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 20024 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 20025 $abc$9738$ram.we[2]_new_inv_
.sym 20030 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20031 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20032 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 20033 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[14]
.sym 20036 wb_mem_dat[18]
.sym 20043 $abc$9738$ram.we[3]_new_inv_
.sym 20045 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 20049 wb_mem_dat[20]
.sym 20052 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 20053 i_clk$SB_IO_IN_$glb_clk
.sym 20054 wb_rst_$glb_sr
.sym 20055 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 20056 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 20057 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 20058 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[11]
.sym 20059 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 20060 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 20061 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[14]
.sym 20062 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 20067 servant.timer.mtimecmp[31]
.sym 20068 adr[6]
.sym 20069 dat[18]
.sym 20070 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 20075 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 20076 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 20078 adr[5]
.sym 20079 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20080 wb_mem_dat[27]
.sym 20081 dat[25]
.sym 20082 adr[3]
.sym 20083 dat[27]
.sym 20084 adr[4]
.sym 20085 adr[3]
.sym 20086 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20087 adr[4]
.sym 20089 dat[23]
.sym 20090 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20096 wb_mem_dat[27]
.sym 20098 wb_mem_dat[31]
.sym 20099 wb_mem_dat[25]
.sym 20102 $abc$9738$ram.we[3]_new_inv_
.sym 20105 wb_mem_dat[21]
.sym 20107 wb_mem_dat[22]
.sym 20110 wb_mem_dat[30]
.sym 20117 $abc$9738$ram.we[2]_new_inv_
.sym 20120 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20121 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20127 wb_mem_dat[28]
.sym 20131 wb_mem_dat[21]
.sym 20132 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20135 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20138 wb_mem_dat[28]
.sym 20142 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20143 wb_mem_dat[22]
.sym 20147 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20148 wb_mem_dat[31]
.sym 20153 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20155 $abc$9738$ram.we[3]_new_inv_
.sym 20156 $abc$9738$ram.we[2]_new_inv_
.sym 20159 wb_mem_dat[25]
.sym 20161 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20165 wb_mem_dat[27]
.sym 20166 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20171 wb_mem_dat[30]
.sym 20173 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20178 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[0]
.sym 20179 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[1]
.sym 20180 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 20181 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 20182 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[4]
.sym 20183 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[5]
.sym 20184 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 20185 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[7]
.sym 20192 adr[2]
.sym 20193 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20194 servant.wb_timer_rdt[26]
.sym 20197 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 20198 servant.wb_timer_rdt[30]
.sym 20199 adr[6]
.sym 20200 servant.timer_irq
.sym 20201 servant.timer.mtimecmp[9]
.sym 20202 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 20203 dat[22]
.sym 20204 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[11]
.sym 20205 dat[31]
.sym 20207 dat[29]
.sym 20209 dat[25]
.sym 20211 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 20212 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 20213 dat[30]
.sym 20222 $abc$9738$ram.we[3]_new_inv_
.sym 20225 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20227 $abc$9738$ram.we[2]_new_inv_
.sym 20231 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20235 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[8]
.sym 20236 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[1]
.sym 20237 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[10]
.sym 20239 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[4]
.sym 20240 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[5]
.sym 20247 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[12]
.sym 20252 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20254 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[8]
.sym 20258 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20260 $abc$9738$ram.we[2]_new_inv_
.sym 20264 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20265 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[12]
.sym 20271 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20273 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[4]
.sym 20277 $abc$9738$ram.we[3]_new_inv_
.sym 20279 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20282 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[1]
.sym 20283 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20288 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20291 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[5]
.sym 20295 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20297 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[10]
.sym 20301 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[8]
.sym 20302 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[9]
.sym 20303 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[10]
.sym 20304 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[11]
.sym 20305 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[12]
.sym 20306 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 20307 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 20308 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 20313 servant.wb_timer_rdt[18]
.sym 20314 wb_mem_dat[18]
.sym 20316 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 20317 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 20318 wb_mem_dat[25]
.sym 20319 servant.wb_timer_rdt[23]
.sym 20320 wb_mem_dat[23]
.sym 20321 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 20323 adr[9]
.sym 20324 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 20325 $PACKER_VCC_NET
.sym 20326 $abc$9738$ram.we[3]_new_inv_
.sym 20327 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 20328 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 20330 dat[21]
.sym 20331 dat[17]
.sym 20332 dat[28]
.sym 20333 dat[29]
.sym 20334 adr[8]
.sym 20335 dat[26]
.sym 20336 adr[8]
.sym 20345 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20346 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20349 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20350 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20351 wb_mem_dat[26]
.sym 20352 wb_mem_dat[19]
.sym 20353 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 20354 servant.wb_ibus_ack
.sym 20356 wb_mem_dat[29]
.sym 20358 servant.cpu.cpu.immdec.imm30_25[4]
.sym 20360 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 20361 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[11]
.sym 20364 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[11]
.sym 20366 wb_mem_dat[23]
.sym 20368 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 20371 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 20372 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 20376 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20378 wb_mem_dat[29]
.sym 20382 wb_mem_dat[26]
.sym 20383 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20387 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20388 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20389 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 20390 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 20393 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 20394 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20395 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20396 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[11]
.sym 20399 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 20400 servant.wb_ibus_ack
.sym 20401 servant.cpu.cpu.immdec.imm30_25[4]
.sym 20405 wb_mem_dat[23]
.sym 20407 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20412 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 20414 wb_mem_dat[19]
.sym 20417 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[11]
.sym 20419 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 20421 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 20422 i_clk$SB_IO_IN_$glb_clk
.sym 20424 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 20425 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 20426 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 20427 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[3]
.sym 20428 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 20429 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 20430 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[6]
.sym 20431 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 20437 wb_mem_dat[26]
.sym 20438 wb_mem_dat[19]
.sym 20442 servant.wb_ibus_ack
.sym 20445 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20447 $PACKER_VCC_NET
.sym 20448 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 20450 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 20452 dat[24]
.sym 20456 wb_mem_rdt[26]
.sym 20457 dat[19]
.sym 20458 dat[16]
.sym 20459 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 20467 servant.cpu.cpu.immdec.imm30_25[2]
.sym 20468 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 20469 servant.cpu.cpu.immdec.imm30_25[3]
.sym 20472 servant.wb_ibus_ack
.sym 20474 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20476 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[3]
.sym 20477 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 20479 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20481 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 20482 wb_mem_rdt[26]
.sym 20485 $abc$9738$ram.we[2]_new_inv_
.sym 20486 $abc$9738$ram.we[3]_new_inv_
.sym 20488 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 20489 servant.cpu.cpu.immdec.imm30_25[1]
.sym 20490 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[9]
.sym 20492 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 20494 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 20498 servant.cpu.cpu.immdec.imm30_25[2]
.sym 20499 wb_mem_rdt[26]
.sym 20501 servant.wb_ibus_ack
.sym 20504 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 20506 $abc$9738$ram.we[3]_new_inv_
.sym 20510 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 20512 servant.cpu.cpu.immdec.imm30_25[3]
.sym 20513 servant.wb_ibus_ack
.sym 20516 servant.cpu.cpu.immdec.imm30_25[1]
.sym 20518 servant.wb_ibus_ack
.sym 20519 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 20523 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 20524 $abc$9738$ram.we[2]_new_inv_
.sym 20525 $abc$9738$ram.we[3]_new_inv_
.sym 20528 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20529 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[9]
.sym 20530 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 20531 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20534 $abc$9738$ram.we[2]_new_inv_
.sym 20535 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 20540 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 20541 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[3]
.sym 20542 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 20543 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 20544 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8530
.sym 20545 i_clk$SB_IO_IN_$glb_clk
.sym 20547 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 20548 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[9]
.sym 20549 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 20550 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 20551 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 20552 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 20553 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 20554 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 20555 $abc$9738$techmap$techmap2026\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20562 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[3]
.sym 20563 adr[6]
.sym 20567 adr[5]
.sym 20569 dat[18]
.sym 20571 wb_mem_dat[22]
.sym 20574 servant.cpu.cpu.immdec.imm30_25[0]
.sym 20575 adr[4]
.sym 20577 adr[3]
.sym 20580 dat[27]
.sym 20592 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 20596 wb_mem_dat[23]
.sym 20611 wb_mem_dat[26]
.sym 20616 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20617 servant.wb_dbus_ack
.sym 20645 servant.wb_dbus_ack
.sym 20646 wb_mem_dat[23]
.sym 20647 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 20663 wb_mem_dat[26]
.sym 20665 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20666 servant.wb_dbus_ack
.sym 20667 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 20668 i_clk$SB_IO_IN_$glb_clk
.sym 20679 adr[2]
.sym 20685 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 20690 dat[30]
.sym 20692 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 20693 dat[31]
.sym 20695 wb_mem_dat[22]
.sym 20698 dat[25]
.sym 20699 servant.wb_dbus_ack
.sym 20701 wb_mem_dat[25]
.sym 20770 tx_to_ble.clock_count[1]
.sym 20775 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7639
.sym 20810 adr[4]
.sym 20811 dat[4]
.sym 20812 dat[7]
.sym 20814 $PACKER_VCC_NET
.sym 20816 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20817 adr[9]
.sym 20820 dat[0]
.sym 20821 $abc$9738$techmap$techmap2018\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20823 dat[1]
.sym 20824 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20827 adr[3]
.sym 20828 adr[8]
.sym 20829 dat[6]
.sym 20832 dat[3]
.sym 20834 adr[7]
.sym 20835 dat[5]
.sym 20836 dat[2]
.sym 20837 adr[2]
.sym 20840 adr[5]
.sym 20841 adr[6]
.sym 20853 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 20854 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20855 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20856 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20857 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20858 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20859 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20860 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20861 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 i_clk$SB_IO_IN_$glb_clk
.sym 20874 $abc$9738$techmap$techmap2018\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20899 dat[4]
.sym 20906 adr[6]
.sym 20907 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 20908 adr[7]
.sym 20909 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 20911 adr[2]
.sym 20915 adr[5]
.sym 20916 adr[6]
.sym 20927 dat[7]
.sym 20928 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 20930 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 20936 dat[5]
.sym 20939 adr[9]
.sym 20952 dat[9]
.sym 20953 dat[14]
.sym 20954 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 20955 adr[7]
.sym 20958 dat[11]
.sym 20962 dat[10]
.sym 20963 adr[6]
.sym 20964 adr[3]
.sym 20965 adr[8]
.sym 20967 adr[4]
.sym 20968 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20971 dat[8]
.sym 20972 $PACKER_VCC_NET
.sym 20973 adr[9]
.sym 20974 dat[15]
.sym 20975 dat[12]
.sym 20976 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20981 adr[2]
.sym 20982 adr[5]
.sym 20983 dat[13]
.sym 20984 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 20986 tx_to_ble.state[1]
.sym 20989 $PACKER_GND_NET
.sym 20990 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 20992 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20993 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20994 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20995 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20996 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20997 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20998 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 20999 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3038[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 i_clk$SB_IO_IN_$glb_clk
.sym 21012 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21028 dat[10]
.sym 21031 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 21037 dat[14]
.sym 21042 $PACKER_VCC_NET
.sym 21045 dat[2]
.sym 21049 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 21054 adr[6]
.sym 21055 adr[3]
.sym 21056 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21058 adr[8]
.sym 21059 adr[5]
.sym 21060 adr[2]
.sym 21062 dat[0]
.sym 21063 dat[3]
.sym 21064 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21065 dat[1]
.sym 21066 adr[7]
.sym 21067 $PACKER_VCC_NET
.sym 21068 dat[2]
.sym 21069 dat[7]
.sym 21072 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21075 dat[4]
.sym 21079 dat[5]
.sym 21080 dat[6]
.sym 21082 adr[9]
.sym 21085 adr[4]
.sym 21086 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 21087 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3689[0]_new_inv_
.sym 21088 $abc$9738$techmap\rx_from_ble.$procmux$1154_Y[1]_new_
.sym 21089 rx_from_ble.state[1]
.sym 21090 $abc$9738$auto$ice40_ffinit.cc:141:execute$9420
.sym 21092 tx_to_ble.state[0]
.sym 21093 o_data$SB_IO_OUT
.sym 21094 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21095 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21096 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21097 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21098 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21099 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21100 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21101 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 i_clk$SB_IO_IN_$glb_clk
.sym 21114 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21129 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 21137 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 21139 tx_to_ble.state[1]
.sym 21140 adr[5]
.sym 21142 adr[2]
.sym 21144 adr[7]
.sym 21145 adr[2]
.sym 21146 adr[5]
.sym 21157 adr[5]
.sym 21158 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21160 adr[8]
.sym 21161 adr[7]
.sym 21162 adr[6]
.sym 21163 dat[8]
.sym 21166 adr[3]
.sym 21167 adr[2]
.sym 21169 dat[15]
.sym 21171 dat[13]
.sym 21172 dat[11]
.sym 21173 dat[14]
.sym 21174 adr[4]
.sym 21175 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21176 $PACKER_VCC_NET
.sym 21177 dat[10]
.sym 21179 adr[9]
.sym 21183 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 21184 dat[12]
.sym 21187 dat[9]
.sym 21195 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 21196 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21197 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21198 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21199 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21200 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21201 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21202 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21203 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3056[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 i_clk$SB_IO_IN_$glb_clk
.sym 21216 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21232 adr[3]
.sym 21233 dat[3]
.sym 21235 o_data$SB_IO_OUT
.sym 21236 adr[8]
.sym 21239 dat[8]
.sym 21250 dat[7]
.sym 21259 dat[0]
.sym 21260 dat[7]
.sym 21261 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21264 adr[6]
.sym 21266 adr[9]
.sym 21268 adr[3]
.sym 21269 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21270 dat[4]
.sym 21271 $PACKER_VCC_NET
.sym 21273 adr[4]
.sym 21275 dat[6]
.sym 21276 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21277 dat[2]
.sym 21280 adr[8]
.sym 21282 adr[7]
.sym 21283 adr[2]
.sym 21284 adr[5]
.sym 21285 dat[3]
.sym 21287 dat[1]
.sym 21289 dat[5]
.sym 21291 servant.wb_timer_rdt[0]
.sym 21292 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21298 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21299 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21300 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21301 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21302 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21303 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21304 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21305 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 i_clk$SB_IO_IN_$glb_clk
.sym 21318 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21337 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 21345 adr[9]
.sym 21346 servant.wb_timer_rdt[7]
.sym 21347 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 21348 rx_from_ble.state[1]
.sym 21351 adr[9]
.sym 21355 servant.wb_timer_rdt[0]
.sym 21360 dat[11]
.sym 21362 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 21363 adr[3]
.sym 21364 $PACKER_VCC_NET
.sym 21365 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21366 dat[15]
.sym 21367 dat[8]
.sym 21368 dat[12]
.sym 21370 dat[10]
.sym 21371 dat[13]
.sym 21372 dat[14]
.sym 21373 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21374 adr[9]
.sym 21375 dat[9]
.sym 21378 adr[2]
.sym 21380 adr[4]
.sym 21382 adr[6]
.sym 21384 adr[7]
.sym 21387 adr[8]
.sym 21388 adr[5]
.sym 21394 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[0]
.sym 21395 servant.timer.mtimecmp[7]
.sym 21396 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[3]
.sym 21397 $abc$9738$new_n1033_
.sym 21398 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[7]
.sym 21400 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21401 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21402 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21403 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21404 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21405 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21406 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21407 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3042[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 i_clk$SB_IO_IN_$glb_clk
.sym 21420 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21434 dat[12]
.sym 21439 adr[3]
.sym 21442 adr[6]
.sym 21443 rx_from_ble.state[1]
.sym 21450 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 21453 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 21462 adr[6]
.sym 21463 dat[6]
.sym 21464 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21465 adr[5]
.sym 21466 $PACKER_VCC_NET
.sym 21467 dat[2]
.sym 21468 adr[8]
.sym 21470 dat[0]
.sym 21472 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21473 dat[3]
.sym 21475 dat[1]
.sym 21477 dat[5]
.sym 21478 adr[4]
.sym 21481 dat[4]
.sym 21482 dat[7]
.sym 21483 adr[9]
.sym 21486 adr[7]
.sym 21488 adr[3]
.sym 21489 $abc$9738$techmap$techmap2035\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21491 adr[2]
.sym 21502 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21503 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21504 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21505 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21506 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21507 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21508 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21509 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 i_clk$SB_IO_IN_$glb_clk
.sym 21522 $abc$9738$techmap$techmap2035\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21536 dat[11]
.sym 21539 dat[9]
.sym 21541 dat[11]
.sym 21542 rx_from_ble.state[1]
.sym 21543 servant.timer.mtimecmp[0]
.sym 21545 servant.timer.mtimecmp[3]
.sym 21547 dat[6]
.sym 21549 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 21550 adr[2]
.sym 21552 adr[7]
.sym 21553 adr[6]
.sym 21554 adr[2]
.sym 21555 adr[5]
.sym 21556 adr[7]
.sym 21557 adr[2]
.sym 21564 adr[8]
.sym 21565 dat[14]
.sym 21566 adr[2]
.sym 21568 adr[6]
.sym 21569 adr[7]
.sym 21571 dat[8]
.sym 21577 dat[15]
.sym 21578 adr[5]
.sym 21579 dat[13]
.sym 21580 dat[9]
.sym 21581 dat[12]
.sym 21583 adr[9]
.sym 21584 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21585 adr[3]
.sym 21586 dat[11]
.sym 21589 adr[4]
.sym 21591 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 21592 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21593 $PACKER_VCC_NET
.sym 21594 dat[10]
.sym 21604 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21605 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21606 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21607 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21608 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21609 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21610 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21611 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3048[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 i_clk$SB_IO_IN_$glb_clk
.sym 21624 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21640 dat[5]
.sym 21644 rx_done
.sym 21648 adr[8]
.sym 21651 wb_mem_dat[20]
.sym 21657 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 21740 $abc$9738$new_n1044_
.sym 21742 servant.timer.mtimecmp[4]
.sym 21743 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 21744 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[13]
.sym 21746 servant.wb_timer_rdt[14]
.sym 21755 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 21758 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 21759 adr[9]
.sym 21762 adr[9]
.sym 21763 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 21843 q$SB_IO_OUT
.sym 21854 dat[17]
.sym 21856 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[16]
.sym 21859 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[29]
.sym 21865 wb_mem_dat[16]
.sym 21870 adr[8]
.sym 21872 $abc$9738$techmap$techmap2034\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2033_Y
.sym 21873 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21874 adr[6]
.sym 21877 dat[18]
.sym 21879 dat[17]
.sym 21881 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21882 adr[5]
.sym 21883 $PACKER_VCC_NET
.sym 21886 dat[21]
.sym 21889 dat[16]
.sym 21890 dat[19]
.sym 21891 adr[3]
.sym 21892 dat[23]
.sym 21893 dat[20]
.sym 21894 adr[7]
.sym 21895 adr[4]
.sym 21896 dat[22]
.sym 21899 adr[2]
.sym 21900 adr[9]
.sym 21902 servant.timer_irq
.sym 21903 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[21]
.sym 21904 $abc$9738$new_n1029_
.sym 21905 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[28]
.sym 21906 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[27]
.sym 21907 $abc$9738$new_n1766_
.sym 21908 dat[17]
.sym 21909 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[16]
.sym 21910 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21911 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21912 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21913 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21914 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21915 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21916 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21917 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 i_clk$SB_IO_IN_$glb_clk
.sym 21930 $abc$9738$techmap$techmap2034\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2033_Y
.sym 21931 dat[16]
.sym 21932 dat[17]
.sym 21933 dat[18]
.sym 21934 dat[19]
.sym 21935 dat[20]
.sym 21936 dat[21]
.sym 21937 dat[22]
.sym 21938 dat[23]
.sym 21939 $PACKER_VCC_NET
.sym 21945 servant.timer.mtimecmp[10]
.sym 21946 $abc$9738$techmap$techmap2034\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2033_Y
.sym 21948 servant.wb_timer_rdt[31]
.sym 21950 $abc$9738$new_n1031_
.sym 21953 servant.wb_timer_rdt[30]
.sym 21955 servant.wb_timer_rdt[31]
.sym 21956 servant.wb_timer_rdt[22]
.sym 21957 servant.wb_timer_rdt[17]
.sym 21959 adr[5]
.sym 21960 adr[7]
.sym 21961 adr[6]
.sym 21963 adr[2]
.sym 21964 adr[7]
.sym 21965 adr[2]
.sym 21966 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 21967 adr[2]
.sym 21973 dat[28]
.sym 21974 adr[6]
.sym 21975 dat[26]
.sym 21976 $PACKER_VCC_NET
.sym 21977 adr[7]
.sym 21978 dat[27]
.sym 21979 dat[30]
.sym 21980 dat[24]
.sym 21982 adr[5]
.sym 21983 dat[31]
.sym 21985 adr[8]
.sym 21986 adr[9]
.sym 21987 adr[2]
.sym 21990 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 21992 adr[4]
.sym 21994 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 21995 adr[3]
.sym 21997 dat[29]
.sym 21999 dat[25]
.sym 22002 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22004 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 22005 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3972[1]_new_
.sym 22006 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[29]
.sym 22007 servant.timer.mtimecmp[29]
.sym 22008 servant.timer.mtimecmp[16]
.sym 22009 servant.timer.mtimecmp[28]
.sym 22010 $abc$9738$new_n1765_
.sym 22011 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 22012 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22013 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22014 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22015 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22016 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22017 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22018 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22019 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3046[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 i_clk$SB_IO_IN_$glb_clk
.sym 22032 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[26]
.sym 22035 dat[27]
.sym 22036 dat[28]
.sym 22037 dat[29]
.sym 22038 dat[30]
.sym 22039 dat[31]
.sym 22040 dat[24]
.sym 22041 dat[25]
.sym 22047 dat[17]
.sym 22049 dat[26]
.sym 22050 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 22052 $PACKER_VCC_NET
.sym 22058 wb_mem_dat[17]
.sym 22059 $abc$9738$new_n1038_
.sym 22061 dat[20]
.sym 22062 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 22066 wb_mem_dat[20]
.sym 22067 wb_mem_rdt[20]
.sym 22068 servant.wb_timer_rdt[27]
.sym 22069 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 22077 dat[16]
.sym 22078 adr[4]
.sym 22079 adr[9]
.sym 22080 dat[17]
.sym 22081 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22083 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22084 adr[3]
.sym 22085 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22090 dat[21]
.sym 22091 dat[20]
.sym 22093 dat[18]
.sym 22094 $PACKER_VCC_NET
.sym 22096 dat[19]
.sym 22097 adr[5]
.sym 22098 adr[7]
.sym 22099 adr[6]
.sym 22100 dat[22]
.sym 22101 adr[2]
.sym 22103 dat[23]
.sym 22105 adr[8]
.sym 22106 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 22107 wb_mem_dat[19]
.sym 22108 wb_mem_dat[20]
.sym 22109 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 22110 $abc$9738$new_n1764_
.sym 22111 wb_mem_dat[16]
.sym 22112 wb_mem_dat[17]
.sym 22113 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 22114 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22115 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22116 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22117 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22118 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22119 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22120 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22121 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 i_clk$SB_IO_IN_$glb_clk
.sym 22134 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22135 dat[16]
.sym 22136 dat[17]
.sym 22137 dat[18]
.sym 22138 dat[19]
.sym 22139 dat[20]
.sym 22140 dat[21]
.sym 22141 dat[22]
.sym 22142 dat[23]
.sym 22143 $PACKER_VCC_NET
.sym 22148 servant.mdu_rs1[30]
.sym 22150 wb_mem_dat[28]
.sym 22156 $abc$9738$new_n1763_
.sym 22162 dat[28]
.sym 22163 adr[7]
.sym 22168 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 22170 adr[9]
.sym 22171 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 22176 dat[29]
.sym 22177 dat[26]
.sym 22178 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 22179 dat[28]
.sym 22180 $PACKER_VCC_NET
.sym 22183 dat[30]
.sym 22185 adr[4]
.sym 22186 adr[3]
.sym 22187 dat[25]
.sym 22188 adr[5]
.sym 22189 dat[27]
.sym 22191 dat[31]
.sym 22192 adr[8]
.sym 22193 adr[7]
.sym 22194 adr[2]
.sym 22195 adr[9]
.sym 22196 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22200 dat[24]
.sym 22201 adr[6]
.sym 22204 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22208 $abc$9738$new_n1038_
.sym 22209 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 22210 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[25]
.sym 22211 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 22212 servant.timer.mtimecmp[25]
.sym 22213 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 22214 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[17]
.sym 22215 servant.timer.mtimecmp[17]
.sym 22216 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22217 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22218 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22219 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22220 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22221 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22222 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22223 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3060[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 i_clk$SB_IO_IN_$glb_clk
.sym 22236 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[26]
.sym 22239 dat[27]
.sym 22240 dat[28]
.sym 22241 dat[29]
.sym 22242 dat[30]
.sym 22243 dat[31]
.sym 22244 dat[24]
.sym 22245 dat[25]
.sym 22250 wb_mem_dat[27]
.sym 22251 $abc$9738$techmap$techmap2037\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22258 wb_mem_dat[22]
.sym 22265 wb_mem_rdt[21]
.sym 22268 wb_mem_dat[16]
.sym 22280 dat[17]
.sym 22281 adr[5]
.sym 22282 $PACKER_VCC_NET
.sym 22283 dat[18]
.sym 22284 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22286 dat[22]
.sym 22287 dat[21]
.sym 22288 dat[20]
.sym 22289 $abc$9738$techmap$techmap2026\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22291 adr[2]
.sym 22292 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22293 adr[6]
.sym 22294 adr[4]
.sym 22297 dat[16]
.sym 22300 dat[19]
.sym 22301 adr[7]
.sym 22303 adr[8]
.sym 22304 adr[3]
.sym 22307 dat[23]
.sym 22308 adr[9]
.sym 22318 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22319 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22320 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22321 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22322 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22323 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22324 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22325 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$9738$techmap$techmap2026\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22339 dat[16]
.sym 22340 dat[17]
.sym 22341 dat[18]
.sym 22342 dat[19]
.sym 22343 dat[20]
.sym 22344 dat[21]
.sym 22345 dat[22]
.sym 22346 dat[23]
.sym 22347 $PACKER_VCC_NET
.sym 22352 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 22353 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 22357 wb_mem_dat[25]
.sym 22363 wb_mem_dat[22]
.sym 22368 adr[5]
.sym 22370 adr[6]
.sym 22373 servant.wb_timer_rdt[17]
.sym 22380 adr[8]
.sym 22383 dat[26]
.sym 22384 adr[2]
.sym 22385 adr[5]
.sym 22388 dat[24]
.sym 22389 dat[29]
.sym 22392 adr[7]
.sym 22393 $PACKER_VCC_NET
.sym 22394 dat[28]
.sym 22395 adr[6]
.sym 22396 dat[27]
.sym 22397 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22398 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 22399 adr[9]
.sym 22400 dat[25]
.sym 22403 adr[3]
.sym 22405 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22408 dat[30]
.sym 22409 adr[4]
.sym 22411 dat[31]
.sym 22416 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22417 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22418 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22419 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22420 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22421 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22422 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22423 $abc$9738$auto$opt_expr.cc:189:group_cell_inputs$3058[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 i_clk$SB_IO_IN_$glb_clk
.sym 22436 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[26]
.sym 22439 dat[27]
.sym 22440 dat[28]
.sym 22441 dat[29]
.sym 22442 dat[30]
.sym 22443 dat[31]
.sym 22444 dat[24]
.sym 22445 dat[25]
.sym 22457 $PACKER_VCC_NET
.sym 22543 tx_to_ble.clock_count[0]
.sym 22544 $abc$9738$auto$wreduce.cc:455:run$1674[0]
.sym 22545 tx_to_ble.clock_count[6]
.sym 22547 tx_to_ble.clock_count[2]
.sym 22548 tx_to_ble.clock_count[3]
.sym 22549 tx_to_ble.clock_count[5]
.sym 22586 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7639
.sym 22599 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22604 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22608 tx_to_ble.clock_count[1]
.sym 22609 tx_to_ble.clock_count[0]
.sym 22612 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22617 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22618 tx_to_ble.clock_count[1]
.sym 22647 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22648 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22650 tx_to_ble.clock_count[0]
.sym 22663 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7639
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22665 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22672 $abc$9738$auto$wreduce.cc:455:run$1674[2]
.sym 22673 $abc$9738$auto$wreduce.cc:455:run$1674[3]
.sym 22674 $abc$9738$auto$wreduce.cc:455:run$1674[4]
.sym 22675 $abc$9738$auto$wreduce.cc:455:run$1674[5]
.sym 22676 $abc$9738$auto$wreduce.cc:455:run$1674[6]
.sym 22677 tx_to_ble.clock_count[4]
.sym 22684 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7639
.sym 22713 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22721 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22724 rx_from_ble.state[0]
.sym 22725 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22734 tx_to_ble.state[1]
.sym 22747 tx_to_ble.clock_count[1]
.sym 22750 tx_to_ble.clock_count[6]
.sym 22752 tx_to_ble.clock_count[2]
.sym 22753 tx_to_ble.clock_count[3]
.sym 22754 tx_to_ble.clock_count[5]
.sym 22756 tx_to_ble.clock_count[0]
.sym 22764 $PACKER_VCC_NET
.sym 22778 tx_to_ble.clock_count[4]
.sym 22779 $nextpnr_ICESTORM_LC_12$O
.sym 22782 tx_to_ble.clock_count[0]
.sym 22785 $auto$alumacc.cc:474:replace_alu$1734.C[2]
.sym 22787 tx_to_ble.clock_count[1]
.sym 22791 $auto$alumacc.cc:474:replace_alu$1734.C[3]
.sym 22793 tx_to_ble.clock_count[2]
.sym 22797 $auto$alumacc.cc:474:replace_alu$1734.C[4]
.sym 22799 tx_to_ble.clock_count[3]
.sym 22800 $PACKER_VCC_NET
.sym 22803 $auto$alumacc.cc:474:replace_alu$1734.C[5]
.sym 22805 $PACKER_VCC_NET
.sym 22806 tx_to_ble.clock_count[4]
.sym 22809 $auto$alumacc.cc:474:replace_alu$1734.C[6]
.sym 22812 tx_to_ble.clock_count[5]
.sym 22815 $nextpnr_ICESTORM_LC_13$I3
.sym 22817 tx_to_ble.clock_count[6]
.sym 22821 $nextpnr_ICESTORM_LC_13$COUT
.sym 22824 $PACKER_VCC_NET
.sym 22825 $nextpnr_ICESTORM_LC_13$I3
.sym 22829 $auto$ice40_ffinit.cc:140:execute$9391
.sym 22830 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 22831 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 22832 $abc$9738$new_n1082_
.sym 22833 $abc$9738$new_n1620_
.sym 22835 rx_from_ble.state[0]
.sym 22848 adr[6]
.sym 22859 $PACKER_VCC_NET
.sym 22865 $nextpnr_ICESTORM_LC_13$COUT
.sym 22872 tx_to_ble.state[1]
.sym 22874 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22876 tx_to_ble.state[0]
.sym 22877 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22880 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 22896 tx_to_ble.state[1]
.sym 22903 tx_to_ble.state[0]
.sym 22904 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 22905 tx_to_ble.state[1]
.sym 22906 $nextpnr_ICESTORM_LC_13$COUT
.sym 22916 tx_to_ble.state[1]
.sym 22917 tx_to_ble.state[0]
.sym 22918 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 22939 tx_to_ble.state[0]
.sym 22940 tx_to_ble.state[1]
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22951 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 22952 rx_from_ble.clock_count[4]
.sym 22953 rx_from_ble.clock_count[0]
.sym 22954 rx_from_ble.clock_count[1]
.sym 22955 rx_from_ble.clock_count[3]
.sym 22956 $abc$9738$new_n1077_
.sym 22957 rx_from_ble.clock_count[5]
.sym 22958 $abc$9738$auto$wreduce.cc:455:run$1670[0]
.sym 22959 rx_from_ble.clock_count[6]
.sym 22971 $abc$9738$techmap$techmap2022\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 22979 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 22984 rx_from_ble.state[0]
.sym 22985 $abc$9738$new_n1618_
.sym 22993 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 22996 rx_from_ble.clock_count[6]
.sym 22999 tx_to_ble.state[0]
.sym 23001 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 23002 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 23003 tx_to_ble.state[1]
.sym 23007 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 23009 rx_from_ble.clock_count[4]
.sym 23010 rx_from_ble.clock_count[0]
.sym 23011 rx_from_ble.clock_count[1]
.sym 23014 rx_from_ble.clock_count[5]
.sym 23016 rx_from_ble.clock_count[2]
.sym 23017 rx_from_ble.state[1]
.sym 23018 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3689[0]_new_inv_
.sym 23019 tx_active
.sym 23020 rx_from_ble.clock_count[3]
.sym 23021 $abc$9738$auto$ice40_ffinit.cc:141:execute$9420
.sym 23023 $abc$9738$new_n962_
.sym 23024 $abc$9738$new_n959_
.sym 23026 rx_from_ble.clock_count[4]
.sym 23027 rx_from_ble.clock_count[6]
.sym 23028 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3689[0]_new_inv_
.sym 23029 rx_from_ble.clock_count[5]
.sym 23032 rx_from_ble.clock_count[0]
.sym 23033 rx_from_ble.clock_count[3]
.sym 23034 rx_from_ble.clock_count[2]
.sym 23035 rx_from_ble.clock_count[1]
.sym 23038 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 23039 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 23046 rx_from_ble.state[1]
.sym 23050 $abc$9738$new_n959_
.sym 23051 tx_to_ble.state[1]
.sym 23052 tx_to_ble.state[0]
.sym 23053 $abc$9738$new_n962_
.sym 23062 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 23063 tx_active
.sym 23065 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 23070 $abc$9738$auto$ice40_ffinit.cc:141:execute$9420
.sym 23073 i_clk$SB_IO_IN_$glb_clk
.sym 23077 $abc$9738$auto$wreduce.cc:455:run$1670[2]
.sym 23078 $abc$9738$auto$wreduce.cc:455:run$1670[3]
.sym 23079 $abc$9738$auto$wreduce.cc:455:run$1670[4]
.sym 23080 $abc$9738$auto$wreduce.cc:455:run$1670[5]
.sym 23081 $abc$9738$auto$wreduce.cc:455:run$1670[6]
.sym 23082 rx_from_ble.clock_count[2]
.sym 23092 rx_from_ble.clock_count[6]
.sym 23106 servant.wb_timer_rdt[0]
.sym 23109 $abc$9738$new_n1033_
.sym 23117 rx_from_ble.clock_count[0]
.sym 23121 rx_from_ble.clock_count[5]
.sym 23123 rx_from_ble.clock_count[6]
.sym 23124 rx_from_ble.clock_count[4]
.sym 23126 rx_from_ble.clock_count[1]
.sym 23127 rx_from_ble.clock_count[3]
.sym 23139 rx_from_ble.clock_count[2]
.sym 23140 $PACKER_VCC_NET
.sym 23147 $PACKER_VCC_NET
.sym 23148 $nextpnr_ICESTORM_LC_0$O
.sym 23150 rx_from_ble.clock_count[0]
.sym 23154 $auto$alumacc.cc:474:replace_alu$1752.C[2]
.sym 23157 rx_from_ble.clock_count[1]
.sym 23160 $auto$alumacc.cc:474:replace_alu$1752.C[3]
.sym 23162 rx_from_ble.clock_count[2]
.sym 23166 $auto$alumacc.cc:474:replace_alu$1752.C[4]
.sym 23168 rx_from_ble.clock_count[3]
.sym 23169 $PACKER_VCC_NET
.sym 23172 $auto$alumacc.cc:474:replace_alu$1752.C[5]
.sym 23174 rx_from_ble.clock_count[4]
.sym 23175 $PACKER_VCC_NET
.sym 23178 $auto$alumacc.cc:474:replace_alu$1752.C[6]
.sym 23181 rx_from_ble.clock_count[5]
.sym 23184 $nextpnr_ICESTORM_LC_1$I3
.sym 23186 rx_from_ble.clock_count[6]
.sym 23194 $nextpnr_ICESTORM_LC_1$I3
.sym 23198 servant.timer.mtimecmp[13]
.sym 23199 $abc$9738$techmap\rx_from_ble.$procmux$1147_Y[0]_new_
.sym 23202 $abc$9738$new_n1618_
.sym 23203 servant.timer.mtimecmp[14]
.sym 23209 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[25]
.sym 23210 $PACKER_VCC_NET
.sym 23223 servant.wb_timer_rdt[3]
.sym 23226 $PACKER_VCC_NET
.sym 23231 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7555
.sym 23233 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 23244 $PACKER_VCC_NET
.sym 23248 servant.wb_timer_rdt[0]
.sym 23250 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 23279 servant.wb_timer_rdt[0]
.sym 23280 $PACKER_VCC_NET
.sym 23286 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23320 wb_rst_$glb_sr
.sym 23323 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[2]
.sym 23324 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[0]
.sym 23325 $abc$9738$techmap\rx_from_ble.$procmux$1166_Y[1]_new_
.sym 23326 rx_from_ble.data_index[2]
.sym 23327 rx_from_ble.data_index[1]
.sym 23328 rx_from_ble.data_index[0]
.sym 23345 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 23348 servant.wb_timer_rdt[9]
.sym 23351 servant.timer.mtimecmp[14]
.sym 23362 servant.timer.mtimecmp[0]
.sym 23363 dat[7]
.sym 23364 servant.timer.mtimecmp[3]
.sym 23376 servant.wb_timer_rdt[7]
.sym 23383 servant.wb_timer_rdt[3]
.sym 23389 servant.timer.mtimecmp[7]
.sym 23407 servant.timer.mtimecmp[0]
.sym 23415 dat[7]
.sym 23419 servant.timer.mtimecmp[3]
.sym 23425 servant.wb_timer_rdt[3]
.sym 23426 servant.timer.mtimecmp[7]
.sym 23427 servant.wb_timer_rdt[7]
.sym 23428 servant.timer.mtimecmp[3]
.sym 23431 servant.timer.mtimecmp[7]
.sym 23441 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 23442 i_clk$SB_IO_IN_$glb_clk
.sym 23443 wb_rst_$glb_sr
.sym 23446 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7603
.sym 23448 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7555
.sym 23450 rx_done
.sym 23451 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[4]
.sym 23467 dat[7]
.sym 23469 servant.timer.mtimecmp[13]
.sym 23475 servant.wb_timer_rdt[19]
.sym 23477 servant.wb_timer_rdt[20]
.sym 23486 servant.wb_timer_rdt[6]
.sym 23487 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[0]
.sym 23494 servant.wb_timer_rdt[5]
.sym 23495 servant.wb_timer_rdt[0]
.sym 23496 servant.wb_timer_rdt[7]
.sym 23497 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[3]
.sym 23499 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[7]
.sym 23502 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 23505 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 23508 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[4]
.sym 23509 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[1]
.sym 23510 servant.wb_timer_rdt[2]
.sym 23512 servant.wb_timer_rdt[3]
.sym 23514 servant.wb_timer_rdt[4]
.sym 23515 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[2]
.sym 23516 servant.wb_timer_rdt[1]
.sym 23517 $auto$alumacc.cc:474:replace_alu$1739.C[1]
.sym 23519 servant.wb_timer_rdt[0]
.sym 23520 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[0]
.sym 23523 $auto$alumacc.cc:474:replace_alu$1739.C[2]
.sym 23525 servant.wb_timer_rdt[1]
.sym 23526 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[1]
.sym 23529 $auto$alumacc.cc:474:replace_alu$1739.C[3]
.sym 23531 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[2]
.sym 23532 servant.wb_timer_rdt[2]
.sym 23535 $auto$alumacc.cc:474:replace_alu$1739.C[4]
.sym 23537 servant.wb_timer_rdt[3]
.sym 23538 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[3]
.sym 23541 $auto$alumacc.cc:474:replace_alu$1739.C[5]
.sym 23543 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[4]
.sym 23544 servant.wb_timer_rdt[4]
.sym 23547 $auto$alumacc.cc:474:replace_alu$1739.C[6]
.sym 23549 servant.wb_timer_rdt[5]
.sym 23550 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 23553 $auto$alumacc.cc:474:replace_alu$1739.C[7]
.sym 23555 servant.wb_timer_rdt[6]
.sym 23556 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 23559 $auto$alumacc.cc:474:replace_alu$1739.C[8]
.sym 23561 servant.wb_timer_rdt[7]
.sym 23562 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[7]
.sym 23567 $abc$9738$new_n1041_
.sym 23568 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[10]
.sym 23569 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[14]
.sym 23570 $abc$9738$new_n1043_
.sym 23571 $abc$9738$new_n1040_
.sym 23572 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[13]
.sym 23573 $abc$9738$new_n1042_
.sym 23574 wb_rst
.sym 23580 servant.wb_timer_rdt[6]
.sym 23582 rx_from_ble.state[1]
.sym 23584 servant.wb_timer_rdt[7]
.sym 23590 servant.cpu.cpu.bufreg_en
.sym 23591 wb_mem_dat[8]
.sym 23597 $abc$9738$new_n1033_
.sym 23603 $auto$alumacc.cc:474:replace_alu$1739.C[8]
.sym 23608 servant.wb_timer_rdt[8]
.sym 23611 servant.wb_timer_rdt[15]
.sym 23617 servant.wb_timer_rdt[14]
.sym 23618 servant.wb_timer_rdt[9]
.sym 23622 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 23623 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[13]
.sym 23625 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[10]
.sym 23627 servant.wb_timer_rdt[11]
.sym 23628 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[9]
.sym 23630 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[15]
.sym 23631 servant.wb_timer_rdt[13]
.sym 23633 servant.wb_timer_rdt[10]
.sym 23634 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[14]
.sym 23636 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[8]
.sym 23637 servant.wb_timer_rdt[12]
.sym 23639 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[11]
.sym 23640 $auto$alumacc.cc:474:replace_alu$1739.C[9]
.sym 23642 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[8]
.sym 23643 servant.wb_timer_rdt[8]
.sym 23646 $auto$alumacc.cc:474:replace_alu$1739.C[10]
.sym 23648 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[9]
.sym 23649 servant.wb_timer_rdt[9]
.sym 23652 $auto$alumacc.cc:474:replace_alu$1739.C[11]
.sym 23654 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[10]
.sym 23655 servant.wb_timer_rdt[10]
.sym 23658 $auto$alumacc.cc:474:replace_alu$1739.C[12]
.sym 23660 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[11]
.sym 23661 servant.wb_timer_rdt[11]
.sym 23664 $auto$alumacc.cc:474:replace_alu$1739.C[13]
.sym 23666 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 23667 servant.wb_timer_rdt[12]
.sym 23670 $auto$alumacc.cc:474:replace_alu$1739.C[14]
.sym 23672 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[13]
.sym 23673 servant.wb_timer_rdt[13]
.sym 23676 $auto$alumacc.cc:474:replace_alu$1739.C[15]
.sym 23678 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[14]
.sym 23679 servant.wb_timer_rdt[14]
.sym 23682 $auto$alumacc.cc:474:replace_alu$1739.C[16]
.sym 23684 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[15]
.sym 23685 servant.wb_timer_rdt[15]
.sym 23690 $abc$9738$new_n1032_
.sym 23692 servant.timer.mtimecmp[8]
.sym 23693 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[19]
.sym 23694 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[8]
.sym 23695 servant.timer.mtimecmp[19]
.sym 23696 $abc$9738$new_n1045_
.sym 23697 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[11]
.sym 23701 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[17]
.sym 23705 servant.wb_timer_rdt[15]
.sym 23712 servant.wb_timer_rdt[8]
.sym 23714 servant.wb_timer_rdt[4]
.sym 23716 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[21]
.sym 23717 wb_mem_dat[19]
.sym 23718 $abc$9738$new_n1040_
.sym 23726 $auto$alumacc.cc:474:replace_alu$1739.C[16]
.sym 23732 servant.wb_timer_rdt[18]
.sym 23734 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 23735 servant.wb_timer_rdt[22]
.sym 23737 servant.wb_timer_rdt[23]
.sym 23738 servant.wb_timer_rdt[17]
.sym 23742 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[21]
.sym 23745 servant.wb_timer_rdt[19]
.sym 23747 servant.wb_timer_rdt[20]
.sym 23750 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[23]
.sym 23751 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[18]
.sym 23754 servant.wb_timer_rdt[21]
.sym 23755 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[20]
.sym 23758 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[19]
.sym 23760 servant.wb_timer_rdt[16]
.sym 23761 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[16]
.sym 23762 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[17]
.sym 23763 $auto$alumacc.cc:474:replace_alu$1739.C[17]
.sym 23765 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[16]
.sym 23766 servant.wb_timer_rdt[16]
.sym 23769 $auto$alumacc.cc:474:replace_alu$1739.C[18]
.sym 23771 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[17]
.sym 23772 servant.wb_timer_rdt[17]
.sym 23775 $auto$alumacc.cc:474:replace_alu$1739.C[19]
.sym 23777 servant.wb_timer_rdt[18]
.sym 23778 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[18]
.sym 23781 $auto$alumacc.cc:474:replace_alu$1739.C[20]
.sym 23783 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[19]
.sym 23784 servant.wb_timer_rdt[19]
.sym 23787 $auto$alumacc.cc:474:replace_alu$1739.C[21]
.sym 23789 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[20]
.sym 23790 servant.wb_timer_rdt[20]
.sym 23793 $auto$alumacc.cc:474:replace_alu$1739.C[22]
.sym 23795 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[21]
.sym 23796 servant.wb_timer_rdt[21]
.sym 23799 $auto$alumacc.cc:474:replace_alu$1739.C[23]
.sym 23801 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 23802 servant.wb_timer_rdt[22]
.sym 23805 $auto$alumacc.cc:474:replace_alu$1739.C[24]
.sym 23807 servant.wb_timer_rdt[23]
.sym 23808 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[23]
.sym 23813 $abc$9738$new_n1030_
.sym 23814 $abc$9738$new_n1049_
.sym 23815 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[24]
.sym 23816 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[23]
.sym 23817 $abc$9738$new_n1022_
.sym 23818 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[31]
.sym 23819 $abc$9738$new_n1026_
.sym 23820 $abc$9738$new_n1027_
.sym 23824 servant.mdu_rs1[31]
.sym 23831 servant.wb_timer_rdt[22]
.sym 23833 servant.wb_timer_rdt[23]
.sym 23834 servant.wb_timer_rdt[17]
.sym 23836 servant.wb_timer_rdt[18]
.sym 23838 servant.wb_timer_rdt[8]
.sym 23839 servant.wb_timer_rdt[13]
.sym 23842 servant.wb_timer_rdt[10]
.sym 23843 servant.wb_timer_rdt[9]
.sym 23845 $abc$9738$new_n1045_
.sym 23847 servant.mdu_rs1[30]
.sym 23849 $auto$alumacc.cc:474:replace_alu$1739.C[24]
.sym 23856 servant.wb_timer_rdt[30]
.sym 23857 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[28]
.sym 23858 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[27]
.sym 23863 servant.wb_timer_rdt[29]
.sym 23864 servant.wb_timer_rdt[27]
.sym 23867 servant.wb_timer_rdt[24]
.sym 23869 servant.wb_timer_rdt[31]
.sym 23871 servant.wb_timer_rdt[26]
.sym 23874 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[25]
.sym 23875 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[31]
.sym 23877 servant.wb_timer_rdt[25]
.sym 23878 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[30]
.sym 23880 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[24]
.sym 23881 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[26]
.sym 23882 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[29]
.sym 23883 servant.wb_timer_rdt[28]
.sym 23886 $auto$alumacc.cc:474:replace_alu$1739.C[25]
.sym 23888 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[24]
.sym 23889 servant.wb_timer_rdt[24]
.sym 23892 $auto$alumacc.cc:474:replace_alu$1739.C[26]
.sym 23894 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[25]
.sym 23895 servant.wb_timer_rdt[25]
.sym 23898 $auto$alumacc.cc:474:replace_alu$1739.C[27]
.sym 23900 servant.wb_timer_rdt[26]
.sym 23901 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[26]
.sym 23904 $auto$alumacc.cc:474:replace_alu$1739.C[28]
.sym 23906 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[27]
.sym 23907 servant.wb_timer_rdt[27]
.sym 23910 $auto$alumacc.cc:474:replace_alu$1739.C[29]
.sym 23912 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[28]
.sym 23913 servant.wb_timer_rdt[28]
.sym 23916 $auto$alumacc.cc:474:replace_alu$1739.C[30]
.sym 23918 servant.wb_timer_rdt[29]
.sym 23919 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[29]
.sym 23922 $auto$alumacc.cc:474:replace_alu$1739.C[31]
.sym 23924 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[30]
.sym 23925 servant.wb_timer_rdt[30]
.sym 23928 $abc$9738$auto$alumacc.cc:491:replace_alu$1741[31]
.sym 23930 servant.wb_timer_rdt[31]
.sym 23931 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[31]
.sym 23936 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[30]
.sym 23937 servant.timer.mtimecmp[23]
.sym 23938 $abc$9738$new_n1025_
.sym 23939 $abc$9738$new_n1024_
.sym 23940 $abc$9738$new_n1023_
.sym 23941 servant.timer.mtimecmp[24]
.sym 23942 servant.timer.mtimecmp[30]
.sym 23943 servant.timer.mtimecmp[21]
.sym 23948 $abc$9738$new_n1028_
.sym 23952 servant.wb_timer_rdt[27]
.sym 23955 servant.wb_timer_rdt[24]
.sym 23960 wb_mem_dat[24]
.sym 23961 servant.wb_timer_rdt[16]
.sym 23962 wb_mem_dat[29]
.sym 23963 wb_mem_dat[21]
.sym 23964 servant.mdu_rs1[31]
.sym 23966 servant.wb_timer_rdt[21]
.sym 23967 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[26]
.sym 23968 $abc$9738$new_n1026_
.sym 23969 servant.wb_timer_rdt[20]
.sym 23970 servant.wb_timer_rdt[19]
.sym 23971 servant.mdu_rs1[31]
.sym 23972 $abc$9738$auto$alumacc.cc:491:replace_alu$1741[31]
.sym 23977 servant.wb_timer_rdt[16]
.sym 23979 $abc$9738$new_n1766_
.sym 23981 $abc$9738$new_n1022_
.sym 23982 servant.timer.mtimecmp[28]
.sym 23983 $abc$9738$new_n1765_
.sym 23989 servant.timer.mtimecmp[16]
.sym 23990 $abc$9738$new_n1040_
.sym 23994 servant.timer.mtimecmp[9]
.sym 23997 wb_mem_dat[17]
.sym 24000 servant.wb_timer_rdt[21]
.sym 24003 servant.wb_timer_rdt[9]
.sym 24004 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 24005 $abc$9738$new_n1045_
.sym 24006 servant.timer.mtimecmp[27]
.sym 24008 servant.timer.mtimecmp[21]
.sym 24010 $abc$9738$new_n1766_
.sym 24011 $abc$9738$new_n1045_
.sym 24012 $abc$9738$new_n1040_
.sym 24013 $abc$9738$auto$alumacc.cc:491:replace_alu$1741[31]
.sym 24019 servant.timer.mtimecmp[21]
.sym 24022 servant.timer.mtimecmp[21]
.sym 24023 servant.timer.mtimecmp[16]
.sym 24024 servant.wb_timer_rdt[16]
.sym 24025 servant.wb_timer_rdt[21]
.sym 24028 servant.timer.mtimecmp[28]
.sym 24036 servant.timer.mtimecmp[27]
.sym 24040 servant.timer.mtimecmp[9]
.sym 24041 $abc$9738$new_n1765_
.sym 24042 servant.wb_timer_rdt[9]
.sym 24043 $abc$9738$new_n1022_
.sym 24046 wb_mem_dat[17]
.sym 24048 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 24052 servant.timer.mtimecmp[16]
.sym 24057 i_clk$SB_IO_IN_$glb_clk
.sym 24059 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 24060 wb_mem_dat[28]
.sym 24061 wb_mem_dat[18]
.sym 24062 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24063 wb_mem_dat[23]
.sym 24064 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 24065 wb_mem_dat[24]
.sym 24066 wb_mem_dat[29]
.sym 24073 $abc$9738$new_n1766_
.sym 24077 wb_mem_dat[30]
.sym 24083 servant.wb_timer_rdt[28]
.sym 24084 servant.timer.mtimecmp[26]
.sym 24086 servant.wb_timer_rdt[25]
.sym 24087 servant.wb_timer_rdt[24]
.sym 24090 servant.wb_dbus_ack
.sym 24091 servant.wb_timer_rdt[26]
.sym 24092 servant.timer.mtimecmp[27]
.sym 24093 servant.wb_dbus_ack
.sym 24101 servant.wb_timer_rdt[28]
.sym 24102 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 24103 $abc$9738$new_n1763_
.sym 24104 $abc$9738$new_n1764_
.sym 24105 servant.mdu_rs1[30]
.sym 24109 servant.wb_timer_rdt[28]
.sym 24113 wb_mem_dat[16]
.sym 24116 $abc$9738$new_n1038_
.sym 24117 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3972[1]_new_
.sym 24119 servant.timer.mtimecmp[29]
.sym 24122 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 24123 wb_mem_dat[29]
.sym 24124 servant.mdu_rs1[31]
.sym 24125 wb_mem_dat[28]
.sym 24129 servant.timer.mtimecmp[28]
.sym 24131 servant.wb_timer_rdt[29]
.sym 24133 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 24134 servant.mdu_rs1[31]
.sym 24135 servant.wb_timer_rdt[28]
.sym 24136 servant.mdu_rs1[30]
.sym 24139 servant.wb_timer_rdt[28]
.sym 24140 servant.wb_timer_rdt[29]
.sym 24141 servant.timer.mtimecmp[29]
.sym 24142 servant.timer.mtimecmp[28]
.sym 24148 servant.timer.mtimecmp[29]
.sym 24153 wb_mem_dat[29]
.sym 24159 wb_mem_dat[16]
.sym 24166 wb_mem_dat[28]
.sym 24169 $abc$9738$new_n1038_
.sym 24170 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3972[1]_new_
.sym 24171 $abc$9738$new_n1764_
.sym 24172 $abc$9738$new_n1763_
.sym 24175 servant.mdu_rs1[30]
.sym 24176 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 24177 servant.mdu_rs1[31]
.sym 24178 servant.wb_timer_rdt[29]
.sym 24179 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 24180 i_clk$SB_IO_IN_$glb_clk
.sym 24181 wb_rst_$glb_sr
.sym 24182 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24183 wb_mem_dat[21]
.sym 24184 wb_mem_dat[26]
.sym 24185 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[26]
.sym 24186 wb_mem_dat[27]
.sym 24189 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 24198 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 24204 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 24205 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 24216 wb_mem_dat[19]
.sym 24217 wb_mem_dat[21]
.sym 24223 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 24224 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24225 wb_mem_dat[18]
.sym 24226 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24228 wb_mem_rdt[20]
.sym 24229 wb_mem_dat[17]
.sym 24231 servant.wb_timer_rdt[16]
.sym 24232 servant.wb_timer_rdt[22]
.sym 24236 servant.mdu_rs1[31]
.sym 24237 servant.wb_timer_rdt[27]
.sym 24238 servant.wb_timer_rdt[21]
.sym 24239 servant.wb_timer_rdt[20]
.sym 24240 wb_mem_dat[21]
.sym 24241 wb_mem_dat[20]
.sym 24245 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 24246 wb_mem_rdt[21]
.sym 24249 servant.mdu_rs1[30]
.sym 24250 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 24251 servant.timer.mtimecmp[27]
.sym 24253 servant.wb_dbus_ack
.sym 24254 servant.timer.mtimecmp[22]
.sym 24256 servant.mdu_rs1[31]
.sym 24257 servant.mdu_rs1[30]
.sym 24258 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 24259 servant.wb_timer_rdt[16]
.sym 24262 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24264 servant.wb_dbus_ack
.sym 24265 wb_mem_dat[20]
.sym 24269 servant.wb_dbus_ack
.sym 24270 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 24271 wb_mem_dat[21]
.sym 24274 servant.mdu_rs1[30]
.sym 24275 servant.mdu_rs1[31]
.sym 24276 wb_mem_rdt[20]
.sym 24277 servant.wb_timer_rdt[20]
.sym 24280 servant.timer.mtimecmp[22]
.sym 24281 servant.wb_timer_rdt[27]
.sym 24282 servant.wb_timer_rdt[22]
.sym 24283 servant.timer.mtimecmp[27]
.sym 24286 servant.wb_dbus_ack
.sym 24287 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 24289 wb_mem_dat[17]
.sym 24293 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24294 wb_mem_dat[18]
.sym 24295 servant.wb_dbus_ack
.sym 24298 wb_mem_rdt[21]
.sym 24299 servant.wb_timer_rdt[21]
.sym 24300 servant.mdu_rs1[30]
.sym 24301 servant.mdu_rs1[31]
.sym 24302 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 24303 i_clk$SB_IO_IN_$glb_clk
.sym 24305 servant.timer.mtimecmp[26]
.sym 24309 servant.timer.mtimecmp[27]
.sym 24312 servant.timer.mtimecmp[22]
.sym 24334 wb_mem_rdt[26]
.sym 24335 servant.mdu_rs1[30]
.sym 24350 servant.timer.mtimecmp[25]
.sym 24352 wb_mem_dat[17]
.sym 24353 servant.timer.mtimecmp[17]
.sym 24356 servant.wb_timer_rdt[25]
.sym 24358 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 24359 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 24360 wb_mem_dat[25]
.sym 24361 servant.mdu_rs1[30]
.sym 24366 servant.mdu_rs1[31]
.sym 24367 servant.wb_timer_rdt[17]
.sym 24369 servant.mdu_rs1[31]
.sym 24372 servant.wb_timer_rdt[19]
.sym 24375 servant.wb_timer_rdt[17]
.sym 24377 servant.timer.mtimecmp[22]
.sym 24379 servant.timer.mtimecmp[25]
.sym 24380 servant.timer.mtimecmp[17]
.sym 24381 servant.wb_timer_rdt[17]
.sym 24382 servant.wb_timer_rdt[25]
.sym 24385 servant.mdu_rs1[31]
.sym 24386 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 24387 servant.wb_timer_rdt[17]
.sym 24388 servant.mdu_rs1[30]
.sym 24391 servant.timer.mtimecmp[25]
.sym 24397 servant.wb_timer_rdt[19]
.sym 24398 servant.mdu_rs1[30]
.sym 24399 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 24400 servant.mdu_rs1[31]
.sym 24404 wb_mem_dat[25]
.sym 24412 servant.timer.mtimecmp[22]
.sym 24418 servant.timer.mtimecmp[17]
.sym 24422 wb_mem_dat[17]
.sym 24425 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 24426 i_clk$SB_IO_IN_$glb_clk
.sym 24427 wb_rst_$glb_sr
.sym 24452 servant.mdu_rs1[31]
.sym 24458 servant.wb_timer_rdt[19]
.sym 24570 adr[7]
.sym 24659 rx_from_ble.state[0]
.sym 24687 $abc$9738$auto$wreduce.cc:455:run$1674[2]
.sym 24688 $abc$9738$auto$wreduce.cc:455:run$1674[3]
.sym 24695 $abc$9738$auto$wreduce.cc:455:run$1674[0]
.sym 24698 $abc$9738$auto$wreduce.cc:455:run$1674[5]
.sym 24699 $abc$9738$auto$wreduce.cc:455:run$1674[6]
.sym 24702 tx_to_ble.clock_count[0]
.sym 24708 $PACKER_VCC_NET
.sym 24714 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 24716 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24724 $abc$9738$auto$wreduce.cc:455:run$1674[0]
.sym 24725 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24731 $PACKER_VCC_NET
.sym 24733 tx_to_ble.clock_count[0]
.sym 24738 $abc$9738$auto$wreduce.cc:455:run$1674[6]
.sym 24739 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24749 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24751 $abc$9738$auto$wreduce.cc:455:run$1674[2]
.sym 24754 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24757 $abc$9738$auto$wreduce.cc:455:run$1674[3]
.sym 24761 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24763 $abc$9738$auto$wreduce.cc:455:run$1674[5]
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24766 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 24785 clock_gen.pll.rst_reg[1]
.sym 24853 tx_to_ble.clock_count[0]
.sym 24855 tx_to_ble.clock_count[6]
.sym 24856 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 24857 tx_to_ble.clock_count[2]
.sym 24858 tx_to_ble.clock_count[3]
.sym 24859 tx_to_ble.clock_count[5]
.sym 24867 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24875 tx_to_ble.clock_count[4]
.sym 24876 tx_to_ble.clock_count[1]
.sym 24880 $abc$9738$auto$wreduce.cc:455:run$1674[4]
.sym 24884 $nextpnr_ICESTORM_LC_2$O
.sym 24886 tx_to_ble.clock_count[0]
.sym 24890 $auto$alumacc.cc:474:replace_alu$1793.C[2]
.sym 24893 tx_to_ble.clock_count[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$1793.C[3]
.sym 24898 tx_to_ble.clock_count[2]
.sym 24900 $auto$alumacc.cc:474:replace_alu$1793.C[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$1793.C[4]
.sym 24904 tx_to_ble.clock_count[3]
.sym 24906 $auto$alumacc.cc:474:replace_alu$1793.C[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$1793.C[5]
.sym 24910 tx_to_ble.clock_count[4]
.sym 24912 $auto$alumacc.cc:474:replace_alu$1793.C[4]
.sym 24914 $auto$alumacc.cc:474:replace_alu$1793.C[6]
.sym 24917 tx_to_ble.clock_count[5]
.sym 24918 $auto$alumacc.cc:474:replace_alu$1793.C[5]
.sym 24922 tx_to_ble.clock_count[6]
.sym 24924 $auto$alumacc.cc:474:replace_alu$1793.C[6]
.sym 24927 $abc$9738$auto$wreduce.cc:455:run$1674[4]
.sym 24928 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 24932 i_clk$SB_IO_IN_$glb_clk
.sym 24933 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 24941 servant.timer.mtimecmp[13]
.sym 25009 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 25023 $auto$ice40_ffinit.cc:140:execute$9391
.sym 25025 i_data$SB_IO_IN
.sym 25030 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25031 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 25032 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 25034 rx_from_ble.state[1]
.sym 25035 $abc$9738$new_n1620_
.sym 25036 $abc$9738$new_n1618_
.sym 25037 rx_from_ble.state[0]
.sym 25042 i_data$SB_IO_IN
.sym 25049 $auto$ice40_ffinit.cc:140:execute$9391
.sym 25052 rx_from_ble.state[1]
.sym 25055 rx_from_ble.state[0]
.sym 25059 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 25060 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 25061 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 25064 rx_from_ble.state[1]
.sym 25065 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25066 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 25067 rx_from_ble.state[0]
.sym 25076 $abc$9738$new_n1618_
.sym 25077 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 25078 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 25079 $abc$9738$new_n1620_
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25091 i_data$SB_IO_IN
.sym 25106 $PACKER_GND_NET
.sym 25162 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 25163 rx_from_ble.clock_count[0]
.sym 25164 $PACKER_VCC_NET
.sym 25165 $abc$9738$new_n1082_
.sym 25166 $abc$9738$auto$wreduce.cc:455:run$1670[4]
.sym 25168 $abc$9738$auto$wreduce.cc:455:run$1670[6]
.sym 25173 $abc$9738$auto$wreduce.cc:455:run$1670[3]
.sym 25174 $abc$9738$new_n1077_
.sym 25175 $abc$9738$auto$wreduce.cc:455:run$1670[5]
.sym 25176 rx_from_ble.state[0]
.sym 25180 rx_from_ble.clock_count[1]
.sym 25183 rx_from_ble.state[1]
.sym 25184 $abc$9738$auto$wreduce.cc:455:run$1670[0]
.sym 25187 rx_from_ble.clock_count[0]
.sym 25193 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25195 $abc$9738$auto$wreduce.cc:455:run$1670[4]
.sym 25196 $abc$9738$new_n1082_
.sym 25198 $abc$9738$new_n1077_
.sym 25201 $abc$9738$new_n1082_
.sym 25202 $abc$9738$auto$wreduce.cc:455:run$1670[0]
.sym 25203 $abc$9738$new_n1077_
.sym 25207 rx_from_ble.clock_count[0]
.sym 25208 $abc$9738$new_n1082_
.sym 25209 rx_from_ble.clock_count[1]
.sym 25210 $abc$9738$new_n1077_
.sym 25213 $abc$9738$new_n1077_
.sym 25214 $abc$9738$auto$wreduce.cc:455:run$1670[3]
.sym 25219 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25220 rx_from_ble.state[1]
.sym 25221 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 25222 rx_from_ble.state[0]
.sym 25225 $abc$9738$new_n1077_
.sym 25227 $abc$9738$new_n1082_
.sym 25228 $abc$9738$auto$wreduce.cc:455:run$1670[5]
.sym 25231 $PACKER_VCC_NET
.sym 25232 rx_from_ble.clock_count[0]
.sym 25237 $abc$9738$new_n1077_
.sym 25240 $abc$9738$auto$wreduce.cc:455:run$1670[6]
.sym 25241 $PACKER_VCC_NET
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25317 rx_from_ble.clock_count[4]
.sym 25321 $abc$9738$new_n1077_
.sym 25326 rx_from_ble.clock_count[0]
.sym 25327 rx_from_ble.clock_count[1]
.sym 25328 rx_from_ble.clock_count[3]
.sym 25330 rx_from_ble.clock_count[5]
.sym 25332 rx_from_ble.clock_count[6]
.sym 25335 $PACKER_VCC_NET
.sym 25343 $abc$9738$auto$wreduce.cc:455:run$1670[2]
.sym 25348 rx_from_ble.clock_count[2]
.sym 25349 $nextpnr_ICESTORM_LC_3$O
.sym 25352 rx_from_ble.clock_count[0]
.sym 25355 $auto$alumacc.cc:474:replace_alu$1766.C[2]
.sym 25358 rx_from_ble.clock_count[1]
.sym 25361 $auto$alumacc.cc:474:replace_alu$1766.C[3]
.sym 25364 rx_from_ble.clock_count[2]
.sym 25365 $auto$alumacc.cc:474:replace_alu$1766.C[2]
.sym 25367 $auto$alumacc.cc:474:replace_alu$1766.C[4]
.sym 25369 rx_from_ble.clock_count[3]
.sym 25371 $auto$alumacc.cc:474:replace_alu$1766.C[3]
.sym 25373 $auto$alumacc.cc:474:replace_alu$1766.C[5]
.sym 25376 rx_from_ble.clock_count[4]
.sym 25377 $auto$alumacc.cc:474:replace_alu$1766.C[4]
.sym 25379 $auto$alumacc.cc:474:replace_alu$1766.C[6]
.sym 25381 rx_from_ble.clock_count[5]
.sym 25383 $auto$alumacc.cc:474:replace_alu$1766.C[5]
.sym 25386 rx_from_ble.clock_count[6]
.sym 25389 $auto$alumacc.cc:474:replace_alu$1766.C[6]
.sym 25394 $abc$9738$auto$wreduce.cc:455:run$1670[2]
.sym 25395 $abc$9738$new_n1077_
.sym 25396 $PACKER_VCC_NET
.sym 25397 i_clk$SB_IO_IN_$glb_clk
.sym 25474 wb_mem_dat[14]
.sym 25477 rx_from_ble.data_index[2]
.sym 25480 wb_mem_dat[13]
.sym 25481 rx_from_ble.state[0]
.sym 25486 rx_from_ble.data_index[1]
.sym 25487 rx_from_ble.data_index[0]
.sym 25489 $abc$9738$techmap\rx_from_ble.$procmux$1147_Y[0]_new_
.sym 25495 rx_from_ble.state[1]
.sym 25503 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25508 wb_mem_dat[13]
.sym 25511 rx_from_ble.data_index[1]
.sym 25512 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25513 rx_from_ble.data_index[2]
.sym 25514 rx_from_ble.data_index[0]
.sym 25530 rx_from_ble.state[1]
.sym 25531 rx_from_ble.state[0]
.sym 25532 $abc$9738$techmap\rx_from_ble.$procmux$1147_Y[0]_new_
.sym 25536 wb_mem_dat[14]
.sym 25551 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25553 wb_rst_$glb_sr
.sym 25562 servant.timer.mtimecmp[13]
.sym 25566 wb_mem_dat[14]
.sym 25572 wb_mem_dat[13]
.sym 25627 $PACKER_VCC_NET
.sym 25629 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7603
.sym 25631 $abc$9738$techmap\rx_from_ble.$procmux$1166_Y[1]_new_
.sym 25632 rx_from_ble.data_index[2]
.sym 25633 rx_from_ble.data_index[1]
.sym 25634 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25639 $abc$9738$new_n1618_
.sym 25640 rx_from_ble.data_index[2]
.sym 25642 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25647 rx_from_ble.state[1]
.sym 25650 rx_from_ble.data_index[0]
.sym 25653 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[2]
.sym 25654 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[0]
.sym 25655 rx_from_ble.state[0]
.sym 25658 rx_from_ble.data_index[0]
.sym 25659 $nextpnr_ICESTORM_LC_5$O
.sym 25661 rx_from_ble.data_index[0]
.sym 25665 $auto$alumacc.cc:474:replace_alu$1769.C[2]
.sym 25667 rx_from_ble.data_index[1]
.sym 25673 rx_from_ble.data_index[2]
.sym 25675 $auto$alumacc.cc:474:replace_alu$1769.C[2]
.sym 25679 $PACKER_VCC_NET
.sym 25680 rx_from_ble.data_index[0]
.sym 25684 rx_from_ble.data_index[1]
.sym 25685 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25687 rx_from_ble.data_index[0]
.sym 25690 $abc$9738$new_n1618_
.sym 25691 rx_from_ble.data_index[2]
.sym 25692 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[2]
.sym 25693 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25696 $abc$9738$techmap\rx_from_ble.$procmux$1166_Y[1]_new_
.sym 25697 rx_from_ble.state[0]
.sym 25698 rx_from_ble.state[1]
.sym 25702 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25703 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[0]
.sym 25704 $abc$9738$new_n1618_
.sym 25705 rx_from_ble.data_index[0]
.sym 25706 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7603
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25784 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7555
.sym 25788 rx_from_ble.state[1]
.sym 25792 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25801 rx_from_ble.state[0]
.sym 25804 rx_done
.sym 25809 servant.timer.mtimecmp[4]
.sym 25830 rx_from_ble.state[0]
.sym 25841 rx_from_ble.state[1]
.sym 25842 rx_from_ble.state[0]
.sym 25851 rx_from_ble.state[1]
.sym 25852 rx_from_ble.state[0]
.sym 25853 rx_done
.sym 25854 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 25858 servant.timer.mtimecmp[4]
.sym 25861 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7555
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25873 $PACKER_VCC_NET
.sym 25876 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7555
.sym 25937 $abc$9738$new_n1041_
.sym 25939 servant.wb_timer_rdt[13]
.sym 25940 $abc$9738$new_n1043_
.sym 25943 $abc$9738$new_n1042_
.sym 25949 servant.wb_timer_rdt[10]
.sym 25950 servant.timer.mtimecmp[13]
.sym 25952 servant.timer.mtimecmp[14]
.sym 25953 $abc$9738$new_n1044_
.sym 25954 clock_gen.pll.rst_reg[1]
.sym 25955 servant.timer.mtimecmp[4]
.sym 25957 servant.wb_timer_rdt[4]
.sym 25958 servant.timer.mtimecmp[10]
.sym 25965 servant.wb_timer_rdt[14]
.sym 25966 servant.timer.mtimecmp[10]
.sym 25970 $abc$9738$new_n1042_
.sym 25971 servant.wb_timer_rdt[14]
.sym 25972 servant.timer.mtimecmp[14]
.sym 25973 $abc$9738$new_n1043_
.sym 25979 servant.timer.mtimecmp[10]
.sym 25984 servant.timer.mtimecmp[14]
.sym 25989 servant.wb_timer_rdt[13]
.sym 25991 servant.timer.mtimecmp[13]
.sym 25994 $abc$9738$new_n1044_
.sym 25995 servant.wb_timer_rdt[10]
.sym 25996 $abc$9738$new_n1041_
.sym 25997 servant.timer.mtimecmp[10]
.sym 26003 servant.timer.mtimecmp[13]
.sym 26006 servant.timer.mtimecmp[4]
.sym 26008 servant.wb_timer_rdt[4]
.sym 26012 clock_gen.pll.rst_reg[1]
.sym 26029 servant.wb_timer_rdt[13]
.sym 26033 servant.wb_timer_rdt[10]
.sym 26093 $abc$9738$new_n1049_
.sym 26101 servant.wb_timer_rdt[19]
.sym 26102 servant.timer.mtimecmp[8]
.sym 26104 wb_mem_dat[8]
.sym 26113 servant.wb_timer_rdt[8]
.sym 26115 servant.wb_timer_rdt[11]
.sym 26117 servant.timer.mtimecmp[11]
.sym 26118 wb_mem_dat[19]
.sym 26121 servant.timer.mtimecmp[19]
.sym 26123 $abc$9738$new_n1046_
.sym 26125 servant.timer.mtimecmp[19]
.sym 26126 servant.timer.mtimecmp[8]
.sym 26127 servant.wb_timer_rdt[19]
.sym 26128 servant.wb_timer_rdt[8]
.sym 26138 wb_mem_dat[8]
.sym 26146 servant.timer.mtimecmp[19]
.sym 26150 servant.timer.mtimecmp[8]
.sym 26157 wb_mem_dat[19]
.sym 26161 $abc$9738$new_n1046_
.sym 26162 $abc$9738$new_n1049_
.sym 26163 servant.timer.mtimecmp[11]
.sym 26164 servant.wb_timer_rdt[11]
.sym 26170 servant.timer.mtimecmp[11]
.sym 26171 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 26172 i_clk$SB_IO_IN_$glb_clk
.sym 26173 wb_rst_$glb_sr
.sym 26183 servant.wb_timer_rdt[21]
.sym 26193 servant.wb_timer_rdt[19]
.sym 26248 servant.timer.mtimecmp[23]
.sym 26250 servant.wb_timer_rdt[24]
.sym 26251 $abc$9738$new_n1023_
.sym 26252 $abc$9738$new_n1028_
.sym 26254 $abc$9738$new_n1033_
.sym 26255 $abc$9738$new_n1032_
.sym 26256 servant.wb_timer_rdt[23]
.sym 26260 servant.timer.mtimecmp[24]
.sym 26262 $abc$9738$new_n1027_
.sym 26263 $abc$9738$new_n1030_
.sym 26264 servant.wb_timer_rdt[31]
.sym 26267 $abc$9738$new_n1031_
.sym 26272 servant.timer.mtimecmp[10]
.sym 26273 $abc$9738$new_n1029_
.sym 26275 servant.wb_timer_rdt[10]
.sym 26276 servant.timer.mtimecmp[31]
.sym 26280 servant.wb_timer_rdt[23]
.sym 26281 servant.timer.mtimecmp[23]
.sym 26282 servant.timer.mtimecmp[24]
.sym 26283 servant.wb_timer_rdt[24]
.sym 26286 servant.wb_timer_rdt[31]
.sym 26287 servant.timer.mtimecmp[31]
.sym 26294 servant.timer.mtimecmp[24]
.sym 26300 servant.timer.mtimecmp[23]
.sym 26304 $abc$9738$new_n1027_
.sym 26305 $abc$9738$new_n1032_
.sym 26306 $abc$9738$new_n1023_
.sym 26307 $abc$9738$new_n1033_
.sym 26311 servant.timer.mtimecmp[31]
.sym 26316 servant.timer.mtimecmp[10]
.sym 26317 servant.wb_timer_rdt[10]
.sym 26318 servant.timer.mtimecmp[31]
.sym 26319 servant.wb_timer_rdt[31]
.sym 26322 $abc$9738$new_n1028_
.sym 26323 $abc$9738$new_n1031_
.sym 26324 $abc$9738$new_n1029_
.sym 26325 $abc$9738$new_n1030_
.sym 26342 servant.wb_timer_rdt[24]
.sym 26348 servant.wb_timer_rdt[23]
.sym 26405 $abc$9738$new_n1024_
.sym 26406 wb_mem_dat[23]
.sym 26408 servant.wb_timer_rdt[13]
.sym 26410 servant.wb_timer_rdt[27]
.sym 26411 wb_mem_dat[30]
.sym 26416 wb_mem_dat[24]
.sym 26419 $abc$9738$new_n1026_
.sym 26420 wb_mem_dat[21]
.sym 26423 servant.timer.mtimecmp[26]
.sym 26424 servant.timer.mtimecmp[30]
.sym 26428 $abc$9738$new_n1025_
.sym 26429 servant.wb_timer_rdt[30]
.sym 26430 servant.timer.mtimecmp[13]
.sym 26431 servant.timer.mtimecmp[27]
.sym 26433 servant.wb_timer_rdt[26]
.sym 26435 servant.timer.mtimecmp[30]
.sym 26444 wb_mem_dat[23]
.sym 26447 servant.wb_timer_rdt[13]
.sym 26448 servant.timer.mtimecmp[13]
.sym 26449 servant.timer.mtimecmp[27]
.sym 26450 servant.wb_timer_rdt[27]
.sym 26453 servant.timer.mtimecmp[26]
.sym 26455 $abc$9738$new_n1025_
.sym 26456 servant.wb_timer_rdt[26]
.sym 26459 servant.timer.mtimecmp[30]
.sym 26460 $abc$9738$new_n1026_
.sym 26461 servant.wb_timer_rdt[30]
.sym 26462 $abc$9738$new_n1024_
.sym 26465 wb_mem_dat[24]
.sym 26471 wb_mem_dat[30]
.sym 26478 wb_mem_dat[21]
.sym 26481 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 26482 i_clk$SB_IO_IN_$glb_clk
.sym 26483 wb_rst_$glb_sr
.sym 26502 servant.wb_timer_rdt[27]
.sym 26557 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 26558 wb_mem_dat[30]
.sym 26562 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 26563 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 26564 servant.mdu_rs1[31]
.sym 26568 servant.mdu_rs1[30]
.sym 26569 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 26570 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 26571 wb_mem_dat[24]
.sym 26572 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 26574 wb_mem_dat[19]
.sym 26576 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 26578 servant.wb_timer_rdt[24]
.sym 26579 servant.wb_dbus_ack
.sym 26580 wb_mem_dat[29]
.sym 26581 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 26582 servant.wb_timer_rdt[23]
.sym 26584 servant.wb_dbus_ack
.sym 26586 servant.wb_timer_rdt[18]
.sym 26587 wb_mem_dat[25]
.sym 26590 servant.mdu_rs1[30]
.sym 26591 servant.mdu_rs1[31]
.sym 26592 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 26593 servant.wb_timer_rdt[24]
.sym 26597 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 26598 wb_mem_dat[29]
.sym 26599 servant.wb_dbus_ack
.sym 26603 wb_mem_dat[19]
.sym 26604 servant.wb_dbus_ack
.sym 26605 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 26608 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 26609 servant.wb_timer_rdt[18]
.sym 26610 servant.mdu_rs1[31]
.sym 26611 servant.mdu_rs1[30]
.sym 26614 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 26616 servant.wb_dbus_ack
.sym 26617 wb_mem_dat[24]
.sym 26620 servant.mdu_rs1[31]
.sym 26621 servant.mdu_rs1[30]
.sym 26622 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 26623 servant.wb_timer_rdt[23]
.sym 26627 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 26628 servant.wb_dbus_ack
.sym 26629 wb_mem_dat[25]
.sym 26632 wb_mem_dat[30]
.sym 26633 servant.wb_dbus_ack
.sym 26635 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 26636 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 26637 i_clk$SB_IO_IN_$glb_clk
.sym 26653 wb_mem_dat[18]
.sym 26655 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 26658 wb_mem_dat[30]
.sym 26712 servant.timer.mtimecmp[26]
.sym 26713 wb_mem_dat[28]
.sym 26714 servant.mdu_rs1[31]
.sym 26715 servant.wb_dbus_ack
.sym 26716 servant.wb_timer_rdt[26]
.sym 26719 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 26720 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 26721 servant.wb_timer_rdt[27]
.sym 26722 servant.mdu_rs1[31]
.sym 26727 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 26732 wb_mem_dat[27]
.sym 26734 wb_mem_dat[22]
.sym 26736 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 26737 wb_mem_rdt[26]
.sym 26738 servant.mdu_rs1[30]
.sym 26745 wb_mem_rdt[26]
.sym 26746 servant.mdu_rs1[30]
.sym 26747 servant.wb_timer_rdt[26]
.sym 26748 servant.mdu_rs1[31]
.sym 26751 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 26752 wb_mem_dat[22]
.sym 26753 servant.wb_dbus_ack
.sym 26757 wb_mem_dat[27]
.sym 26758 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 26760 servant.wb_dbus_ack
.sym 26764 servant.timer.mtimecmp[26]
.sym 26769 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 26770 wb_mem_dat[28]
.sym 26772 servant.wb_dbus_ack
.sym 26787 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 26788 servant.wb_timer_rdt[27]
.sym 26789 servant.mdu_rs1[30]
.sym 26790 servant.mdu_rs1[31]
.sym 26791 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815_$glb_ce
.sym 26792 i_clk$SB_IO_IN_$glb_clk
.sym 26802 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 26813 servant.wb_timer_rdt[27]
.sym 26877 wb_mem_dat[26]
.sym 26879 wb_mem_dat[27]
.sym 26884 wb_mem_dat[22]
.sym 26901 wb_mem_dat[26]
.sym 26927 wb_mem_dat[27]
.sym 26942 wb_mem_dat[22]
.sym 26946 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7777_$glb_ce
.sym 26947 i_clk$SB_IO_IN_$glb_clk
.sym 26948 wb_rst_$glb_sr
.sym 27306 $PACKER_GND_NET
.sym 27310 o_data$SB_IO_OUT
.sym 27330 o_data$SB_IO_OUT
.sym 27395 q$SB_IO_OUT
.sym 27426 $PACKER_GND_NET
.sym 27427 $abc$9738$new_n1028_
.sym 27429 servant.cpu.cpu.bufreg_en
.sym 27451 servant.cpu.cpu.bufreg_en
.sym 27455 $PACKER_VCC_NET
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27476 wb_rst
.sym 27481 q$SB_IO_OUT
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27529 $PACKER_GND_NET
.sym 27532 $PACKER_VCC_NET
.sym 27545 $PACKER_GND_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27571 $PACKER_GND_NET
.sym 27682 clock_gen.pll.locked
.sym 27702 clock_gen.pll.rst_reg[0]
.sym 27715 tx_to_pc.clock_count[0]
.sym 27720 tx_to_pc.clock_count[1]
.sym 27724 tx_to_pc.clock_count[2]
.sym 27725 $auto$alumacc.cc:474:replace_alu$1778.C[2]
.sym 27728 tx_to_pc.clock_count[3]
.sym 27729 $auto$alumacc.cc:474:replace_alu$1778.C[3]
.sym 27732 tx_to_pc.clock_count[4]
.sym 27733 $auto$alumacc.cc:474:replace_alu$1778.C[4]
.sym 27736 tx_to_pc.clock_count[5]
.sym 27737 $auto$alumacc.cc:474:replace_alu$1778.C[5]
.sym 27740 tx_to_pc.clock_count[6]
.sym 27741 $auto$alumacc.cc:474:replace_alu$1778.C[6]
.sym 27742 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 27743 tx_to_pc.clock_count[1]
.sym 27746 servant.mdu_rs1[19]
.sym 27754 servant.mdu_rs1[21]
.sym 27758 servant.mdu_rs1[23]
.sym 27762 servant.mdu_rs1[24]
.sym 27766 servant.mdu_rs1[22]
.sym 27770 servant.mdu_rs1[20]
.sym 27774 servant.mdu_rs1[21]
.sym 27775 servant.mdu_rs1[23]
.sym 27778 servant.mdu_rs1[25]
.sym 27782 servant.mdu_rs1[26]
.sym 27786 servant.mdu_rs1[27]
.sym 27790 servant.mdu_rs1[28]
.sym 27794 servant.mdu_rs1[30]
.sym 27798 servant.mdu_rs1[18]
.sym 27799 servant.mdu_rs1[25]
.sym 27800 servant.mdu_rs1[27]
.sym 27801 servant.mdu_rs1[28]
.sym 27802 servant.mdu_rs1[19]
.sym 27803 servant.mdu_rs1[24]
.sym 27804 servant.mdu_rs1[26]
.sym 27805 servant.mdu_rs1[29]
.sym 27806 servant.mdu_rs1[29]
.sym 27810 servant.wb_ibus_adr[13]
.sym 27811 servant.wb_ibus_adr[14]
.sym 27812 servant.wb_ibus_adr[15]
.sym 27814 servant.wb_ibus_adr[16]
.sym 27815 servant.wb_ibus_adr[17]
.sym 27816 servant.wb_ibus_adr[18]
.sym 27817 servant.wb_ibus_adr[19]
.sym 27818 servant.wb_ibus_adr[14]
.sym 27822 servant.wb_ibus_adr[19]
.sym 27826 servant.wb_ibus_adr[17]
.sym 27830 servant.wb_ibus_adr[18]
.sym 27834 servant.wb_ibus_adr[16]
.sym 27838 servant.wb_ibus_adr[15]
.sym 27842 servant.mdu_rs1[11]
.sym 27846 servant.mdu_rs1[9]
.sym 27850 servant.wb_ibus_adr[0]
.sym 27851 servant.wb_ibus_adr[1]
.sym 27852 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27853 $abc$9738$new_n1120_
.sym 27854 servant.mdu_rs1[10]
.sym 27855 servant.wb_ibus_adr[10]
.sym 27856 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27858 servant.mdu_rs1[8]
.sym 27862 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27863 $abc$9738$new_n1113_
.sym 27864 $abc$9738$new_n1114_
.sym 27865 $abc$9738$new_n1115_
.sym 27866 servant.mdu_rs1[8]
.sym 27867 servant.wb_ibus_adr[8]
.sym 27868 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27870 servant.mdu_rs1[10]
.sym 27874 servant.wb_ibus_adr[24]
.sym 27875 servant.wb_ibus_adr[25]
.sym 27876 servant.wb_ibus_adr[26]
.sym 27877 servant.wb_ibus_adr[27]
.sym 27878 servant.wb_ibus_adr[26]
.sym 27882 servant.wb_ibus_adr[28]
.sym 27886 servant.wb_ibus_adr[29]
.sym 27890 servant.wb_ibus_adr[1]
.sym 27894 servant.wb_ibus_adr[27]
.sym 27898 servant.wb_ibus_adr[30]
.sym 27902 servant.wb_ibus_adr[25]
.sym 27906 servant.mdu_rs1[6]
.sym 27910 servant.mdu_rs1[5]
.sym 27914 servant.mdu_rs1[6]
.sym 27915 servant.wb_ibus_adr[6]
.sym 27916 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27918 servant.mdu_rs1[7]
.sym 27919 servant.wb_ibus_adr[7]
.sym 27920 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27922 servant.wb_ibus_adr[28]
.sym 27923 servant.wb_ibus_adr[29]
.sym 27924 servant.wb_ibus_adr[30]
.sym 27925 servant.wb_ibus_adr[31]
.sym 27926 servant.mdu_rs1[5]
.sym 27927 servant.wb_ibus_adr[5]
.sym 27928 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27930 servant.mdu_rs1[4]
.sym 27931 servant.wb_ibus_adr[4]
.sym 27932 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27934 servant.mdu_rs1[7]
.sym 27942 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 27943 clock_gen.pll.rst_reg[1]
.sym 27954 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8623
.sym 27962 servant.wb_ibus_ack
.sym 27963 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 27970 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 27971 servant.cpu.cpu.cnt_en
.sym 27974 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 27975 wb_mem_ack
.sym 27985 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8164
.sym 27986 servant.cpu.cpu.cnt_done
.sym 27987 clock_gen.pll.rst_reg[1]
.sym 27994 $abc$9738$logic_not$src/servant_1.2.1/service/service.v:155$105_Y_new_
.sym 27995 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 27996 wb_mem_ack
.sym 28002 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 28003 servant.mdu_rs1[1]
.sym 28004 $abc$9738$new_n1663_
.sym 28006 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28007 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 28008 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28010 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28011 $abc$9738$auto$alumacc.cc:474:replace_alu$1802.lcu.p[0]_new_
.sym 28012 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28013 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28017 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8362
.sym 28018 $abc$9738$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 28019 servant.wb_ibus_adr[0]
.sym 28022 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$789_Y
.sym 28026 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28030 servant.cpu.cpu.decode.opcode[2]
.sym 28031 servant.cpu.cpu.branch_op
.sym 28032 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28033 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 28034 servant.cpu.cpu.jump
.sym 28035 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28036 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 28037 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 28038 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28039 servant.cpu.cpu.jump
.sym 28040 $abc$9738$new_n1512_
.sym 28041 $abc$9738$new_n1511_
.sym 28042 servant.cpu.cpu.decode.opcode[0]
.sym 28043 servant.cpu.cpu.alu_cmp
.sym 28044 servant.mdu_op[0]
.sym 28045 $abc$9738$new_n1662_
.sym 28046 servant.wb_ibus_adr[0]
.sym 28047 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28048 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28049 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28050 servant.cpu.cpu.branch_op
.sym 28051 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28052 servant.cpu.cpu.decode.opcode[2]
.sym 28053 servant.cpu.cpu.decode.opcode[0]
.sym 28054 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28055 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28056 servant.wb_ibus_adr[0]
.sym 28057 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28058 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28059 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28062 servant.mdu_op[2]
.sym 28063 servant.mdu_op[1]
.sym 28066 $abc$9738$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 28067 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28068 servant.cpu.rdata0
.sym 28070 servant.mdu_op[0]
.sym 28071 servant.mdu_op[2]
.sym 28072 servant.mdu_op[1]
.sym 28074 $abc$9738$servant.cpu.cpu.alu.result_eq_new_
.sym 28075 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28076 $abc$9738$new_n1382_
.sym 28077 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$4566_new_inv_
.sym 28078 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 28079 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 28080 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28081 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28082 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28083 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28086 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28087 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28088 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 28090 servant.cpu.cpu.alu.cmp_r
.sym 28091 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28092 $abc$9738$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$472_Y_new_inv_
.sym 28094 servant.cpu.cpu.alu_cmp
.sym 28098 servant.cpu.rf_wreq
.sym 28099 servant.cpu.rf_ram_if.rgnt
.sym 28100 servant.cpu.cpu.cnt_en
.sym 28101 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$795_Y_new_
.sym 28102 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28103 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28104 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28106 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28107 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28108 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28109 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28110 servant.cpu.rf_ram_if.rreq_r
.sym 28114 servant.cpu.cpu.cnt_done
.sym 28115 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28118 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28122 servant.cpu.rf_rreq
.sym 28126 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28130 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28131 $abc$9738$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28132 servant.cpu.cpu.cnt_en
.sym 28134 servant.cpu.rdata0
.sym 28135 servant.cpu.cpu.alu.add_cy_r
.sym 28136 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28137 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28146 servant.wb_ibus_adr[0]
.sym 28147 servant.cpu.cpu.csr_in
.sym 28148 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 28154 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28158 servant.cpu.rdata0
.sym 28159 servant.cpu.cpu.alu.add_cy_r
.sym 28195 tx_to_pc.clock_count[0]
.sym 28199 tx_to_pc.clock_count[1]
.sym 28203 tx_to_pc.clock_count[2]
.sym 28207 tx_to_pc.clock_count[3]
.sym 28208 $PACKER_VCC_NET
.sym 28211 tx_to_pc.clock_count[4]
.sym 28212 $PACKER_VCC_NET
.sym 28215 tx_to_pc.clock_count[5]
.sym 28219 tx_to_pc.clock_count[6]
.sym 28223 $PACKER_VCC_NET
.sym 28225 $nextpnr_ICESTORM_LC_10$I3
.sym 28226 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 28227 tx_to_pc.state[1]
.sym 28228 tx_to_pc.state[0]
.sym 28229 $nextpnr_ICESTORM_LC_10$COUT
.sym 28230 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28231 $abc$9738$auto$wreduce.cc:455:run$1675[6]
.sym 28234 $abc$9738$ram.we[0]_new_inv_
.sym 28235 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28238 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28239 $abc$9738$auto$wreduce.cc:455:run$1675[5]
.sym 28242 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28243 $abc$9738$auto$wreduce.cc:455:run$1675[3]
.sym 28246 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28247 $abc$9738$auto$wreduce.cc:455:run$1675[2]
.sym 28250 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28251 $abc$9738$auto$wreduce.cc:455:run$1675[4]
.sym 28254 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 28255 tx_to_pc.clock_count[0]
.sym 28256 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28266 servant.mdu_rs1[16]
.sym 28274 servant.mdu_rs1[18]
.sym 28278 servant.mdu_rs1[17]
.sym 28286 servant.mdu_rs1[15]
.sym 28290 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 28291 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 28292 $abc$9738$new_n1096_
.sym 28298 servant.mdu_rs1[22]
.sym 28299 servant.wb_ibus_adr[22]
.sym 28300 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28302 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28303 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 28304 $abc$9738$new_n1100_
.sym 28305 $abc$9738$new_n1101_
.sym 28306 servant.wb_ibus_adr[22]
.sym 28310 servant.wb_ibus_adr[23]
.sym 28314 servant.mdu_rs1[20]
.sym 28315 servant.wb_ibus_adr[20]
.sym 28316 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28318 servant.wb_ibus_adr[21]
.sym 28319 servant.wb_ibus_adr[23]
.sym 28320 $abc$9738$new_n1118_
.sym 28321 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28322 servant.mdu_rs1[16]
.sym 28323 servant.mdu_rs1[17]
.sym 28324 $abc$9738$new_n1099_
.sym 28326 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28327 servant.mdu_rs1[13]
.sym 28328 servant.mdu_rs1[14]
.sym 28329 servant.mdu_rs1[15]
.sym 28330 servant.mdu_rs1[14]
.sym 28334 servant.mdu_rs1[11]
.sym 28335 servant.wb_ibus_adr[11]
.sym 28336 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28338 servant.mdu_rs1[12]
.sym 28342 servant.mdu_rs1[13]
.sym 28346 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 28347 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 28348 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 28349 $abc$9738$new_n1117_
.sym 28350 $abc$9738$new_n1121_
.sym 28351 $abc$9738$new_n1119_
.sym 28352 $abc$9738$new_n1097_
.sym 28353 $abc$9738$new_n1116_
.sym 28354 servant.wb_ibus_adr[11]
.sym 28358 servant.wb_ibus_adr[21]
.sym 28362 servant.wb_ibus_adr[20]
.sym 28366 servant.wb_ibus_adr[12]
.sym 28370 $abc$9738$new_n1112_
.sym 28371 $abc$9738$new_n1098_
.sym 28372 $abc$9738$new_n1107_
.sym 28373 $abc$9738$new_n1102_
.sym 28374 servant.wb_ibus_adr[24]
.sym 28378 servant.mdu_rs1[12]
.sym 28379 servant.wb_ibus_adr[12]
.sym 28380 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28382 servant.wb_ibus_adr[13]
.sym 28386 servant.wb_ibus_adr[8]
.sym 28390 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 28391 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 28392 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 28393 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 28394 servant.mdu_rs1[9]
.sym 28395 servant.wb_ibus_adr[9]
.sym 28396 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28398 servant.wb_ibus_adr[10]
.sym 28402 servant.wb_ibus_adr[9]
.sym 28406 servant.wb_ibus_adr[2]
.sym 28410 clock_gen.pll.rst_reg[1]
.sym 28411 servant.cpu.cpu.state.ibus_cyc
.sym 28414 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 28415 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 28416 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 28417 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 28418 servant.mdu_rs1[2]
.sym 28419 servant.wb_ibus_adr[2]
.sym 28420 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28422 servant.mdu_rs1[3]
.sym 28423 servant.wb_ibus_adr[3]
.sym 28424 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28426 servant.wb_ibus_adr[3]
.sym 28430 servant.wb_ibus_adr[4]
.sym 28434 servant.wb_ibus_adr[6]
.sym 28438 servant.wb_ibus_adr[31]
.sym 28442 servant.wb_ibus_adr[7]
.sym 28446 servant.wb_ibus_adr[5]
.sym 28454 servant.cpu.cpu.mem_bytecnt[1]
.sym 28455 servant.mdu_rs1[1]
.sym 28456 servant.mdu_rs1[0]
.sym 28457 servant.cpu.cpu.mem_bytecnt[0]
.sym 28466 servant.mdu_rs1[4]
.sym 28470 $abc$9738$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 28471 servant.cpu.cpu.cnt_en
.sym 28472 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 28473 servant.wb_dbus_ack
.sym 28474 servant.mdu_rs1[3]
.sym 28482 $abc$9738$auto$ice40_ffinit.cc:141:execute$9460
.sym 28486 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 28487 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28488 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 28490 servant.mdu_rs1[1]
.sym 28494 dat[5]
.sym 28495 servant.mdu_op[2]
.sym 28496 servant.cpu.cpu.state.init_done
.sym 28497 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 28498 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$768_Y_new_
.sym 28499 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28500 servant.cpu.cpu.cnt_en
.sym 28501 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$775_Y_new_
.sym 28502 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 28503 servant.mdu_op[2]
.sym 28504 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 28505 $abc$9738$new_n1657_
.sym 28506 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28507 servant.mdu_rs1[2]
.sym 28508 $abc$9738$new_n1370_
.sym 28510 servant.cpu.cpu.state.stage_two_req
.sym 28511 $abc$9738$new_n1330_
.sym 28514 servant.cpu.cpu.branch_op
.sym 28515 servant.cpu.cpu.decode.opcode[0]
.sym 28516 servant.cpu.cpu.decode.opcode[2]
.sym 28518 servant.wb_dbus_ack
.sym 28519 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 28522 servant.cpu.cpu.decode.opcode[2]
.sym 28523 servant.cpu.cpu.decode.opcode[1]
.sym 28524 servant.cpu.cpu.decode.opcode[0]
.sym 28525 $abc$9738$new_n1335_
.sym 28526 servant.cpu.cpu.branch_op
.sym 28527 servant.cpu.cpu.decode.opcode[2]
.sym 28528 servant.cpu.cpu.decode.opcode[0]
.sym 28530 servant.cpu.cpu.bufreg_en
.sym 28531 servant.mdu_rs1[0]
.sym 28534 servant.mdu_op[0]
.sym 28535 servant.mdu_rs1[1]
.sym 28536 servant.mdu_op[1]
.sym 28537 servant.mdu_rs1[0]
.sym 28538 $abc$9738$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$549_Y_new_
.sym 28539 servant.cpu.cpu.bufreg_en
.sym 28540 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28542 servant.cpu.cpu.bufreg_en
.sym 28543 servant.mdu_rs1[0]
.sym 28544 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$498_Y_new_
.sym 28545 $abc$9738$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28546 $abc$9738$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28547 $abc$9738$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28548 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28549 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28550 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 28551 $abc$9738$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28554 $abc$9738$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 28555 $abc$9738$new_n1826_
.sym 28556 servant.cpu.cpu.decode.opcode[0]
.sym 28557 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 28558 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 28559 $abc$9738$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28560 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 28561 servant.cpu.cpu.branch_op
.sym 28562 $abc$9738$servant.cpu.cpu.alu.i_buf_new_
.sym 28563 $abc$9738$new_n1770_
.sym 28564 $abc$9738$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28566 servant.cpu.cpu.decode.opcode[1]
.sym 28567 servant.cpu.cpu.decode.opcode[0]
.sym 28568 servant.cpu.cpu.branch_op
.sym 28569 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28570 servant.cpu.cpu.state.o_cnt[2]
.sym 28571 servant.cpu.cpu.mem_bytecnt[0]
.sym 28572 servant.cpu.cpu.mem_bytecnt[1]
.sym 28573 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28574 $abc$9738$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$494_Y_new_
.sym 28575 $abc$9738$new_n1827_
.sym 28576 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 28577 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$438_Y_new_inv_
.sym 28578 servant.mdu_op[2]
.sym 28579 $abc$9738$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$509_Y_new_inv_
.sym 28580 servant.mdu_op[1]
.sym 28581 servant.cpu.cpu.alu.cmp_r
.sym 28582 servant.mdu_op[1]
.sym 28583 servant.mdu_op[0]
.sym 28584 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28585 servant.cpu.rdata0
.sym 28586 $abc$9738$new_n1828_
.sym 28587 $abc$9738$new_n1319_
.sym 28588 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28589 servant.cpu.rf_ram_if.wcnt[0]
.sym 28590 $abc$9738$new_n1319_
.sym 28591 $abc$9738$new_n1828_
.sym 28594 servant.cpu.cpu.branch_op
.sym 28595 $abc$9738$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$670_Y_new_inv_
.sym 28598 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28599 $abc$9738$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28600 $abc$9738$auto$alumacc.cc:474:replace_alu$1775.lcu.p[0]_new_
.sym 28601 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 28602 $abc$9738$servant.cpu.cpu.alu.result_bool_new_
.sym 28603 servant.mdu_op[2]
.sym 28604 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$482_Y_new_
.sym 28605 $abc$9738$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$485_Y_new_
.sym 28606 servant.cpu.cpu.state.o_cnt[2]
.sym 28607 servant.cpu.cpu.mem_bytecnt[0]
.sym 28608 servant.cpu.cpu.mem_bytecnt[1]
.sym 28611 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28612 servant.cpu.cpu.state.o_cnt[2]
.sym 28616 servant.cpu.cpu.mem_bytecnt[0]
.sym 28617 $auto$alumacc.cc:474:replace_alu$1805.C[1]
.sym 28620 servant.cpu.cpu.mem_bytecnt[1]
.sym 28621 $auto$alumacc.cc:474:replace_alu$1805.C[2]
.sym 28622 servant.cpu.cpu.state.stage_two_req
.sym 28623 servant.cpu.cpu.state.misalign_trap_sync
.sym 28624 servant.wb_ibus_ack
.sym 28626 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 28627 servant.cpu.cpu.cnt_done
.sym 28630 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28635 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28636 servant.cpu.cpu.state.o_cnt[2]
.sym 28638 $abc$9738$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$756_Y_new_inv_
.sym 28639 servant.cpu.cpu.cnt_en
.sym 28640 servant.cpu.cpu.state.misalign_trap_sync
.sym 28641 servant.cpu.cpu.state.init_done
.sym 28642 servant.cpu.rf_rreq
.sym 28643 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[3]
.sym 28646 servant.cpu.rf_rreq
.sym 28647 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[0]
.sym 28650 servant.cpu.rf_ram_if.rcnt[0]
.sym 28651 servant.cpu.raddr[0]
.sym 28654 servant.cpu.rf_ram_if.wdata0_r
.sym 28655 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28656 servant.cpu.rf_ram_if.wcnt[0]
.sym 28658 servant.cpu.rf_rreq
.sym 28659 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[4]
.sym 28662 servant.cpu.rf_rreq
.sym 28663 servant.cpu.waddr[0]
.sym 28667 $PACKER_VCC_NET
.sym 28668 servant.cpu.rf_ram_if.rcnt[0]
.sym 28670 servant.cpu.rf_rreq
.sym 28671 $abc$9738$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$325_Y[2]
.sym 28675 servant.cpu.rf_ram_if.rcnt[0]
.sym 28680 servant.cpu.raddr[0]
.sym 28684 servant.cpu.raddr[1]
.sym 28685 $auto$alumacc.cc:474:replace_alu$1808.C[2]
.sym 28688 servant.cpu.raddr[2]
.sym 28689 $auto$alumacc.cc:474:replace_alu$1808.C[3]
.sym 28692 servant.cpu.raddr[3]
.sym 28693 $auto$alumacc.cc:474:replace_alu$1808.C[4]
.sym 28707 tx_to_pc.data_index[0]
.sym 28712 tx_to_pc.data_index[1]
.sym 28716 tx_to_pc.data_index[2]
.sym 28717 $auto$alumacc.cc:474:replace_alu$1772.C[2]
.sym 28718 $abc$9738$new_n978_
.sym 28719 $abc$9738$new_n975_
.sym 28720 tx_to_pc.state[0]
.sym 28721 tx_to_pc.state[1]
.sym 28722 $abc$9738$auto$rtlil.cc:1969:NotGate$9494
.sym 28723 pc_active
.sym 28724 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 28726 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 28727 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 28728 tx_to_pc.data_index[2]
.sym 28729 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28730 tx_to_pc.data_index[0]
.sym 28731 tx_to_pc.data_index[1]
.sym 28732 tx_to_pc.data_index[2]
.sym 28734 $abc$9738$ram.we[1]_new_inv_
.sym 28735 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28738 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[0]_new_inv_
.sym 28739 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 28743 $PACKER_VCC_NET
.sym 28744 tx_to_pc.data_index[0]
.sym 28746 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28747 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[10]
.sym 28748 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28749 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[10]
.sym 28750 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28751 tx_to_pc.data_index[0]
.sym 28752 tx_to_pc.data_index[1]
.sym 28753 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 28754 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28755 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[3]
.sym 28756 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28757 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[3]
.sym 28758 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28759 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[6]
.sym 28760 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28761 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[6]
.sym 28762 $abc$9738$techmap\tx_to_pc.$procmux$1197_Y[0]_new_
.sym 28763 $abc$9738$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 28764 tx_to_pc.data_index[0]
.sym 28765 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 28766 $abc$9738$techmap\tx_to_pc.$procmux$1224_Y[2]_new_inv_
.sym 28767 $abc$9738$auto$simplemap.cc:309:simplemap_lut$3672_new_
.sym 28770 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28771 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[1]
.sym 28772 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28773 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[1]
.sym 28774 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28775 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[11]
.sym 28776 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28777 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[11]
.sym 28778 $abc$9738$procmux$1489_CMP
.sym 28782 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28783 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[14]
.sym 28784 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28785 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[14]
.sym 28786 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28787 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[8]
.sym 28788 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28789 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[8]
.sym 28790 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28791 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[9]
.sym 28792 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28793 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[9]
.sym 28794 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28795 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[15]
.sym 28796 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28797 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[15]
.sym 28798 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28799 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[12]
.sym 28800 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 28801 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[12]
.sym 28802 $abc$9738$ram.we[0]_new_inv_
.sym 28803 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 28809 dat[1]
.sym 28810 tx_active
.sym 28811 $abc$9738$procmux$1500_CMP_new_
.sym 28817 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 28821 dat[0]
.sym 28822 $abc$9738$ram.we[0]_new_inv_
.sym 28823 $abc$9738$ram.we[1]_new_inv_
.sym 28824 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 28826 $abc$9738$ram.we[1]_new_inv_
.sym 28827 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 28830 $abc$9738$new_n1096_
.sym 28831 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[22]_new_
.sym 28832 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3369[20]_new_
.sym 28834 $abc$9738$ram.we[0]_new_inv_
.sym 28835 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 28838 $abc$9738$ram.we[0]_new_inv_
.sym 28839 $abc$9738$ram.we[1]_new_inv_
.sym 28840 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 28846 $abc$9738$ram.we[0]_new_inv_
.sym 28847 $abc$9738$ram.we[1]_new_inv_
.sym 28848 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28853 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 28857 $PACKER_VCC_NET
.sym 28858 $abc$9738$ram.we[1]_new_inv_
.sym 28859 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 28862 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28866 $abc$9738$wb_mem_adr[5]_new_inv_
.sym 28867 ble_data_adr[5]
.sym 28868 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28870 $abc$9738$wb_mem_adr[2]_new_inv_
.sym 28871 ble_data_adr[2]
.sym 28872 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28874 $abc$9738$wb_mem_adr[7]_new_inv_
.sym 28875 ble_data_adr[7]
.sym 28876 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28882 $abc$9738$wb_mem_adr[4]_new_inv_
.sym 28883 ble_data_adr[4]
.sym 28884 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28886 $abc$9738$adr[11]_new_inv_
.sym 28887 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 28888 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 28890 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 28891 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 28892 $abc$9738$adr[11]_new_inv_
.sym 28894 $abc$9738$wb_mem_adr[6]_new_inv_
.sym 28895 ble_data_adr[6]
.sym 28896 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28899 ble_data_adr[2]
.sym 28904 ble_data_adr[3]
.sym 28908 ble_data_adr[4]
.sym 28909 $auto$alumacc.cc:474:replace_alu$1757.C[4]
.sym 28912 ble_data_adr[5]
.sym 28913 $auto$alumacc.cc:474:replace_alu$1757.C[5]
.sym 28916 ble_data_adr[6]
.sym 28917 $auto$alumacc.cc:474:replace_alu$1757.C[6]
.sym 28920 ble_data_adr[7]
.sym 28921 $auto$alumacc.cc:474:replace_alu$1757.C[7]
.sym 28924 ble_data_adr[8]
.sym 28925 $auto$alumacc.cc:474:replace_alu$1757.C[8]
.sym 28928 ble_data_adr[9]
.sym 28929 $auto$alumacc.cc:474:replace_alu$1757.C[9]
.sym 28932 ble_data_adr[10]
.sym 28933 $auto$alumacc.cc:474:replace_alu$1757.C[10]
.sym 28936 ble_data_adr[11]
.sym 28937 $auto$alumacc.cc:474:replace_alu$1757.C[11]
.sym 28940 ble_data_adr[12]
.sym 28941 $auto$alumacc.cc:474:replace_alu$1757.C[12]
.sym 28942 $abc$9738$ram.we[2]_new_inv_
.sym 28943 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 28946 $abc$9738$ram.we[3]_new_inv_
.sym 28947 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 28950 $abc$9738$wb_mem_adr[8]_new_inv_
.sym 28951 ble_data_adr[8]
.sym 28952 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28954 $abc$9738$ram.we[2]_new_inv_
.sym 28955 $abc$9738$ram.we[3]_new_inv_
.sym 28956 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 28958 $abc$9738$wb_mem_adr[9]_new_inv_
.sym 28959 ble_data_adr[9]
.sym 28960 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 28962 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[8]
.sym 28963 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28964 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 28965 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[8]
.sym 28966 $abc$9738$ram.we[3]_new_inv_
.sym 28967 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28970 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[7]
.sym 28971 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28972 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 28973 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[7]
.sym 28974 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[11]
.sym 28975 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28976 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 28977 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[11]
.sym 28978 $abc$9738$ram.we[2]_new_inv_
.sym 28979 $abc$9738$ram.we[3]_new_inv_
.sym 28980 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28982 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[3]
.sym 28983 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28984 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 28985 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[3]
.sym 28986 $abc$9738$ram.we[2]_new_inv_
.sym 28987 $abc$9738$auto$rtlil.cc:1874:Eq$1894
.sym 28990 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[9]
.sym 28991 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 28992 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 28993 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[9]
.sym 28994 $abc$9738$ram.we[2]_new_inv_
.sym 28995 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 28998 servant.cpu.cpu.decode.opcode[2]
.sym 28999 $abc$9738$new_n1658_
.sym 29000 servant.wb_dbus_ack
.sym 29001 servant.cpu.cpu.branch_op
.sym 29002 $abc$9738$ram.we[3]_new_inv_
.sym 29003 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 29006 servant.mdu_op[1]
.sym 29007 servant.cpu.cpu.decode.opcode[2]
.sym 29010 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 29011 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 29012 servant.cpu.cpu.bufreg.c_r
.sym 29013 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 29014 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29015 servant.cpu.cpu.state.init_done
.sym 29016 servant.cpu.cpu.new_irq
.sym 29018 $abc$9738$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$542_Y_new_
.sym 29019 $abc$9738$auto$alumacc.cc:474:replace_alu$1787.BB[0]_new_
.sym 29020 servant.cpu.cpu.bufreg.c_r
.sym 29021 servant.cpu.cpu.bufreg_en
.sym 29022 $abc$9738$ram.we[2]_new_inv_
.sym 29023 $abc$9738$ram.we[3]_new_inv_
.sym 29024 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 29026 servant.mdu_op[0]
.sym 29027 servant.mdu_op[2]
.sym 29028 servant.mdu_op[1]
.sym 29030 servant.cpu.cpu.branch_op
.sym 29031 servant.cpu.cpu.decode.opcode[0]
.sym 29032 $abc$9738$new_n1137_
.sym 29033 servant.cpu.cpu.decode.opcode[2]
.sym 29034 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29035 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[0]
.sym 29038 wb_mem_rdt[12]
.sym 29042 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29043 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[15]
.sym 29046 servant.cpu.cpu.cnt_en
.sym 29047 servant.cpu.cpu.decode.opcode[2]
.sym 29048 servant.cpu.cpu.branch_op
.sym 29049 servant.cpu.cpu.state.init_done
.sym 29050 $abc$9738$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$761_Y_new_inv_
.sym 29051 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$760_Y_new_
.sym 29054 servant.cpu.cpu.branch_op
.sym 29055 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29056 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29058 servant.mdu_op[0]
.sym 29059 servant.cpu.cpu.mem_bytecnt[0]
.sym 29060 servant.cpu.cpu.mem_bytecnt[1]
.sym 29061 servant.mdu_op[1]
.sym 29062 servant.cpu.cpu.decode.opcode[1]
.sym 29063 servant.cpu.cpu.decode.opcode[0]
.sym 29064 servant.cpu.cpu.branch_op
.sym 29065 servant.cpu.rdata0
.sym 29066 servant.cpu.cpu.bufreg2_q
.sym 29070 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29071 wb_mem_dat[18]
.sym 29074 $abc$9738$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29075 servant.cpu.cpu.state.init_done
.sym 29076 servant.cpu.cpu.new_irq
.sym 29077 servant.cpu.cpu.branch_op
.sym 29078 servant.mdu_op[2]
.sym 29079 servant.mdu_op[1]
.sym 29080 servant.mdu_op[0]
.sym 29082 $abc$9738$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$541_Y_new_inv_
.sym 29083 servant.cpu.cpu.decode.opcode[2]
.sym 29084 $abc$9738$servant.cpu.cpu.bufreg.i_imm_new_
.sym 29086 servant.mdu_op[2]
.sym 29087 servant.cpu.cpu.mem_if.signbit
.sym 29088 servant.cpu.cpu.bufreg2_q
.sym 29089 servant.cpu.cpu.mem_if.dat_valid
.sym 29090 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29091 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[5]
.sym 29094 servant.cpu.cpu.state.o_cnt_r[2]
.sym 29095 servant.cpu.cpu.state.o_cnt[2]
.sym 29096 servant.cpu.cpu.mem_bytecnt[0]
.sym 29097 servant.cpu.cpu.mem_bytecnt[1]
.sym 29098 $abc$9738$ram.we[2]_new_inv_
.sym 29099 $abc$9738$ram.we[3]_new_inv_
.sym 29100 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 29102 $abc$9738$new_n1324_
.sym 29103 $abc$9738$new_n1325_
.sym 29106 servant.cpu.rdata0
.sym 29107 servant.cpu.rreg0[0]
.sym 29108 servant.mdu_op[2]
.sym 29110 $abc$9738$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$440_Y_new_inv_
.sym 29111 $abc$9738$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$334_Y_new_
.sym 29112 servant.mdu_op[1]
.sym 29113 servant.mdu_op[0]
.sym 29114 $abc$9738$ram.we[3]_new_inv_
.sym 29115 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 29118 $abc$9738$ram.we[2]_new_inv_
.sym 29119 $abc$9738$auto$rtlil.cc:1874:Eq$1907
.sym 29122 $abc$9738$servant.cpu.cpu.csr.mcause_new_
.sym 29123 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 29124 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$343_Y_new_inv_
.sym 29126 servant.cpu.cpu.ebreak
.sym 29127 servant.cpu.cpu.cnt_en
.sym 29128 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 29130 servant.cpu.cpu.ebreak
.sym 29131 servant.cpu.cpu.state.o_cnt[2]
.sym 29132 servant.cpu.cpu.decode.op22
.sym 29133 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29134 servant.cpu.cpu.cnt_done
.sym 29135 servant.cpu.cpu.csr.mcause31
.sym 29136 servant.cpu.cpu.csr.mcause3_0[0]
.sym 29137 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29138 servant.cpu.cpu.decode.op22
.sym 29139 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29140 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29141 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 29142 servant.cpu.cpu.mem_bytecnt[0]
.sym 29143 servant.cpu.cpu.mem_bytecnt[1]
.sym 29144 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$677_Y_new_
.sym 29145 $abc$9738$new_n1142_
.sym 29146 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 29147 servant.cpu.cpu.new_irq
.sym 29150 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$365_Y_new_
.sym 29151 $abc$9738$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29152 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 29154 servant.cpu.rf_ram.regzero
.sym 29155 servant.cpu.rf_ram.rdata[0]
.sym 29156 servant.cpu.rf_ram_if.rdata1
.sym 29157 servant.cpu.rf_ram_if.rtrig1
.sym 29158 servant.cpu.rdata[1]
.sym 29162 servant.cpu.waddr[9]
.sym 29163 servant.cpu.cpu.rd_addr[3]
.sym 29166 servant.cpu.rf_ram.regzero
.sym 29167 servant.cpu.rf_ram.rdata[1]
.sym 29170 servant.cpu.waddr[9]
.sym 29171 servant.cpu.cpu.rd_addr[2]
.sym 29174 servant.cpu.waddr[9]
.sym 29175 servant.cpu.cpu.rd_addr[4]
.sym 29178 $abc$9738$new_n1312_
.sym 29179 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29182 servant.cpu.cpu.ebreak
.sym 29183 servant.cpu.cpu.cnt_done
.sym 29184 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$685_Y_new_
.sym 29185 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29187 servant.cpu.rf_ram_if.rcnt[0]
.sym 29191 servant.cpu.raddr[0]
.sym 29195 servant.cpu.raddr[1]
.sym 29196 $PACKER_VCC_NET
.sym 29197 $auto$alumacc.cc:474:replace_alu$1811.C[2]
.sym 29199 servant.cpu.raddr[2]
.sym 29200 $PACKER_VCC_NET
.sym 29201 $auto$alumacc.cc:474:replace_alu$1811.C[3]
.sym 29203 servant.cpu.raddr[3]
.sym 29204 $PACKER_VCC_NET
.sym 29205 $auto$alumacc.cc:474:replace_alu$1811.C[4]
.sym 29206 servant.cpu.rf_ram_if.wcnt[0]
.sym 29207 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29210 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 29211 servant.cpu.cpu.cnt_done
.sym 29214 servant.cpu.cpu.csr.timer_irq
.sym 29218 $abc$9738$new_n950_
.sym 29219 data_to[2]
.sym 29220 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 29221 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29222 $abc$9738$new_n950_
.sym 29223 data_to[6]
.sym 29224 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 29225 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29226 $abc$9738$auto$ice40_ffinit.cc:141:execute$9440
.sym 29227 $abc$9738$auto$ice40_ffinit.cc:141:execute$9436
.sym 29228 tx_to_pc.data_index[2]
.sym 29230 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 29231 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 29232 tx_to_pc.data_index[1]
.sym 29233 tx_to_pc.data_index[0]
.sym 29234 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 29235 $abc$9738$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 29236 tx_to_pc.data_index[0]
.sym 29237 tx_to_pc.data_index[1]
.sym 29238 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 29239 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 29240 tx_to_pc.data_index[2]
.sym 29242 $abc$9738$new_n950_
.sym 29243 data_to[0]
.sym 29244 $abc$9738$auto$ice40_ffinit.cc:141:execute$9396
.sym 29245 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29246 $abc$9738$new_n950_
.sym 29247 data_to[4]
.sym 29248 $abc$9738$auto$ice40_ffinit.cc:141:execute$9448
.sym 29249 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29250 wb_mem_rdt[6]
.sym 29254 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 29255 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 29256 tx_to_pc.data_index[2]
.sym 29258 tx_to_pc.state[0]
.sym 29265 tx_to_pc.state[0]
.sym 29266 wb_mem_rdt[4]
.sym 29270 tx_to_pc.state[0]
.sym 29271 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 29272 tx_to_pc.state[1]
.sym 29274 tx_to_pc.state[0]
.sym 29275 tx_to_pc.state[1]
.sym 29278 tx_to_pc.state[1]
.sym 29279 tx_to_pc.state[0]
.sym 29280 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 29282 wb_mem_rdt[3]
.sym 29286 wb_mem_rdt[2]
.sym 29290 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[4]
.sym 29291 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 29292 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 29293 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[4]
.sym 29294 $abc$9738$procmux$1489_CMP
.sym 29295 clock_gen.pll.rst_reg[1]
.sym 29298 wb_mem_rdt[0]
.sym 29302 wb_mem_rdt[7]
.sym 29306 wb_mem_rdt[1]
.sym 29310 wb_mem_rdt[5]
.sym 29318 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29319 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[5]
.sym 29320 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[5]_new_inv_
.sym 29322 $abc$9738$new_n950_
.sym 29323 data_to[1]
.sym 29324 $abc$9738$auto$ice40_ffinit.cc:141:execute$9432
.sym 29325 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29330 $abc$9738$new_n950_
.sym 29331 data_to[5]
.sym 29332 $abc$9738$auto$ice40_ffinit.cc:141:execute$9452
.sym 29333 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29338 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29339 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[3]
.sym 29340 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 29342 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29343 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[1]
.sym 29344 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[1]_new_inv_
.sym 29346 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29347 wb_mem_rdt[0]
.sym 29348 $abc$9738$new_n1516_
.sym 29351 dat[0]
.sym 29353 $PACKER_VCC_NET
.sym 29354 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 29355 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 29356 servant.wb_dbus_ack
.sym 29362 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[20]_new_
.sym 29363 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[52]_new_
.sym 29364 $abc$9738$new_n1227_
.sym 29365 $abc$9738$new_n1228_
.sym 29366 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29367 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[4]
.sym 29368 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[4]_new_inv_
.sym 29370 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29371 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[4]
.sym 29372 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 29373 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[4]
.sym 29374 dat[1]
.sym 29375 $abc$9738$auto$wreduce.cc:455:run$1673[0]
.sym 29376 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29378 $abc$9738$wb_mem_adr[10]_new_inv_
.sym 29379 ble_data_adr[10]
.sym 29380 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29386 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 29387 $abc$9738$adr[11]_new_inv_
.sym 29388 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 29390 $abc$9738$wb_mem_sel[1]_new_inv_
.sym 29391 $abc$9738$new_n1002_
.sym 29392 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29394 $abc$9738$wb_mem_adr[12]_new_inv_
.sym 29395 ble_data_adr[12]
.sym 29396 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29398 ble_data_adr[2]
.sym 29402 servant.mdu_rs1[0]
.sym 29403 servant.mdu_rs1[1]
.sym 29404 $abc$9738$new_n1002_
.sym 29405 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29406 $abc$9738$wb_mem_adr[11]_new_inv_
.sym 29407 ble_data_adr[11]
.sym 29408 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29410 clock_gen.pll.rst_reg[1]
.sym 29411 rx_done
.sym 29418 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 29419 write_queue
.sym 29422 $abc$9738$wb_mem_adr[3]_new_inv_
.sym 29423 ble_data_adr[3]
.sym 29424 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29426 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 29427 $abc$9738$adr[11]_new_inv_
.sym 29428 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 29430 ble_data_adr[3]
.sym 29434 $abc$9738$auto$dff2dffe.cc:175:make_patterns_logic$7325
.sym 29435 ble_data_adr[2]
.sym 29443 dat[0]
.sym 29447 dat[1]
.sym 29448 $PACKER_VCC_NET
.sym 29451 dat[2]
.sym 29452 $PACKER_VCC_NET
.sym 29453 $auto$alumacc.cc:474:replace_alu$1790.C[2]
.sym 29455 dat[3]
.sym 29456 $PACKER_VCC_NET
.sym 29457 $auto$alumacc.cc:474:replace_alu$1790.C[3]
.sym 29459 dat[4]
.sym 29460 $PACKER_VCC_NET
.sym 29461 $auto$alumacc.cc:474:replace_alu$1790.C[4]
.sym 29463 dat[5]
.sym 29464 $PACKER_VCC_NET
.sym 29465 $auto$alumacc.cc:474:replace_alu$1790.C[5]
.sym 29466 rx_done
.sym 29470 dat[4]
.sym 29471 $abc$9738$auto$wreduce.cc:455:run$1673[3]
.sym 29472 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29474 rx_done
.sym 29475 $abc$9738$and$src/servant_1.2.1/service/service.v:155$106_Y_new_
.sym 29476 clock_gen.pll.rst_reg[1]
.sym 29478 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 29479 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29482 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[14]
.sym 29483 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29484 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 29485 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[14]
.sym 29486 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29487 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[4]
.sym 29490 dat[6]
.sym 29491 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29492 $abc$9738$new_n1531_
.sym 29494 $abc$9738$wb_mem_sel[3]_new_inv_
.sym 29495 $abc$9738$new_n1002_
.sym 29496 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29498 servant.mdu_rs1[30]
.sym 29499 servant.mdu_rs1[31]
.sym 29502 $abc$9738$auto$wreduce.cc:455:run$1673[5]
.sym 29503 servant.cpu.cpu.cnt_done
.sym 29504 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 29505 $abc$9738$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29506 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29507 $abc$9738$new_n1010_
.sym 29510 servant.mdu_op[2]
.sym 29511 servant.wb_dbus_we
.sym 29512 servant.cpu.cpu.bufreg_sh_signed
.sym 29513 servant.mdu_op[1]
.sym 29514 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 29515 servant.mdu_rs1[31]
.sym 29516 servant.cpu.cpu.bufreg_sh_signed
.sym 29517 $abc$9738$new_n1370_
.sym 29518 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 29519 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29520 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29521 servant.wb_dbus_we
.sym 29522 servant.mdu_rs1[0]
.sym 29523 servant.mdu_rs1[1]
.sym 29524 servant.mdu_op[1]
.sym 29525 $abc$9738$new_n1002_
.sym 29526 servant.mdu_op[0]
.sym 29527 servant.mdu_rs1[0]
.sym 29528 servant.mdu_rs1[1]
.sym 29529 servant.mdu_op[1]
.sym 29530 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29531 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29532 $abc$9738$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$294_Y_new_inv_
.sym 29533 servant.wb_dbus_we
.sym 29534 servant.mdu_op[0]
.sym 29535 servant.mdu_rs1[0]
.sym 29536 servant.mdu_rs1[1]
.sym 29537 servant.mdu_op[1]
.sym 29538 wb_mem_rdt[6]
.sym 29542 wb_mem_rdt[2]
.sym 29546 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 29547 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[14]
.sym 29550 wb_mem_rdt[4]
.sym 29554 wb_mem_rdt[3]
.sym 29558 wb_mem_rdt[5]
.sym 29562 wb_mem_rdt[14]
.sym 29566 wb_mem_rdt[13]
.sym 29570 servant.cpu.cpu.decode.opcode[2]
.sym 29571 servant.cpu.cpu.ebreak
.sym 29572 servant.wb_dbus_we
.sym 29573 servant.cpu.cpu.branch_op
.sym 29574 $abc$9738$new_n1059_
.sym 29575 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 29576 servant.cpu.cpu.new_irq
.sym 29577 servant.cpu.cpu.state.misalign_trap_sync
.sym 29578 servant.cpu.cpu.decode.opcode[2]
.sym 29579 servant.cpu.cpu.branch_op
.sym 29582 servant.wb_dbus_we
.sym 29583 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29584 servant.mdu_rs1[31]
.sym 29585 clock_gen.pll.rst_reg[1]
.sym 29586 servant.cpu.cpu.rd_addr[1]
.sym 29587 wb_mem_rdt[7]
.sym 29588 servant.wb_ibus_ack
.sym 29590 servant.cpu.cpu.bufreg_sh_signed
.sym 29591 servant.wb_dbus_we
.sym 29592 servant.mdu_op[1]
.sym 29593 servant.mdu_op[0]
.sym 29594 servant.cpu.cpu.decode.opcode[1]
.sym 29595 servant.cpu.cpu.decode.opcode[2]
.sym 29596 servant.cpu.cpu.decode.opcode[0]
.sym 29597 servant.wb_dbus_we
.sym 29598 servant.mdu_op[2]
.sym 29599 servant.mdu_op[1]
.sym 29600 servant.mdu_op[0]
.sym 29601 servant.cpu.cpu.decode.op21
.sym 29602 servant.cpu.cpu.rs2_addr[0]
.sym 29603 servant.cpu.cpu.rd_addr[0]
.sym 29604 servant.cpu.cpu.cnt_done
.sym 29605 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 29606 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 29607 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 29610 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 29611 servant.cpu.cpu.decode.op26
.sym 29612 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 29614 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29615 servant.cpu.cpu.cnt_en
.sym 29616 servant.wb_ibus_ack
.sym 29618 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 29619 $abc$9738$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$660_Y_new_
.sym 29620 servant.cpu.cpu.decode.op21
.sym 29622 servant.mdu_op[2]
.sym 29623 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 29624 servant.cpu.cpu.immdec.imm31
.sym 29625 servant.cpu.cpu.cnt_done
.sym 29626 servant.cpu.cpu.branch_op
.sym 29627 servant.wb_dbus_we
.sym 29628 servant.cpu.cpu.decode.opcode[2]
.sym 29629 servant.cpu.cpu.decode.opcode[0]
.sym 29630 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 29631 servant.cpu.cpu.csr.mstatus_mpie
.sym 29632 servant.cpu.cpu.csr_in
.sym 29633 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29634 servant.cpu.cpu.csr.mstatus_mie
.sym 29638 servant.cpu.cpu.csr_in
.sym 29639 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29642 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 29643 servant.cpu.cpu.decode.op21
.sym 29646 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 29647 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8611
.sym 29648 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 29650 $abc$9738$new_n1325_
.sym 29651 $abc$9738$new_n1324_
.sym 29652 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29653 servant.wb_dbus_we
.sym 29654 servant.cpu.cpu.ebreak
.sym 29655 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 29656 servant.cpu.cpu.decode.op26
.sym 29657 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 29658 servant.cpu.cpu.ebreak
.sym 29659 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 29660 $abc$9738$servant.cpu.cpu.decode.csr_op_new_
.sym 29662 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$358_Y_new_
.sym 29663 servant.cpu.cpu.csr.mstatus_mie
.sym 29664 $abc$9738$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29665 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29666 servant.cpu.cpu.decode.op26
.sym 29667 servant.cpu.cpu.ebreak
.sym 29668 servant.cpu.cpu.rd_addr[1]
.sym 29669 servant.cpu.rf_ram_if.wcnt[0]
.sym 29670 servant.cpu.cpu.csr.mie_mtie
.sym 29671 servant.timer_irq
.sym 29672 servant.cpu.cpu.csr.mstatus_mie
.sym 29674 servant.cpu.cpu.rd_addr[1]
.sym 29675 $abc$9738$new_n1699_
.sym 29676 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 29678 servant.cpu.cpu.rd_addr[4]
.sym 29679 servant.cpu.cpu.rd_addr[3]
.sym 29680 servant.cpu.cpu.rd_addr[2]
.sym 29681 servant.cpu.cpu.rd_addr[0]
.sym 29682 servant.cpu.cpu.csr_in
.sym 29686 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 29687 servant.cpu.cpu.rd_addr[0]
.sym 29688 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29689 servant.cpu.rf_ram_if.wcnt[0]
.sym 29690 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 29691 servant.cpu.cpu.cnt_done
.sym 29694 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$8592[1]_new_
.sym 29695 clock_gen.pll.rst_reg[1]
.sym 29702 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8617
.sym 29703 clock_gen.pll.rst_reg[1]
.sym 29709 servant.cpu.rf_ram_if.rtrig1
.sym 29710 servant.cpu.rf_ram_if.wen0_r
.sym 29711 servant.cpu.rf_ram_if.wen1_r
.sym 29712 servant.cpu.rf_ram_if.wcnt[0]
.sym 29714 servant.cpu.cpu.csr.timer_irq_r
.sym 29715 servant.cpu.cpu.csr.timer_irq
.sym 29723 servant.cpu.rf_ram_if.rcnt[0]
.sym 29725 $PACKER_VCC_NET
.sym 29738 tx_to_pc.state[1]
.sym 29746 $abc$9738$new_n950_
.sym 29747 data_to[7]
.sym 29748 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 29749 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29754 $abc$9738$auto$ice40_ffinit.cc:141:execute$9456
.sym 29755 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 29756 tx_to_pc.data_index[2]
.sym 29758 $abc$9738$new_n950_
.sym 29759 data_to[3]
.sym 29760 $abc$9738$auto$ice40_ffinit.cc:141:execute$9444
.sym 29761 $abc$9738$techmap$techmap\tx_to_pc.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 29762 tx_to_pc.state[0]
.sym 29763 tx_to_pc.state[1]
.sym 29774 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 29775 tx_to_pc.state[0]
.sym 29776 tx_to_pc.state[1]
.sym 29778 $abc$9738$auto$alumacc.cc:491:replace_alu$1731[6]
.sym 29779 $abc$9738$auto$wreduce.cc:455:run$1675[0]
.sym 29783 $PACKER_VCC_NET
.sym 29784 tx_to_pc.clock_count[0]
.sym 29786 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29787 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[13]
.sym 29794 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[5]
.sym 29795 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 29796 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 29797 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[5]
.sym 29798 wb_mem_rdt[3]
.sym 29805 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[3]_new_inv_
.sym 29806 wb_mem_rdt[1]
.sym 29810 wb_mem_rdt[0]
.sym 29814 wb_mem_rdt[4]
.sym 29818 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[7]
.sym 29819 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 29820 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 29821 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[7]
.sym 29825 wb_mem_rdt[6]
.sym 29826 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 29827 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 29828 servant.wb_dbus_ack
.sym 29830 servant.wb_dbus_ack
.sym 29831 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29832 dat[0]
.sym 29833 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8815
.sym 29834 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29835 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[0]
.sym 29836 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[0]_new_inv_
.sym 29838 dat[2]
.sym 29839 dat[1]
.sym 29840 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29842 $abc$9738$procmux$1500_CMP_new_
.sym 29843 clock_gen.pll.rst_reg[1]
.sym 29846 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29847 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[5]
.sym 29848 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 29849 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[5]
.sym 29850 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29851 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[2]
.sym 29852 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[2]_new_inv_
.sym 29854 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[21]_new_
.sym 29855 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[53]_new_
.sym 29856 $abc$9738$new_n1233_
.sym 29857 $abc$9738$new_n1234_
.sym 29858 $abc$9738$ram.we[0]_new_inv_
.sym 29859 $abc$9738$ram.we[1]_new_inv_
.sym 29860 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 29862 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29863 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[7]
.sym 29864 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 29865 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[7]
.sym 29866 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 29867 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[5]
.sym 29870 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[23]_new_
.sym 29871 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[55]_new_
.sym 29872 $abc$9738$new_n1245_
.sym 29873 $abc$9738$new_n1246_
.sym 29874 servant.mdu_rs1[31]
.sym 29875 servant.wb_timer_rdt[1]
.sym 29876 wb_mem_rdt[1]
.sym 29877 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29878 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 29879 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[4]
.sym 29885 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29886 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 29887 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[7]
.sym 29888 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[7]_new_inv_
.sym 29890 $abc$9738$ram.we[0]_new_inv_
.sym 29891 $abc$9738$ram.we[1]_new_inv_
.sym 29892 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 29894 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 29898 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29899 wb_mem_dat[12]
.sym 29902 q$SB_IO_OUT
.sym 29906 servant.mdu_rs1[30]
.sym 29907 servant.wb_gpio_rdt
.sym 29908 servant.wb_timer_rdt[0]
.sym 29909 servant.mdu_rs1[31]
.sym 29910 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 29911 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[7]
.sym 29914 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 29915 $abc$9738$adr[11]_new_inv_
.sym 29916 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 29922 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29923 wb_mem_dat[11]
.sym 29926 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 29934 $abc$9738$ram.we[0]_new_inv_
.sym 29935 $abc$9738$ram.we[1]_new_inv_
.sym 29936 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 29938 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29939 wb_mem_dat[9]
.sym 29942 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 29946 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 29947 $abc$9738$adr[11]_new_inv_
.sym 29948 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 29950 $abc$9738$adr[11]_new_inv_
.sym 29951 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3114[0]_new_
.sym 29952 $abc$9738$auto$simplemap.cc:250:simplemap_eqne$3917[2]_new_
.sym 29954 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 29955 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 29956 servant.wb_dbus_ack
.sym 29958 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 29959 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 29960 servant.wb_dbus_ack
.sym 29962 servant.mdu_rs1[31]
.sym 29963 servant.wb_timer_rdt[2]
.sym 29964 wb_mem_rdt[2]
.sym 29965 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29966 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 29967 $abc$9738$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 29968 servant.wb_dbus_ack
.sym 29970 dat[3]
.sym 29971 $abc$9738$auto$wreduce.cc:455:run$1673[2]
.sym 29972 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29974 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 29975 $abc$9738$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29976 servant.wb_dbus_ack
.sym 29978 dat[5]
.sym 29979 $abc$9738$auto$wreduce.cc:455:run$1673[4]
.sym 29980 $abc$9738$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$518_Y_new_
.sym 29982 servant.mdu_rs1[31]
.sym 29983 servant.wb_timer_rdt[3]
.sym 29984 wb_mem_rdt[3]
.sym 29985 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 29986 servant.mdu_rs1[31]
.sym 29990 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 29991 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[13]
.sym 29994 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 29995 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[12]
.sym 29998 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 29999 wb_mem_dat[16]
.sym 30002 servant.mdu_rs1[31]
.sym 30003 servant.wb_timer_rdt[4]
.sym 30004 wb_mem_rdt[4]
.sym 30005 $abc$9738$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$285_Y_new_
.sym 30006 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30007 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[1]
.sym 30013 servant.mdu_rs1[31]
.sym 30018 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[20]_new_
.sym 30019 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[84]_new_
.sym 30020 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6674[1]_new_inv_
.sym 30021 $abc$9738$new_n1270_
.sym 30022 servant.mdu_rs1[31]
.sym 30023 servant.mdu_rs1[30]
.sym 30024 $abc$9738$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30025 servant.wb_dbus_we
.sym 30026 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30027 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[4]
.sym 30028 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[4]_new_inv_
.sym 30030 dat[0]
.sym 30031 wb_mem_dat[16]
.sym 30032 servant.mdu_rs1[0]
.sym 30033 $abc$9738$new_n1773_
.sym 30034 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 30035 wb_mem_dat[24]
.sym 30038 dat[0]
.sym 30042 wb_mem_dat[8]
.sym 30043 wb_mem_dat[24]
.sym 30044 servant.mdu_rs1[0]
.sym 30045 servant.mdu_rs1[1]
.sym 30046 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[4]
.sym 30047 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30048 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30049 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[4]
.sym 30050 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30051 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[4]
.sym 30052 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30053 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[4]
.sym 30054 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 30055 servant.mdu_op[2]
.sym 30056 $abc$9738$new_n1677_
.sym 30057 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8434
.sym 30058 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 30059 wb_mem_rdt[7]
.sym 30060 servant.wb_ibus_ack
.sym 30062 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[1]
.sym 30063 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30064 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30065 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[1]
.sym 30066 servant.cpu.cpu.decode.opcode[0]
.sym 30067 servant.cpu.cpu.decode.opcode[2]
.sym 30068 servant.cpu.cpu.decode.opcode[1]
.sym 30070 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[30]_new_
.sym 30071 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[78]_new_
.sym 30072 $abc$9738$new_n1293_
.sym 30073 $abc$9738$new_n1294_
.sym 30074 servant.cpu.cpu.decode.opcode[0]
.sym 30075 servant.cpu.cpu.decode.opcode[1]
.sym 30076 servant.wb_ibus_ack
.sym 30077 servant.cpu.cpu.decode.opcode[2]
.sym 30078 servant.wb_ibus_ack
.sym 30079 servant.cpu.cpu.cnt_en
.sym 30082 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[17]_new_
.sym 30083 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[49]_new_
.sym 30084 $abc$9738$new_n1489_
.sym 30085 $abc$9738$new_n1490_
.sym 30086 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30087 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[15]
.sym 30088 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30089 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[15]
.sym 30090 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[31]_new_
.sym 30091 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[95]_new_
.sym 30092 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6594[1]_new_inv_
.sym 30093 $abc$9738$new_n1300_
.sym 30094 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30095 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[14]
.sym 30096 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[14]_new_inv_
.sym 30098 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30099 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[7]
.sym 30102 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[15]
.sym 30103 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30104 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30105 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[15]
.sym 30106 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[1]
.sym 30107 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30108 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30109 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[1]
.sym 30110 wb_mem_rdt[30]
.sym 30114 servant.mdu_op[2]
.sym 30115 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 30116 servant.cpu.cpu.immdec.imm31
.sym 30118 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[1]
.sym 30119 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30120 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[1]_new_inv_
.sym 30122 wb_mem_rdt[20]
.sym 30126 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30127 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[15]
.sym 30128 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[15]_new_inv_
.sym 30130 servant.cpu.cpu.decode.opcode[2]
.sym 30131 servant.wb_dbus_we
.sym 30132 servant.cpu.cpu.branch_op
.sym 30133 servant.cpu.cpu.decode.opcode[0]
.sym 30134 wb_mem_rdt[31]
.sym 30138 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30139 servant.cpu.cpu.cnt_en
.sym 30140 servant.wb_ibus_ack
.sym 30142 wb_mem_rdt[21]
.sym 30146 servant.cpu.cpu.decode.op21
.sym 30147 servant.cpu.cpu.decode.op26
.sym 30150 servant.cpu.cpu.ebreak
.sym 30151 $abc$9738$new_n1059_
.sym 30152 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 30153 $abc$9738$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$372_Y_new_
.sym 30154 $abc$9738$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 30155 servant.cpu.cpu.cnt_en
.sym 30156 servant.wb_ibus_ack
.sym 30158 $abc$9738$new_n1059_
.sym 30159 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 30160 servant.cpu.cpu.new_irq
.sym 30162 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30163 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30164 servant.cpu.cpu.rs2_addr[1]
.sym 30165 $abc$9738$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$458_Y[1]_new_inv_
.sym 30166 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$639_Y_new_
.sym 30167 servant.cpu.cpu.decode.opcode[0]
.sym 30168 servant.wb_dbus_we
.sym 30170 servant.cpu.cpu.csr.mcause3_0[3]
.sym 30171 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30172 servant.cpu.cpu.new_irq
.sym 30173 servant.cpu.cpu.branch_op
.sym 30174 servant.cpu.cpu.state.misalign_trap_sync
.sym 30175 servant.cpu.cpu.csr.mcause3_0[2]
.sym 30176 servant.cpu.cpu.branch_op
.sym 30177 servant.wb_dbus_we
.sym 30178 servant.cpu.raddr[4]
.sym 30179 servant.cpu.raddr[8]
.sym 30180 servant.cpu.raddr[7]
.sym 30181 servant.cpu.raddr[6]
.sym 30182 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 30183 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30184 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30185 servant.cpu.rf_ram_if.rcnt[0]
.sym 30186 servant.cpu.rf_ram_if.rcnt[0]
.sym 30190 servant.cpu.rreg0[1]
.sym 30191 $abc$9738$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 30192 servant.cpu.rf_ram_if.rcnt[0]
.sym 30194 servant.cpu.rf_ram.regzero
.sym 30195 servant.cpu.rf_ram.rdata[0]
.sym 30196 servant.cpu.rf_ram_if.rdata0[1]
.sym 30197 servant.cpu.rf_ram_if.rcnt[0]
.sym 30198 servant.cpu.raddr[5]
.sym 30199 servant.cpu.raddr[9]
.sym 30200 $abc$9738$new_n1149_
.sym 30202 $abc$9738$new_n1767_
.sym 30203 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30204 servant.cpu.rreg0[0]
.sym 30205 servant.cpu.rf_ram_if.rcnt[0]
.sym 30206 $abc$9738$servant.cpu.cpu.csr.i_mret_new_
.sym 30207 servant.cpu.cpu.rs2_addr[0]
.sym 30208 $abc$9738$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$673_Y_new_
.sym 30209 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30214 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30215 $abc$9738$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30216 servant.cpu.cpu.cnt_en
.sym 30221 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8590
.sym 30230 $abc$9738$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$788_Y
.sym 30231 $abc$9738$new_n1698_
.sym 30232 $abc$9738$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$371_Y_new_
.sym 30233 servant.cpu.cpu.cnt_en
.sym 30274 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30275 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[2]
.sym 30282 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30283 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[7]
.sym 30286 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[19]_new_
.sym 30287 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[51]_new_
.sym 30288 $abc$9738$new_n1221_
.sym 30289 $abc$9738$new_n1222_
.sym 30294 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30295 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[0]
.sym 30298 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30299 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[5]
.sym 30302 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30303 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[4]
.sym 30306 wb_mem_rdt[2]
.sym 30310 wb_mem_rdt[5]
.sym 30314 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[29]_new_
.sym 30315 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[93]_new_
.sym 30316 $abc$9738$new_n1257_
.sym 30317 $abc$9738$new_n1258_
.sym 30318 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30319 $abc$9738$auto$memory_bram.cc:922:replace_cell$1897[2]
.sym 30320 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30321 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[2]
.sym 30322 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[27]_new_
.sym 30323 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[75]_new_
.sym 30324 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6566[1]_new_inv_
.sym 30325 $abc$9738$new_n1413_
.sym 30326 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[13]
.sym 30327 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30328 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30329 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[13]
.sym 30330 wb_mem_rdt[6]
.sym 30334 wb_mem_rdt[7]
.sym 30342 $abc$9738$new_n953_
.sym 30343 data_to_ble[5]
.sym 30344 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 30345 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30346 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 30347 $abc$9738$auto$ice40_ffinit.cc:141:execute$9416
.sym 30348 tx_to_ble.data_index[2]
.sym 30350 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[2]
.sym 30351 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30352 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30353 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[2]
.sym 30354 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30355 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[6]
.sym 30356 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[6]_new_inv_
.sym 30358 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[18]_new_
.sym 30359 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[50]_new_
.sym 30360 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6526[2]_new_inv_
.sym 30361 $abc$9738$new_n1216_
.sym 30362 $abc$9738$new_n953_
.sym 30363 data_to_ble[0]
.sym 30364 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 30365 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30366 $abc$9738$new_n953_
.sym 30367 data_to_ble[1]
.sym 30368 $abc$9738$auto$ice40_ffinit.cc:141:execute$9464
.sym 30369 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30370 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30371 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[12]
.sym 30372 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[12]_new_inv_
.sym 30374 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30375 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[2]
.sym 30378 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[10]
.sym 30379 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30380 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[10]_new_inv_
.sym 30382 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30383 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[14]
.sym 30384 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[14]_new_inv_
.sym 30386 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[8]
.sym 30387 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30388 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[8]_new_inv_
.sym 30390 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[9]
.sym 30391 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30392 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[9]_new_inv_
.sym 30394 servant.wb_timer_rdt[1]
.sym 30398 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30399 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[13]
.sym 30400 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[13]_new_inv_
.sym 30402 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 30406 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30407 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30408 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30409 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30410 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[11]
.sym 30411 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30412 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[11]_new_inv_
.sym 30417 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$8065
.sym 30418 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 30422 servant.wb_timer_rdt[0]
.sym 30423 clock_gen.pll.rst_reg[1]
.sym 30426 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30427 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30428 $abc$9738$new_n1199_
.sym 30434 servant.mdu_rs1[30]
.sym 30435 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 30436 servant.wb_timer_rdt[11]
.sym 30437 servant.mdu_rs1[31]
.sym 30438 wb_mem_dat[11]
.sym 30439 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 30440 servant.wb_dbus_ack
.sym 30442 dat[7]
.sym 30443 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30444 servant.wb_dbus_ack
.sym 30446 servant.mdu_rs1[30]
.sym 30447 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 30448 servant.wb_timer_rdt[10]
.sym 30449 servant.mdu_rs1[31]
.sym 30450 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30451 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[3]
.sym 30458 servant.mdu_rs1[30]
.sym 30459 wb_mem_rdt[6]
.sym 30460 servant.wb_timer_rdt[6]
.sym 30461 servant.mdu_rs1[31]
.sym 30462 wb_mem_dat[12]
.sym 30463 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 30464 servant.wb_dbus_ack
.sym 30466 servant.cpu.cpu.rd_addr[4]
.sym 30467 $abc$9738$ram.o_wb_rdt[10]_new_inv_
.sym 30468 servant.wb_ibus_ack
.sym 30470 servant.cpu.cpu.rd_addr[3]
.sym 30471 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 30472 servant.wb_ibus_ack
.sym 30477 servant.wb_timer_rdt[4]
.sym 30478 servant.cpu.cpu.rd_addr[2]
.sym 30479 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 30480 servant.wb_ibus_ack
.sym 30482 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30483 $abc$9738$ram.o_wb_rdt[11]_new_inv_
.sym 30484 servant.wb_ibus_ack
.sym 30486 servant.mdu_rs1[30]
.sym 30487 wb_mem_rdt[5]
.sym 30488 servant.wb_timer_rdt[5]
.sym 30489 servant.mdu_rs1[31]
.sym 30490 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30491 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[10]
.sym 30494 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30495 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[2]
.sym 30506 wb_mem_dat[10]
.sym 30507 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 30508 servant.wb_dbus_ack
.sym 30510 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[13]
.sym 30511 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30512 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30513 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[13]
.sym 30514 wb_mem_dat[9]
.sym 30515 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 30516 servant.wb_dbus_ack
.sym 30518 servant.mdu_rs1[30]
.sym 30519 $abc$9738$ram.o_wb_rdt[9]_new_inv_
.sym 30520 servant.wb_timer_rdt[9]
.sym 30521 servant.mdu_rs1[31]
.sym 30522 servant.mdu_rs1[30]
.sym 30523 $abc$9738$ram.o_wb_rdt[8]_new_inv_
.sym 30524 servant.wb_timer_rdt[8]
.sym 30525 servant.mdu_rs1[31]
.sym 30526 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[12]
.sym 30527 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30528 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30529 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[12]
.sym 30530 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 30531 wb_mem_rdt[13]
.sym 30532 servant.wb_ibus_ack
.sym 30534 servant.cpu.rreg0[1]
.sym 30535 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 30536 servant.wb_ibus_ack
.sym 30538 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[28]_new_
.sym 30539 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[60]_new_
.sym 30540 $abc$9738$new_n1451_
.sym 30541 $abc$9738$new_n1452_
.sym 30542 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[29]_new_
.sym 30543 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[93]_new_
.sym 30544 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6658[1]_new_inv_
.sym 30545 $abc$9738$new_n1459_
.sym 30546 servant.cpu.rreg0[0]
.sym 30547 wb_mem_rdt[14]
.sym 30548 servant.wb_ibus_ack
.sym 30550 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 30551 wb_mem_rdt[12]
.sym 30552 servant.wb_ibus_ack
.sym 30554 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 30555 wb_mem_rdt[20]
.sym 30556 servant.wb_ibus_ack
.sym 30558 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30559 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[13]
.sym 30562 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30563 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[6]
.sym 30564 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30565 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[6]
.sym 30566 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 30567 wb_mem_dat[20]
.sym 30570 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[12]
.sym 30571 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30572 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30573 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[12]
.sym 30574 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 30575 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 30576 $abc$9738$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 30578 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30579 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[10]
.sym 30580 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30581 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[10]
.sym 30582 servant.cpu.cpu.immdec.imm7
.sym 30583 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$568_Y_new_
.sym 30584 servant.cpu.cpu.decode.opcode[0]
.sym 30585 servant.cpu.cpu.branch_op
.sym 30586 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30587 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[2]
.sym 30588 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30589 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[2]
.sym 30590 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30591 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[13]
.sym 30592 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30593 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[13]
.sym 30594 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[18]_new_
.sym 30595 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[50]_new_
.sym 30596 $abc$9738$new_n1496_
.sym 30597 $abc$9738$new_n1497_
.sym 30598 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30599 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[8]
.sym 30602 servant.mdu_rs1[30]
.sym 30603 wb_mem_rdt[31]
.sym 30604 servant.wb_timer_rdt[31]
.sym 30605 servant.mdu_rs1[31]
.sym 30606 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30607 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[15]
.sym 30610 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[2]
.sym 30611 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30612 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30613 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[2]
.sym 30614 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[23]_new_
.sym 30615 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[71]_new_
.sym 30616 $abc$9738$new_n1422_
.sym 30617 $abc$9738$new_n1423_
.sym 30618 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30619 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[14]
.sym 30622 $abc$9738$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 30623 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 30624 servant.wb_dbus_ack
.sym 30626 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[7]
.sym 30627 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30628 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[7]_new_inv_
.sym 30630 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[12]
.sym 30631 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30632 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[12]_new_inv_
.sym 30634 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30635 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[10]
.sym 30636 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[10]_new_inv_
.sym 30638 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[2]
.sym 30639 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30640 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[2]_new_inv_
.sym 30642 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[10]
.sym 30643 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 30644 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30645 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[10]
.sym 30646 wb_mem_rdt[30]
.sym 30647 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$569_Y_new_inv_
.sym 30648 servant.wb_ibus_ack
.sym 30650 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[26]_new_
.sym 30651 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[58]_new_
.sym 30652 $abc$9738$new_n1287_
.sym 30653 $abc$9738$new_n1288_
.sym 30654 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[13]
.sym 30655 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30656 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[13]_new_inv_
.sym 30658 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30659 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[3]
.sym 30662 servant.cpu.cpu.rs2_addr[1]
.sym 30663 wb_mem_rdt[20]
.sym 30664 servant.wb_ibus_ack
.sym 30666 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30667 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[6]
.sym 30670 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30671 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 30672 servant.wb_ibus_ack
.sym 30674 servant.cpu.cpu.rs2_addr[2]
.sym 30675 wb_mem_rdt[21]
.sym 30676 servant.wb_ibus_ack
.sym 30678 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30679 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[11]
.sym 30682 servant.cpu.cpu.rs2_addr[0]
.sym 30683 $abc$9738$servant.cpu.cpu.immdec.signbit_new_
.sym 30684 servant.cpu.cpu.branch_op
.sym 30686 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30687 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[9]
.sym 30690 servant.cpu.rreg0[4]
.sym 30691 servant.cpu.cpu.rs2_addr[4]
.sym 30692 servant.cpu.raddr[9]
.sym 30693 servant.cpu.rf_ram_if.rcnt[0]
.sym 30694 servant.cpu.rreg0[3]
.sym 30695 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 30696 servant.wb_ibus_ack
.sym 30698 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[19]_new_
.sym 30699 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[67]_new_
.sym 30700 $abc$9738$new_n1504_
.sym 30701 $abc$9738$new_n1505_
.sym 30702 servant.cpu.rreg0[4]
.sym 30703 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 30704 servant.wb_ibus_ack
.sym 30706 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 30707 $abc$9738$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$562_Y_new_inv_
.sym 30708 servant.wb_ibus_ack
.sym 30710 servant.cpu.rreg0[2]
.sym 30711 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 30712 servant.wb_ibus_ack
.sym 30714 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[3]
.sym 30715 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30716 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[3]_new_inv_
.sym 30718 servant.cpu.rreg0[2]
.sym 30719 servant.cpu.cpu.rs2_addr[2]
.sym 30720 servant.cpu.raddr[9]
.sym 30721 servant.cpu.rf_ram_if.rcnt[0]
.sym 30722 servant.cpu.cpu.rs2_addr[3]
.sym 30723 wb_mem_rdt[22]
.sym 30724 servant.wb_ibus_ack
.sym 30729 servant.cpu.rf_ram_if.rdata0[1]
.sym 30738 servant.cpu.cpu.rs2_addr[4]
.sym 30739 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 30740 servant.wb_ibus_ack
.sym 30742 servant.cpu.rreg0[3]
.sym 30743 servant.cpu.cpu.rs2_addr[3]
.sym 30744 servant.cpu.raddr[9]
.sym 30745 servant.cpu.rf_ram_if.rcnt[0]
.sym 30755 tx_to_ble.data_index[0]
.sym 30760 tx_to_ble.data_index[1]
.sym 30764 tx_to_ble.data_index[2]
.sym 30765 $auto$alumacc.cc:474:replace_alu$1784.C[2]
.sym 30766 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30767 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[3]
.sym 30786 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30787 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[0]
.sym 30790 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30791 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[12]
.sym 30801 $abc$9738$auto$dff2dffe.cc:158:make_patterns_logic$7621
.sym 30802 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30803 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[8]
.sym 30806 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30807 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[11]
.sym 30814 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30815 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[13]
.sym 30818 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 30819 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[11]
.sym 30822 $abc$9738$new_n953_
.sym 30823 data_to_ble[7]
.sym 30824 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 30825 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30826 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[24]_new_
.sym 30827 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[72]_new_
.sym 30828 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6243[1]_new_inv_
.sym 30829 $abc$9738$new_n1392_
.sym 30830 $abc$9738$new_n953_
.sym 30831 data_to_ble[4]
.sym 30832 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 30833 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30834 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[16]_new_
.sym 30835 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[80]_new_
.sym 30836 $abc$9738$new_n1203_
.sym 30837 $abc$9738$new_n1204_
.sym 30838 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[0]
.sym 30839 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 30840 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 30841 $abc$9738$auto$memory_bram.cc:922:replace_cell$1832[0]
.sym 30842 $abc$9738$new_n953_
.sym 30843 data_to_ble[3]
.sym 30844 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 30845 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30846 $abc$9738$auto$ice40_ffinit.cc:141:execute$9424
.sym 30847 $abc$9738$auto$ice40_ffinit.cc:141:execute$9408
.sym 30848 tx_to_ble.data_index[2]
.sym 30850 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 30851 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 30852 tx_to_ble.data_index[2]
.sym 30854 $abc$9738$new_n953_
.sym 30855 data_to_ble[6]
.sym 30856 $abc$9738$auto$ice40_ffinit.cc:141:execute$9400
.sym 30857 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30858 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[26]_new_
.sym 30859 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[74]_new_
.sym 30860 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6278[1]_new_inv_
.sym 30861 $abc$9738$new_n1406_
.sym 30862 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][1]_new_inv_
.sym 30863 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][3]_new_inv_
.sym 30864 tx_to_ble.data_index[1]
.sym 30865 tx_to_ble.data_index[0]
.sym 30866 $abc$9738$new_n953_
.sym 30867 data_to_ble[2]
.sym 30868 $abc$9738$auto$ice40_ffinit.cc:141:execute$9404
.sym 30869 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$and$/usr/bin/../share/yosys/techmap.v:434$3620_Y[1]_new_
.sym 30870 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][2]_new_inv_
.sym 30871 $abc$9738$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$209.$1\buffer[7:0][0]_new_inv_
.sym 30872 tx_to_ble.data_index[0]
.sym 30873 tx_to_ble.data_index[1]
.sym 30874 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[28]_new_
.sym 30875 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[60]_new_
.sym 30876 $abc$9738$new_n1251_
.sym 30877 $abc$9738$new_n1252_
.sym 30878 $abc$9738$auto$ice40_ffinit.cc:141:execute$9428
.sym 30879 $abc$9738$auto$ice40_ffinit.cc:141:execute$9412
.sym 30880 tx_to_ble.data_index[2]
.sym 30882 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[25]_new_
.sym 30883 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[73]_new_
.sym 30884 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6197[1]_new_inv_
.sym 30885 $abc$9738$new_n1399_
.sym 30886 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30887 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[15]
.sym 30890 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[31]_new_
.sym 30891 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[63]_new_
.sym 30892 $abc$9738$new_n1475_
.sym 30893 $abc$9738$new_n1476_
.sym 30894 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30895 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[9]
.sym 30901 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30902 $abc$9738$auto$memory_bram.cc:922:replace_cell$1910[15]
.sym 30903 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 30904 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.Y_B[15]_new_inv_
.sym 30906 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 30907 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[14]
.sym 30910 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[30]_new_
.sym 30911 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[62]_new_
.sym 30912 $abc$9738$new_n1263_
.sym 30913 $abc$9738$new_n1264_
.sym 30914 wb_mem_dat[14]
.sym 30915 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 30916 servant.wb_dbus_ack
.sym 30918 wb_mem_dat[15]
.sym 30919 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 30920 servant.wb_dbus_ack
.sym 30922 servant.mdu_rs1[30]
.sym 30923 wb_mem_rdt[14]
.sym 30924 servant.wb_timer_rdt[14]
.sym 30925 servant.mdu_rs1[31]
.sym 30930 servant.mdu_rs1[30]
.sym 30931 wb_mem_rdt[12]
.sym 30932 servant.wb_timer_rdt[12]
.sym 30933 servant.mdu_rs1[31]
.sym 30934 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30935 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[14]
.sym 30938 servant.mdu_rs1[30]
.sym 30939 wb_mem_rdt[13]
.sym 30940 servant.wb_timer_rdt[13]
.sym 30941 servant.mdu_rs1[31]
.sym 30942 wb_mem_dat[13]
.sym 30943 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 30944 servant.wb_dbus_ack
.sym 30946 servant.mdu_rs1[30]
.sym 30947 $abc$9738$ram.o_wb_rdt[15]_new_inv_
.sym 30948 servant.wb_timer_rdt[15]
.sym 30949 servant.mdu_rs1[31]
.sym 30954 wb_mem_dat[8]
.sym 30955 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 30956 servant.wb_dbus_ack
.sym 30962 wb_mem_dat[16]
.sym 30963 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 30964 servant.wb_dbus_ack
.sym 30966 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 30967 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[12]
.sym 30970 servant.mdu_rs1[30]
.sym 30971 wb_mem_rdt[7]
.sym 30972 servant.wb_timer_rdt[7]
.sym 30973 servant.mdu_rs1[31]
.sym 30979 servant.wb_timer_rdt[0]
.sym 30984 servant.wb_timer_rdt[1]
.sym 30988 servant.wb_timer_rdt[2]
.sym 30989 $auto$alumacc.cc:474:replace_alu$1799.C[2]
.sym 30992 servant.wb_timer_rdt[3]
.sym 30993 $auto$alumacc.cc:474:replace_alu$1799.C[3]
.sym 30996 servant.wb_timer_rdt[4]
.sym 30997 $auto$alumacc.cc:474:replace_alu$1799.C[4]
.sym 31000 servant.wb_timer_rdt[5]
.sym 31001 $auto$alumacc.cc:474:replace_alu$1799.C[5]
.sym 31004 servant.wb_timer_rdt[6]
.sym 31005 $auto$alumacc.cc:474:replace_alu$1799.C[6]
.sym 31008 servant.wb_timer_rdt[7]
.sym 31009 $auto$alumacc.cc:474:replace_alu$1799.C[7]
.sym 31012 servant.wb_timer_rdt[8]
.sym 31013 $auto$alumacc.cc:474:replace_alu$1799.C[8]
.sym 31016 servant.wb_timer_rdt[9]
.sym 31017 $auto$alumacc.cc:474:replace_alu$1799.C[9]
.sym 31020 servant.wb_timer_rdt[10]
.sym 31021 $auto$alumacc.cc:474:replace_alu$1799.C[10]
.sym 31024 servant.wb_timer_rdt[11]
.sym 31025 $auto$alumacc.cc:474:replace_alu$1799.C[11]
.sym 31028 servant.wb_timer_rdt[12]
.sym 31029 $auto$alumacc.cc:474:replace_alu$1799.C[12]
.sym 31032 servant.wb_timer_rdt[13]
.sym 31033 $auto$alumacc.cc:474:replace_alu$1799.C[13]
.sym 31036 servant.wb_timer_rdt[14]
.sym 31037 $auto$alumacc.cc:474:replace_alu$1799.C[14]
.sym 31040 servant.wb_timer_rdt[15]
.sym 31041 $auto$alumacc.cc:474:replace_alu$1799.C[15]
.sym 31044 servant.wb_timer_rdt[16]
.sym 31045 $auto$alumacc.cc:474:replace_alu$1799.C[16]
.sym 31048 servant.wb_timer_rdt[17]
.sym 31049 $auto$alumacc.cc:474:replace_alu$1799.C[17]
.sym 31052 servant.wb_timer_rdt[18]
.sym 31053 $auto$alumacc.cc:474:replace_alu$1799.C[18]
.sym 31056 servant.wb_timer_rdt[19]
.sym 31057 $auto$alumacc.cc:474:replace_alu$1799.C[19]
.sym 31060 servant.wb_timer_rdt[20]
.sym 31061 $auto$alumacc.cc:474:replace_alu$1799.C[20]
.sym 31064 servant.wb_timer_rdt[21]
.sym 31065 $auto$alumacc.cc:474:replace_alu$1799.C[21]
.sym 31068 servant.wb_timer_rdt[22]
.sym 31069 $auto$alumacc.cc:474:replace_alu$1799.C[22]
.sym 31072 servant.wb_timer_rdt[23]
.sym 31073 $auto$alumacc.cc:474:replace_alu$1799.C[23]
.sym 31076 servant.wb_timer_rdt[24]
.sym 31077 $auto$alumacc.cc:474:replace_alu$1799.C[24]
.sym 31080 servant.wb_timer_rdt[25]
.sym 31081 $auto$alumacc.cc:474:replace_alu$1799.C[25]
.sym 31084 servant.wb_timer_rdt[26]
.sym 31085 $auto$alumacc.cc:474:replace_alu$1799.C[26]
.sym 31088 servant.wb_timer_rdt[27]
.sym 31089 $auto$alumacc.cc:474:replace_alu$1799.C[27]
.sym 31092 servant.wb_timer_rdt[28]
.sym 31093 $auto$alumacc.cc:474:replace_alu$1799.C[28]
.sym 31096 servant.wb_timer_rdt[29]
.sym 31097 $auto$alumacc.cc:474:replace_alu$1799.C[29]
.sym 31100 servant.wb_timer_rdt[30]
.sym 31101 $auto$alumacc.cc:474:replace_alu$1799.C[30]
.sym 31104 servant.wb_timer_rdt[31]
.sym 31105 $auto$alumacc.cc:474:replace_alu$1799.C[31]
.sym 31110 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[0]
.sym 31111 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31112 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31113 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[0]
.sym 31114 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[16]_new_
.sym 31115 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[80]_new_
.sym 31116 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6156[1]_new_inv_
.sym 31117 $abc$9738$new_n1483_
.sym 31118 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31119 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[7]
.sym 31120 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31121 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[7]
.sym 31122 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31123 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[2]
.sym 31126 servant.mdu_rs1[30]
.sym 31127 wb_mem_rdt[30]
.sym 31128 servant.wb_timer_rdt[30]
.sym 31129 servant.mdu_rs1[31]
.sym 31130 wb_mem_dat[31]
.sym 31131 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 31132 servant.wb_dbus_ack
.sym 31134 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31135 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[5]
.sym 31136 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31137 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 31138 servant.cpu.cpu.immdec.imm30_25[5]
.sym 31139 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 31140 servant.wb_ibus_ack
.sym 31142 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31143 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[0]
.sym 31146 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31147 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[5]
.sym 31148 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[5]_new_inv_
.sym 31150 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[0]
.sym 31151 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31152 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[0]_new_inv_
.sym 31154 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[21]_new_
.sym 31155 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[85]_new_
.sym 31156 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6626[1]_new_inv_
.sym 31157 $abc$9738$new_n1276_
.sym 31158 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[8]
.sym 31159 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31160 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[8]_new_inv_
.sym 31162 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[24]_new_
.sym 31163 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[72]_new_
.sym 31164 $abc$9738$new_n1429_
.sym 31165 $abc$9738$new_n1430_
.sym 31166 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31167 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[7]
.sym 31170 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[11]
.sym 31171 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31172 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[11]_new_inv_
.sym 31174 $abc$9738$auto$memory_bram.cc:922:replace_cell$1962[5]
.sym 31175 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31176 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31177 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[5]
.sym 31178 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[25]_new_
.sym 31179 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[73]_new_
.sym 31180 $abc$9738$new_n1436_
.sym 31181 $abc$9738$new_n1437_
.sym 31182 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 31183 $abc$9738$new_n1682_
.sym 31186 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31187 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[9]
.sym 31190 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[9]
.sym 31191 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31192 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[9]_new_inv_
.sym 31194 servant.cpu.cpu.state.misalign_trap_sync
.sym 31195 servant.cpu.cpu.csr.mcause3_0[1]
.sym 31196 $abc$9738$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$378_Y_new_inv_
.sym 31198 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[27]_new_
.sym 31199 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[75]_new_
.sym 31200 $abc$9738$new_n1444_
.sym 31201 $abc$9738$new_n1445_
.sym 31202 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[22]_new_
.sym 31203 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.B_AND_S[54]_new_
.sym 31204 $abc$9738$new_n1281_
.sym 31205 $abc$9738$new_n1282_
.sym 31206 $abc$9738$techmap$auto$memory_bram.cc:983:replace_cell$2010.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3219_Y_new_inv_
.sym 31207 $abc$9738$auto$memory_bram.cc:922:replace_cell$2001[6]
.sym 31208 $abc$9738$auto$memory_bram.cc:983:replace_cell$2010.Y_B[6]_new_inv_
.sym 31210 $abc$9738$auto$memory_bram.cc:922:replace_cell$1988[6]
.sym 31211 $abc$9738$auto$memory_bram.cc:960:replace_cell$1898
.sym 31212 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31213 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[6]
.sym 31214 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31215 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[6]
.sym 31218 servant.mdu_rs1[30]
.sym 31219 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 31220 servant.wb_timer_rdt[25]
.sym 31221 servant.mdu_rs1[31]
.sym 31222 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31223 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[3]
.sym 31226 wb_mem_rdt[22]
.sym 31230 wb_mem_rdt[26]
.sym 31234 servant.cpu.rf_ram_if.rcnt[0]
.sym 31242 servant.cpu.rdata[1]
.sym 31250 servant.mdu_rs1[30]
.sym 31251 wb_mem_rdt[22]
.sym 31252 servant.wb_timer_rdt[22]
.sym 31253 servant.mdu_rs1[31]
.sym 31266 $abc$9738$ram.we[1]_new_inv_
.sym 31267 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31270 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 31271 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[0]
.sym 31272 tx_to_ble.data_index[0]
.sym 31273 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31274 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31275 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[6]
.sym 31278 $abc$9738$ram.we[0]_new_inv_
.sym 31279 $abc$9738$ram.we[1]_new_inv_
.sym 31280 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31282 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 31283 $abc$9738$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$213_Y[2]
.sym 31284 tx_to_ble.data_index[2]
.sym 31285 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31287 $PACKER_VCC_NET
.sym 31288 tx_to_ble.data_index[0]
.sym 31290 $abc$9738$ram.we[0]_new_inv_
.sym 31291 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31294 tx_to_ble.data_index[0]
.sym 31295 tx_to_ble.data_index[1]
.sym 31296 tx_to_ble.data_index[2]
.sym 31298 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31299 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[1]
.sym 31302 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[0]_new_inv_
.sym 31303 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 31306 $abc$9738$techmap\tx_to_ble.$procmux$1224_Y[2]_new_inv_
.sym 31307 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 31310 tx_to_ble.state[0]
.sym 31311 tx_to_ble.state[1]
.sym 31314 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[22]_new_
.sym 31315 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[70]_new_
.sym 31316 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$6268[1]_new_inv_
.sym 31317 $abc$9738$new_n1240_
.sym 31318 tx_to_ble.state[1]
.sym 31319 tx_to_ble.state[0]
.sym 31320 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31322 tx_to_ble.state[0]
.sym 31326 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31327 tx_to_ble.data_index[0]
.sym 31328 tx_to_ble.data_index[1]
.sym 31329 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4067_new_
.sym 31330 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[13]
.sym 31331 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31332 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31333 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[13]
.sym 31334 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31335 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[8]
.sym 31338 $abc$9738$ram.we[0]_new_inv_
.sym 31339 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 31342 $abc$9738$ram.we[1]_new_inv_
.sym 31343 $abc$9738$auto$rtlil.cc:1874:Eq$1881
.sym 31346 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[0]
.sym 31347 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31348 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31349 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[0]
.sym 31350 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31351 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[6]
.sym 31354 tx_to_ble.state[0]
.sym 31355 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31356 tx_to_ble.state[1]
.sym 31358 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[3]
.sym 31359 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31360 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31361 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[3]
.sym 31362 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31363 $abc$9738$auto$memory_bram.cc:922:replace_cell$1845[10]
.sym 31366 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31367 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[10]
.sym 31370 tx_to_ble.state[1]
.sym 31374 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[1]
.sym 31375 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31376 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31377 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[1]
.sym 31378 $abc$9738$techmap\rx_from_ble.$procmux$1154_Y[1]_new_
.sym 31379 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 31380 rx_from_ble.state[0]
.sym 31381 rx_from_ble.state[1]
.sym 31382 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[17]_new_
.sym 31383 $abc$9738$auto$memory_bram.cc:983:replace_cell$2011.B_AND_S[49]_new_
.sym 31384 $abc$9738$new_n1209_
.sym 31385 $abc$9738$new_n1210_
.sym 31386 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[12]
.sym 31387 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31388 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31389 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[12]
.sym 31390 rx_from_ble.state[0]
.sym 31391 rx_from_ble.state[1]
.sym 31394 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31395 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[10]
.sym 31396 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31397 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[10]
.sym 31398 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31399 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[9]
.sym 31400 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31401 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[9]
.sym 31402 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31403 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[6]
.sym 31404 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31405 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[6]
.sym 31406 $abc$9738$ram.we[0]_new_inv_
.sym 31407 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 31410 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[15]
.sym 31411 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31412 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31413 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[15]
.sym 31414 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31415 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[9]
.sym 31418 $abc$9738$auto$memory_bram.cc:922:replace_cell$1884[14]
.sym 31419 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31420 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31421 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[14]
.sym 31422 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31423 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[11]
.sym 31424 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31425 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[11]
.sym 31426 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31427 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[1]
.sym 31430 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31431 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[8]
.sym 31432 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31433 $abc$9738$auto$memory_bram.cc:922:replace_cell$1858[8]
.sym 31434 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31435 wb_mem_dat[10]
.sym 31438 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31439 wb_mem_dat[13]
.sym 31442 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31443 wb_mem_dat[14]
.sym 31446 $abc$9738$ram.we[1]_new_inv_
.sym 31447 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 31450 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31451 wb_mem_dat[15]
.sym 31454 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31455 wb_mem_dat[8]
.sym 31458 servant.wb_timer_rdt[0]
.sym 31459 servant.timer.mtimecmp[0]
.sym 31460 servant.wb_timer_rdt[5]
.sym 31461 servant.timer.mtimecmp[5]
.sym 31462 dat[5]
.sym 31466 $abc$9738$ram.we[0]_new_inv_
.sym 31467 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 31470 dat[3]
.sym 31474 $abc$9738$ram.we[1]_new_inv_
.sym 31475 $abc$9738$auto$rtlil.cc:1874:Eq$1868
.sym 31478 dat[0]
.sym 31482 $abc$9738$auto$memory_bram.cc:960:replace_cell$1872
.sym 31483 $abc$9738$auto$memory_bram.cc:922:replace_cell$1871[15]
.sym 31486 servant.timer.mtimecmp[5]
.sym 31490 servant.timer.mtimecmp[1]
.sym 31494 servant.wb_timer_rdt[1]
.sym 31495 servant.timer.mtimecmp[1]
.sym 31496 servant.wb_timer_rdt[15]
.sym 31497 servant.timer.mtimecmp[15]
.sym 31498 dat[1]
.sym 31502 dat[4]
.sym 31506 dat[2]
.sym 31510 servant.wb_timer_rdt[2]
.sym 31511 servant.timer.mtimecmp[2]
.sym 31514 wb_mem_dat[15]
.sym 31518 servant.timer.mtimecmp[2]
.sym 31522 wb_mem_dat[12]
.sym 31526 servant.timer.mtimecmp[6]
.sym 31530 servant.timer.mtimecmp[12]
.sym 31534 wb_mem_dat[9]
.sym 31538 wb_mem_dat[10]
.sym 31542 servant.timer.mtimecmp[4]
.sym 31543 servant.wb_timer_rdt[4]
.sym 31546 servant.timer.mtimecmp[9]
.sym 31550 servant.timer.mtimecmp[15]
.sym 31554 $abc$9738$ram.we[2]_new_inv_
.sym 31555 $abc$9738$ram.we[3]_new_inv_
.sym 31556 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 31558 $abc$9738$new_n1047_
.sym 31559 servant.wb_timer_rdt[20]
.sym 31560 servant.timer.mtimecmp[20]
.sym 31561 $abc$9738$auto$alumacc.cc:490:replace_alu$1740[2]_new_
.sym 31562 wb_mem_dat[11]
.sym 31566 servant.wb_timer_rdt[6]
.sym 31567 servant.timer.mtimecmp[6]
.sym 31568 servant.wb_timer_rdt[18]
.sym 31569 servant.timer.mtimecmp[18]
.sym 31570 servant.timer.mtimecmp[20]
.sym 31574 servant.timer.mtimecmp[11]
.sym 31575 servant.wb_timer_rdt[11]
.sym 31576 servant.wb_timer_rdt[12]
.sym 31577 servant.timer.mtimecmp[12]
.sym 31578 servant.timer.mtimecmp[18]
.sym 31582 dat[6]
.sym 31586 wb_mem_dat[31]
.sym 31593 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[5]
.sym 31594 $abc$9738$auto$memory_bram.cc:960:replace_cell$1885
.sym 31595 $abc$9738$auto$memory_bram.cc:922:replace_cell$1975[0]
.sym 31596 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31597 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[0]
.sym 31598 $abc$9738$ram.we[2]_new_inv_
.sym 31599 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 31602 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31603 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[14]
.sym 31604 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31605 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[14]
.sym 31606 wb_mem_dat[18]
.sym 31610 $abc$9738$ram.we[3]_new_inv_
.sym 31611 $abc$9738$auto$rtlil.cc:1874:Eq$1829
.sym 31614 wb_mem_dat[20]
.sym 31618 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31619 wb_mem_dat[21]
.sym 31622 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31623 wb_mem_dat[28]
.sym 31626 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31627 wb_mem_dat[22]
.sym 31630 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31631 wb_mem_dat[31]
.sym 31634 $abc$9738$ram.we[2]_new_inv_
.sym 31635 $abc$9738$ram.we[3]_new_inv_
.sym 31636 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31638 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31639 wb_mem_dat[25]
.sym 31642 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31643 wb_mem_dat[27]
.sym 31646 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31647 wb_mem_dat[30]
.sym 31650 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31651 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[8]
.sym 31654 $abc$9738$ram.we[2]_new_inv_
.sym 31655 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31658 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31659 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[12]
.sym 31662 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31663 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[4]
.sym 31666 $abc$9738$ram.we[3]_new_inv_
.sym 31667 $abc$9738$auto$rtlil.cc:1874:Eq$1842
.sym 31670 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31671 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[1]
.sym 31674 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31675 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[5]
.sym 31678 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31679 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[10]
.sym 31682 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31683 wb_mem_dat[29]
.sym 31686 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31687 wb_mem_dat[26]
.sym 31690 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31691 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[8]
.sym 31692 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31693 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[8]
.sym 31694 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31695 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[11]
.sym 31696 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31697 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[11]
.sym 31698 servant.cpu.cpu.immdec.imm30_25[4]
.sym 31699 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 31700 servant.wb_ibus_ack
.sym 31702 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31703 wb_mem_dat[23]
.sym 31706 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 31707 wb_mem_dat[19]
.sym 31710 $abc$9738$auto$memory_bram.cc:960:replace_cell$1846
.sym 31711 $abc$9738$auto$memory_bram.cc:922:replace_cell$1936[11]
.sym 31714 servant.cpu.cpu.immdec.imm30_25[2]
.sym 31715 wb_mem_rdt[26]
.sym 31716 servant.wb_ibus_ack
.sym 31718 $abc$9738$ram.we[3]_new_inv_
.sym 31719 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 31722 servant.cpu.cpu.immdec.imm30_25[3]
.sym 31723 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 31724 servant.wb_ibus_ack
.sym 31726 servant.cpu.cpu.immdec.imm30_25[1]
.sym 31727 $abc$9738$ram.o_wb_rdt[25]_new_inv_
.sym 31728 servant.wb_ibus_ack
.sym 31730 $abc$9738$ram.we[2]_new_inv_
.sym 31731 $abc$9738$ram.we[3]_new_inv_
.sym 31732 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 31734 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31735 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[9]
.sym 31736 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31737 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[9]
.sym 31738 $abc$9738$ram.we[2]_new_inv_
.sym 31739 $abc$9738$auto$rtlil.cc:1874:Eq$1855
.sym 31742 $abc$9738$auto$memory_bram.cc:960:replace_cell$1859
.sym 31743 $abc$9738$auto$memory_bram.cc:922:replace_cell$1949[3]
.sym 31744 $abc$9738$auto$memory_bram.cc:960:replace_cell$1833
.sym 31745 $abc$9738$auto$memory_bram.cc:922:replace_cell$1923[3]
.sym 31762 wb_mem_dat[23]
.sym 31763 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 31764 servant.wb_dbus_ack
.sym 31774 wb_mem_dat[26]
.sym 31775 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 31776 servant.wb_dbus_ack
.sym 31778 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31779 tx_to_ble.clock_count[1]
.sym 31798 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 31799 tx_to_ble.clock_count[0]
.sym 31800 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31811 tx_to_ble.clock_count[0]
.sym 31815 tx_to_ble.clock_count[1]
.sym 31819 tx_to_ble.clock_count[2]
.sym 31823 tx_to_ble.clock_count[3]
.sym 31824 $PACKER_VCC_NET
.sym 31827 tx_to_ble.clock_count[4]
.sym 31828 $PACKER_VCC_NET
.sym 31831 tx_to_ble.clock_count[5]
.sym 31835 tx_to_ble.clock_count[6]
.sym 31839 $PACKER_VCC_NET
.sym 31841 $nextpnr_ICESTORM_LC_13$I3
.sym 31842 $abc$9738$techmap\tx_to_ble.$procmux$1197_Y[0]_new_
.sym 31843 tx_to_ble.state[1]
.sym 31844 tx_to_ble.state[0]
.sym 31845 $nextpnr_ICESTORM_LC_13$COUT
.sym 31850 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 31851 tx_to_ble.state[0]
.sym 31852 tx_to_ble.state[1]
.sym 31866 tx_to_ble.state[0]
.sym 31867 tx_to_ble.state[1]
.sym 31874 rx_from_ble.clock_count[6]
.sym 31875 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3689[0]_new_inv_
.sym 31876 rx_from_ble.clock_count[4]
.sym 31877 rx_from_ble.clock_count[5]
.sym 31878 rx_from_ble.clock_count[2]
.sym 31879 rx_from_ble.clock_count[3]
.sym 31880 rx_from_ble.clock_count[0]
.sym 31881 rx_from_ble.clock_count[1]
.sym 31882 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 31883 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 31889 rx_from_ble.state[1]
.sym 31890 $abc$9738$new_n962_
.sym 31891 $abc$9738$new_n959_
.sym 31892 tx_to_ble.state[0]
.sym 31893 tx_to_ble.state[1]
.sym 31898 $abc$9738$auto$rtlil.cc:1969:NotGate$9474
.sym 31899 tx_active
.sym 31900 $abc$9738$techmap$techmap\tx_to_ble.$procmux$1194.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3621_Y_new_inv_
.sym 31902 $abc$9738$auto$ice40_ffinit.cc:141:execute$9420
.sym 31907 rx_from_ble.clock_count[0]
.sym 31911 rx_from_ble.clock_count[1]
.sym 31915 rx_from_ble.clock_count[2]
.sym 31919 rx_from_ble.clock_count[3]
.sym 31920 $PACKER_VCC_NET
.sym 31923 rx_from_ble.clock_count[4]
.sym 31924 $PACKER_VCC_NET
.sym 31927 rx_from_ble.clock_count[5]
.sym 31931 rx_from_ble.clock_count[6]
.sym 31937 $nextpnr_ICESTORM_LC_1$I3
.sym 31943 $PACKER_VCC_NET
.sym 31944 servant.wb_timer_rdt[0]
.sym 31949 $abc$9738$techmap$techmap2036\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$2017_Y
.sym 31978 servant.timer.mtimecmp[0]
.sym 31982 dat[7]
.sym 31986 servant.timer.mtimecmp[3]
.sym 31990 servant.wb_timer_rdt[3]
.sym 31991 servant.timer.mtimecmp[3]
.sym 31992 servant.wb_timer_rdt[7]
.sym 31993 servant.timer.mtimecmp[7]
.sym 31994 servant.timer.mtimecmp[7]
.sym 32003 servant.wb_timer_rdt[0]
.sym 32004 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[0]
.sym 32007 servant.wb_timer_rdt[1]
.sym 32008 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[1]
.sym 32011 servant.wb_timer_rdt[2]
.sym 32012 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[2]
.sym 32015 servant.wb_timer_rdt[3]
.sym 32016 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[3]
.sym 32019 servant.wb_timer_rdt[4]
.sym 32020 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[4]
.sym 32023 servant.wb_timer_rdt[5]
.sym 32024 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[5]
.sym 32027 servant.wb_timer_rdt[6]
.sym 32028 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[6]
.sym 32031 servant.wb_timer_rdt[7]
.sym 32032 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[7]
.sym 32035 servant.wb_timer_rdt[8]
.sym 32036 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[8]
.sym 32039 servant.wb_timer_rdt[9]
.sym 32040 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[9]
.sym 32043 servant.wb_timer_rdt[10]
.sym 32044 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[10]
.sym 32047 servant.wb_timer_rdt[11]
.sym 32048 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[11]
.sym 32051 servant.wb_timer_rdt[12]
.sym 32052 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[12]
.sym 32055 servant.wb_timer_rdt[13]
.sym 32056 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[13]
.sym 32059 servant.wb_timer_rdt[14]
.sym 32060 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[14]
.sym 32063 servant.wb_timer_rdt[15]
.sym 32064 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[15]
.sym 32067 servant.wb_timer_rdt[16]
.sym 32068 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[16]
.sym 32071 servant.wb_timer_rdt[17]
.sym 32072 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[17]
.sym 32075 servant.wb_timer_rdt[18]
.sym 32076 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[18]
.sym 32079 servant.wb_timer_rdt[19]
.sym 32080 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[19]
.sym 32083 servant.wb_timer_rdt[20]
.sym 32084 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[20]
.sym 32087 servant.wb_timer_rdt[21]
.sym 32088 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[21]
.sym 32091 servant.wb_timer_rdt[22]
.sym 32092 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[22]
.sym 32095 servant.wb_timer_rdt[23]
.sym 32096 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[23]
.sym 32099 servant.wb_timer_rdt[24]
.sym 32100 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[24]
.sym 32103 servant.wb_timer_rdt[25]
.sym 32104 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[25]
.sym 32107 servant.wb_timer_rdt[26]
.sym 32108 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[26]
.sym 32111 servant.wb_timer_rdt[27]
.sym 32112 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[27]
.sym 32115 servant.wb_timer_rdt[28]
.sym 32116 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[28]
.sym 32119 servant.wb_timer_rdt[29]
.sym 32120 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[29]
.sym 32123 servant.wb_timer_rdt[30]
.sym 32124 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[30]
.sym 32127 servant.wb_timer_rdt[31]
.sym 32128 $abc$9738$auto$alumacc.cc:474:replace_alu$1739.BB[31]
.sym 32130 $abc$9738$new_n1766_
.sym 32131 $abc$9738$new_n1040_
.sym 32132 $abc$9738$new_n1045_
.sym 32133 $abc$9738$auto$alumacc.cc:491:replace_alu$1741[31]
.sym 32134 servant.timer.mtimecmp[21]
.sym 32138 servant.wb_timer_rdt[16]
.sym 32139 servant.timer.mtimecmp[16]
.sym 32140 servant.wb_timer_rdt[21]
.sym 32141 servant.timer.mtimecmp[21]
.sym 32142 servant.timer.mtimecmp[28]
.sym 32146 servant.timer.mtimecmp[27]
.sym 32150 servant.wb_timer_rdt[9]
.sym 32151 servant.timer.mtimecmp[9]
.sym 32152 $abc$9738$new_n1765_
.sym 32153 $abc$9738$new_n1022_
.sym 32154 $abc$9738$and$src/servant_1.2.1/service/service.v:186$113_Y_new_
.sym 32155 wb_mem_dat[17]
.sym 32158 servant.timer.mtimecmp[16]
.sym 32162 servant.mdu_rs1[30]
.sym 32163 $abc$9738$ram.o_wb_rdt[28]_new_inv_
.sym 32164 servant.wb_timer_rdt[28]
.sym 32165 servant.mdu_rs1[31]
.sym 32166 servant.wb_timer_rdt[28]
.sym 32167 servant.timer.mtimecmp[28]
.sym 32168 servant.wb_timer_rdt[29]
.sym 32169 servant.timer.mtimecmp[29]
.sym 32170 servant.timer.mtimecmp[29]
.sym 32174 wb_mem_dat[29]
.sym 32178 wb_mem_dat[16]
.sym 32182 wb_mem_dat[28]
.sym 32186 $abc$9738$new_n1763_
.sym 32187 $abc$9738$new_n1764_
.sym 32188 $abc$9738$new_n1038_
.sym 32189 $abc$9738$auto$simplemap.cc:127:simplemap_reduce$3972[1]_new_
.sym 32190 servant.mdu_rs1[30]
.sym 32191 $abc$9738$ram.o_wb_rdt[29]_new_inv_
.sym 32192 servant.wb_timer_rdt[29]
.sym 32193 servant.mdu_rs1[31]
.sym 32194 servant.mdu_rs1[30]
.sym 32195 $abc$9738$ram.o_wb_rdt[16]_new_inv_
.sym 32196 servant.wb_timer_rdt[16]
.sym 32197 servant.mdu_rs1[31]
.sym 32198 wb_mem_dat[20]
.sym 32199 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 32200 servant.wb_dbus_ack
.sym 32202 wb_mem_dat[21]
.sym 32203 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 32204 servant.wb_dbus_ack
.sym 32206 servant.mdu_rs1[30]
.sym 32207 wb_mem_rdt[20]
.sym 32208 servant.wb_timer_rdt[20]
.sym 32209 servant.mdu_rs1[31]
.sym 32210 servant.timer.mtimecmp[27]
.sym 32211 servant.wb_timer_rdt[27]
.sym 32212 servant.wb_timer_rdt[22]
.sym 32213 servant.timer.mtimecmp[22]
.sym 32214 wb_mem_dat[17]
.sym 32215 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 32216 servant.wb_dbus_ack
.sym 32218 wb_mem_dat[18]
.sym 32219 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 32220 servant.wb_dbus_ack
.sym 32222 servant.mdu_rs1[30]
.sym 32223 wb_mem_rdt[21]
.sym 32224 servant.wb_timer_rdt[21]
.sym 32225 servant.mdu_rs1[31]
.sym 32226 servant.wb_timer_rdt[17]
.sym 32227 servant.timer.mtimecmp[17]
.sym 32228 servant.wb_timer_rdt[25]
.sym 32229 servant.timer.mtimecmp[25]
.sym 32230 servant.mdu_rs1[30]
.sym 32231 $abc$9738$ram.o_wb_rdt[17]_new_inv_
.sym 32232 servant.wb_timer_rdt[17]
.sym 32233 servant.mdu_rs1[31]
.sym 32234 servant.timer.mtimecmp[25]
.sym 32238 servant.mdu_rs1[30]
.sym 32239 $abc$9738$ram.o_wb_rdt[19]_new_inv_
.sym 32240 servant.wb_timer_rdt[19]
.sym 32241 servant.mdu_rs1[31]
.sym 32242 wb_mem_dat[25]
.sym 32246 servant.timer.mtimecmp[22]
.sym 32250 servant.timer.mtimecmp[17]
.sym 32254 wb_mem_dat[17]
.sym 32294 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32295 $abc$9738$auto$wreduce.cc:455:run$1674[0]
.sym 32299 $PACKER_VCC_NET
.sym 32300 tx_to_ble.clock_count[0]
.sym 32302 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32303 $abc$9738$auto$wreduce.cc:455:run$1674[6]
.sym 32310 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32311 $abc$9738$auto$wreduce.cc:455:run$1674[2]
.sym 32314 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32315 $abc$9738$auto$wreduce.cc:455:run$1674[3]
.sym 32318 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32319 $abc$9738$auto$wreduce.cc:455:run$1674[5]
.sym 32323 tx_to_ble.clock_count[0]
.sym 32328 tx_to_ble.clock_count[1]
.sym 32332 tx_to_ble.clock_count[2]
.sym 32333 $auto$alumacc.cc:474:replace_alu$1793.C[2]
.sym 32336 tx_to_ble.clock_count[3]
.sym 32337 $auto$alumacc.cc:474:replace_alu$1793.C[3]
.sym 32340 tx_to_ble.clock_count[4]
.sym 32341 $auto$alumacc.cc:474:replace_alu$1793.C[4]
.sym 32344 tx_to_ble.clock_count[5]
.sym 32345 $auto$alumacc.cc:474:replace_alu$1793.C[5]
.sym 32348 tx_to_ble.clock_count[6]
.sym 32349 $auto$alumacc.cc:474:replace_alu$1793.C[6]
.sym 32350 $abc$9738$auto$alumacc.cc:491:replace_alu$1736[6]
.sym 32351 $abc$9738$auto$wreduce.cc:455:run$1674[4]
.sym 32354 i_data$SB_IO_IN
.sym 32358 $auto$ice40_ffinit.cc:140:execute$9391
.sym 32362 rx_from_ble.state[1]
.sym 32363 rx_from_ble.state[0]
.sym 32366 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 32367 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 32368 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 32370 $abc$9738$auto$ice40_ffinit.cc:141:execute$9392
.sym 32371 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32372 rx_from_ble.state[1]
.sym 32373 rx_from_ble.state[0]
.sym 32378 $abc$9738$new_n1618_
.sym 32379 $abc$9738$new_n1620_
.sym 32380 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 32381 $abc$9738$auto$simplemap.cc:309:simplemap_lut$4085_new_
.sym 32386 $abc$9738$new_n1077_
.sym 32387 $abc$9738$auto$wreduce.cc:455:run$1670[4]
.sym 32388 $abc$9738$new_n1082_
.sym 32390 $abc$9738$new_n1077_
.sym 32391 $abc$9738$auto$wreduce.cc:455:run$1670[0]
.sym 32392 $abc$9738$new_n1082_
.sym 32394 $abc$9738$new_n1082_
.sym 32395 $abc$9738$new_n1077_
.sym 32396 rx_from_ble.clock_count[0]
.sym 32397 rx_from_ble.clock_count[1]
.sym 32398 $abc$9738$new_n1077_
.sym 32399 $abc$9738$auto$wreduce.cc:455:run$1670[3]
.sym 32402 $abc$9738$auto$simplemap.cc:256:simplemap_eqne$3683_new_inv_
.sym 32403 rx_from_ble.state[0]
.sym 32404 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32405 rx_from_ble.state[1]
.sym 32406 $abc$9738$new_n1077_
.sym 32407 $abc$9738$auto$wreduce.cc:455:run$1670[5]
.sym 32408 $abc$9738$new_n1082_
.sym 32411 $PACKER_VCC_NET
.sym 32412 rx_from_ble.clock_count[0]
.sym 32414 $abc$9738$new_n1077_
.sym 32415 $abc$9738$auto$wreduce.cc:455:run$1670[6]
.sym 32419 rx_from_ble.clock_count[0]
.sym 32424 rx_from_ble.clock_count[1]
.sym 32428 rx_from_ble.clock_count[2]
.sym 32429 $auto$alumacc.cc:474:replace_alu$1766.C[2]
.sym 32432 rx_from_ble.clock_count[3]
.sym 32433 $auto$alumacc.cc:474:replace_alu$1766.C[3]
.sym 32436 rx_from_ble.clock_count[4]
.sym 32437 $auto$alumacc.cc:474:replace_alu$1766.C[4]
.sym 32440 rx_from_ble.clock_count[5]
.sym 32441 $auto$alumacc.cc:474:replace_alu$1766.C[5]
.sym 32444 rx_from_ble.clock_count[6]
.sym 32445 $auto$alumacc.cc:474:replace_alu$1766.C[6]
.sym 32446 $abc$9738$new_n1077_
.sym 32447 $abc$9738$auto$wreduce.cc:455:run$1670[2]
.sym 32450 wb_mem_dat[13]
.sym 32454 rx_from_ble.data_index[0]
.sym 32455 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32456 rx_from_ble.data_index[1]
.sym 32457 rx_from_ble.data_index[2]
.sym 32466 $abc$9738$techmap\rx_from_ble.$procmux$1147_Y[0]_new_
.sym 32467 rx_from_ble.state[0]
.sym 32468 rx_from_ble.state[1]
.sym 32470 wb_mem_dat[14]
.sym 32483 rx_from_ble.data_index[0]
.sym 32488 rx_from_ble.data_index[1]
.sym 32492 rx_from_ble.data_index[2]
.sym 32493 $auto$alumacc.cc:474:replace_alu$1769.C[2]
.sym 32495 $PACKER_VCC_NET
.sym 32496 rx_from_ble.data_index[0]
.sym 32498 rx_from_ble.data_index[0]
.sym 32499 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32500 rx_from_ble.data_index[1]
.sym 32502 rx_from_ble.data_index[2]
.sym 32503 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[2]
.sym 32504 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32505 $abc$9738$new_n1618_
.sym 32506 rx_from_ble.state[0]
.sym 32507 $abc$9738$techmap\rx_from_ble.$procmux$1166_Y[1]_new_
.sym 32508 rx_from_ble.state[1]
.sym 32510 $abc$9738$techmap\rx_from_ble.$add$src/servant_1.2.1/service/uart_rx.v:97$231_Y[0]
.sym 32511 rx_from_ble.data_index[0]
.sym 32512 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32513 $abc$9738$new_n1618_
.sym 32522 rx_from_ble.state[0]
.sym 32530 rx_from_ble.state[0]
.sym 32531 rx_from_ble.state[1]
.sym 32538 $abc$9738$auto$alumacc.cc:491:replace_alu$1754[6]
.sym 32539 rx_done
.sym 32540 rx_from_ble.state[1]
.sym 32541 rx_from_ble.state[0]
.sym 32542 servant.timer.mtimecmp[4]
.sym 32546 $abc$9738$new_n1042_
.sym 32547 $abc$9738$new_n1043_
.sym 32548 servant.wb_timer_rdt[14]
.sym 32549 servant.timer.mtimecmp[14]
.sym 32550 servant.timer.mtimecmp[10]
.sym 32554 servant.timer.mtimecmp[14]
.sym 32558 servant.timer.mtimecmp[13]
.sym 32559 servant.wb_timer_rdt[13]
.sym 32562 servant.timer.mtimecmp[10]
.sym 32563 servant.wb_timer_rdt[10]
.sym 32564 $abc$9738$new_n1041_
.sym 32565 $abc$9738$new_n1044_
.sym 32566 servant.timer.mtimecmp[13]
.sym 32570 servant.wb_timer_rdt[4]
.sym 32571 servant.timer.mtimecmp[4]
.sym 32574 clock_gen.pll.rst_reg[1]
.sym 32578 servant.wb_timer_rdt[8]
.sym 32579 servant.timer.mtimecmp[8]
.sym 32580 servant.wb_timer_rdt[19]
.sym 32581 servant.timer.mtimecmp[19]
.sym 32586 wb_mem_dat[8]
.sym 32590 servant.timer.mtimecmp[19]
.sym 32594 servant.timer.mtimecmp[8]
.sym 32598 wb_mem_dat[19]
.sym 32602 servant.timer.mtimecmp[11]
.sym 32603 servant.wb_timer_rdt[11]
.sym 32604 $abc$9738$new_n1049_
.sym 32605 $abc$9738$new_n1046_
.sym 32606 servant.timer.mtimecmp[11]
.sym 32610 servant.wb_timer_rdt[23]
.sym 32611 servant.timer.mtimecmp[23]
.sym 32612 servant.wb_timer_rdt[24]
.sym 32613 servant.timer.mtimecmp[24]
.sym 32614 servant.timer.mtimecmp[31]
.sym 32615 servant.wb_timer_rdt[31]
.sym 32618 servant.timer.mtimecmp[24]
.sym 32622 servant.timer.mtimecmp[23]
.sym 32626 $abc$9738$new_n1023_
.sym 32627 $abc$9738$new_n1027_
.sym 32628 $abc$9738$new_n1032_
.sym 32629 $abc$9738$new_n1033_
.sym 32630 servant.timer.mtimecmp[31]
.sym 32634 servant.wb_timer_rdt[31]
.sym 32635 servant.timer.mtimecmp[31]
.sym 32636 servant.timer.mtimecmp[10]
.sym 32637 servant.wb_timer_rdt[10]
.sym 32638 $abc$9738$new_n1028_
.sym 32639 $abc$9738$new_n1029_
.sym 32640 $abc$9738$new_n1030_
.sym 32641 $abc$9738$new_n1031_
.sym 32642 servant.timer.mtimecmp[30]
.sym 32646 wb_mem_dat[23]
.sym 32650 servant.wb_timer_rdt[27]
.sym 32651 servant.timer.mtimecmp[27]
.sym 32652 servant.wb_timer_rdt[13]
.sym 32653 servant.timer.mtimecmp[13]
.sym 32654 servant.wb_timer_rdt[26]
.sym 32655 servant.timer.mtimecmp[26]
.sym 32656 $abc$9738$new_n1025_
.sym 32658 servant.wb_timer_rdt[30]
.sym 32659 servant.timer.mtimecmp[30]
.sym 32660 $abc$9738$new_n1024_
.sym 32661 $abc$9738$new_n1026_
.sym 32662 wb_mem_dat[24]
.sym 32666 wb_mem_dat[30]
.sym 32670 wb_mem_dat[21]
.sym 32674 servant.mdu_rs1[30]
.sym 32675 $abc$9738$ram.o_wb_rdt[24]_new_inv_
.sym 32676 servant.wb_timer_rdt[24]
.sym 32677 servant.mdu_rs1[31]
.sym 32678 wb_mem_dat[29]
.sym 32679 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 32680 servant.wb_dbus_ack
.sym 32682 wb_mem_dat[19]
.sym 32683 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 32684 servant.wb_dbus_ack
.sym 32686 servant.mdu_rs1[30]
.sym 32687 $abc$9738$ram.o_wb_rdt[18]_new_inv_
.sym 32688 servant.wb_timer_rdt[18]
.sym 32689 servant.mdu_rs1[31]
.sym 32690 wb_mem_dat[24]
.sym 32691 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 32692 servant.wb_dbus_ack
.sym 32694 servant.mdu_rs1[30]
.sym 32695 $abc$9738$ram.o_wb_rdt[23]_new_inv_
.sym 32696 servant.wb_timer_rdt[23]
.sym 32697 servant.mdu_rs1[31]
.sym 32698 wb_mem_dat[25]
.sym 32699 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 32700 servant.wb_dbus_ack
.sym 32702 wb_mem_dat[30]
.sym 32703 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 32704 servant.wb_dbus_ack
.sym 32706 servant.mdu_rs1[30]
.sym 32707 wb_mem_rdt[26]
.sym 32708 servant.wb_timer_rdt[26]
.sym 32709 servant.mdu_rs1[31]
.sym 32710 wb_mem_dat[22]
.sym 32711 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 32712 servant.wb_dbus_ack
.sym 32714 wb_mem_dat[27]
.sym 32715 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 32716 servant.wb_dbus_ack
.sym 32718 servant.timer.mtimecmp[26]
.sym 32722 wb_mem_dat[28]
.sym 32723 $abc$9738$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 32724 servant.wb_dbus_ack
.sym 32734 servant.mdu_rs1[30]
.sym 32735 $abc$9738$ram.o_wb_rdt[27]_new_inv_
.sym 32736 servant.wb_timer_rdt[27]
.sym 32737 servant.mdu_rs1[31]
.sym 32738 wb_mem_dat[26]
.sym 32754 wb_mem_dat[27]
.sym 32766 wb_mem_dat[22]
