
---------- Begin Simulation Statistics ----------
final_tick                               2171748197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702596                       # Number of bytes of host memory used
host_op_rate                                    61541                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38392.87                       # Real time elapsed on the host
host_tick_rate                               56566446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355120539                       # Number of instructions simulated
sim_ops                                    2362729444                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.171748                       # Number of seconds simulated
sim_ticks                                2171748197000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.367295                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292661280                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334978070                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19490309                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461628398                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39108995                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39685985                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          576990                       # Number of indirect misses.
system.cpu0.branchPred.lookups              587171083                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972443                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801851                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13757054                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555086220                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56027335                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       96892757                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225031486                       # Number of instructions committed
system.cpu0.commit.committedOps            2228838633                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4051082248                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550184                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283521                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2946084112     72.72%     72.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    655559181     16.18%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    168591930      4.16%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    162304263      4.01%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35797747      0.88%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11021410      0.27%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7207805      0.18%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8488465      0.21%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56027335      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4051082248                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169351                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151124317                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691585857                       # Number of loads committed
system.cpu0.commit.membars                    7608880                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608886      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238943210     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695387700     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264780551     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228838633                       # Class of committed instruction
system.cpu0.commit.refs                     960168279                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225031486                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228838633                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.949360                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.949360                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            705568060                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5756973                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291384840                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2361977848                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1724349560                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616738056                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13782247                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18509951                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10794014                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  587171083                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422758565                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2362390325                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5728660                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2390569228                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39031074                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135374                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1689325757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331770275                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551154                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4071231937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588121                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887943                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2389358170     58.69%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1245747405     30.60%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229303484      5.63%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167604776      4.12%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24354169      0.60%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7015223      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  230648      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612926      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4071231937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      266155604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13952676                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567272303                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531125                       # Inst execution rate
system.cpu0.iew.exec_refs                  1002186251                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275810342                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              577470366                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728580716                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810922                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6782595                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277611166                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2325691104                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726375909                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11007156                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2303696226                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3497944                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14840261                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13782247                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22472989                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       217530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34118211                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        61172                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25465                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8826580                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36994859                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9028744                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25465                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2000184                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11952492                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                956715748                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2286646441                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.891881                       # average fanout of values written-back
system.cpu0.iew.wb_producers                853276618                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527194                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2286819074                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2815817043                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1460353554                       # number of integer regfile writes
system.cpu0.ipc                              0.512989                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512989                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611940      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277658050     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332429      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802437      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734882990     31.75%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272415487     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2314703383                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5113300                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002209                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 841571     16.46%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3747284     73.29%     89.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               524443     10.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2312204691                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8706050537                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2286646391                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2422567518                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2314270847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2314703383                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420257                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       96852467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           298637                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           793                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42088867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4071231937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568551                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798170                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2375258266     58.34%     58.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1210120690     29.72%     88.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384030222      9.43%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79886615      1.96%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16849028      0.41%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2433642      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1592713      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             744284      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             316477      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4071231937                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533663                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39888009                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5324553                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728580716                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277611166                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4337387541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6112292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              627937044                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421488062                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26415770                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1740958344                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              30559611                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                55910                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2867403321                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2344925963                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1505270557                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1608904140                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22194579                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13782247                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79434146                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                83782490                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2867403277                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        216016                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8868                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52531359                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8822                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6320749188                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4671674286                       # The number of ROB writes
system.cpu0.timesIdled                       56304146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.439299                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17882071                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19137634                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1770937                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32491376                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            917089                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930141                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13052                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35695426                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48276                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1371115                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29521417                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3314127                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14911151                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130089053                       # Number of instructions committed
system.cpu1.commit.committedOps             133890811                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    681713966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.874572                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    626190605     91.86%     91.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27689303      4.06%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9106977      1.34%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8843649      1.30%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2019735      0.30%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       717446      0.11%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3547447      0.52%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       284677      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3314127      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    681713966                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457693                       # Number of function calls committed.
system.cpu1.commit.int_insts                125294668                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36893385                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77466654     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694962     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8125771      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133890811                       # Class of committed instruction
system.cpu1.commit.refs                      48820745                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130089053                       # Number of Instructions Simulated
system.cpu1.committedOps                    133890811                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.271357                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.271357                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            602991009                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417677                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17247347                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154635388                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21179276                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50169449                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1372723                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1121184                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8804553                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35695426                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21021431                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    660404638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148470                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155490873                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3545090                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052053                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22339826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18799160                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.226747                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         684517010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.680102                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               589534941     86.12%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54068037      7.90%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24916196      3.64%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10613523      1.55%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3440017      0.50%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1876363      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66204      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     896      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     833      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           684517010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1228815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1500419                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31548689                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210352                       # Inst execution rate
system.cpu1.iew.exec_refs                    52064374                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12334913                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              518104959                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40206979                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802248                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1098141                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12655660                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148786588                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39729461                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1445701                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144247807                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3693442                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7855825                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1372723                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15594593                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69615                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1076613                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29716                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1907                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4201                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3313594                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       728300                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1907                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       519769                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        980650                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82553075                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143127320                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851773                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70316447                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208718                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143171225                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179321508                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96260400                       # number of integer regfile writes
system.cpu1.ipc                              0.189704                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189704                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603383      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85584395     58.74%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43929734     30.15%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8575850      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145693508                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4271899                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029321                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 833713     19.52%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3059983     71.63%     91.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               378201      8.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142362010                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         980496456                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143127308                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163683968                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137380919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145693508                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14895776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           320557                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           256                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6289501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    684517010                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212841                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683737                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          596281688     87.11%     87.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56557458      8.26%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17984416      2.63%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6038529      0.88%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5315997      0.78%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             885024      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             987960      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             292741      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             173197      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      684517010                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212460                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23641257                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2273277                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40206979                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12655660                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       685745825                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3657744068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              560574642                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89339969                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24913794                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24513894                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4584858                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48044                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189887726                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152307027                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102407658                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53688115                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13915872                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1372723                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             44339934                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13067689                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189887714                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27702                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               620                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49409900                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   827201606                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300416267                       # The number of ROB writes
system.cpu1.timesIdled                          17449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8428028                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1511034                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10803741                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13750                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2790299                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12480315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24838008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       346630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122411689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7705047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244910748                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7821159                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7649943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5592499                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6765106                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              366                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4829129                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4829126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7649943                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37317062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37317062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1156580352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1156580352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12480388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12480388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12480388                       # Request fanout histogram
system.membus.respLayer1.occupancy        65658706227                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         50301348652                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    509358166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   643891879.176207                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       148500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1553315000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2168692048000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3056149000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356558338                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356558338                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356558338                       # number of overall hits
system.cpu0.icache.overall_hits::total      356558338                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66200226                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66200226                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66200226                       # number of overall misses
system.cpu0.icache.overall_misses::total     66200226                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 866049013498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 866049013498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 866049013498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 866049013498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422758564                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422758564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422758564                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422758564                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156591                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156591                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156591                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156591                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13082.266721                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13082.266721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13082.266721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13082.266721                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1924                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.539683                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62406963                       # number of writebacks
system.cpu0.icache.writebacks::total         62406963                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3793229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3793229                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3793229                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3793229                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62406997                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62406997                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62406997                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62406997                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 767463353499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 767463353499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 767463353499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 767463353499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147619                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147619                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147619                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147619                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12297.713244                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12297.713244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12297.713244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12297.713244                       # average overall mshr miss latency
system.cpu0.icache.replacements              62406963                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356558338                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356558338                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66200226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66200226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 866049013498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 866049013498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422758564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422758564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13082.266721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13082.266721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3793229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3793229                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62406997                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62406997                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 767463353499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 767463353499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12297.713244                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12297.713244                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418965111                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62406963                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.713435                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        907924123                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       907924123                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    864012794                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       864012794                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    864012794                       # number of overall hits
system.cpu0.dcache.overall_hits::total      864012794                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     83270621                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      83270621                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     83270621                       # number of overall misses
system.cpu0.dcache.overall_misses::total     83270621                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2151819557233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2151819557233                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2151819557233                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2151819557233                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947283415                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947283415                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947283415                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947283415                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087905                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087905                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087905                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087905                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25841.281491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25841.281491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25841.281491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25841.281491                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13150107                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1409742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           230471                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15991                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.057534                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.158464                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56312392                       # number of writebacks
system.cpu0.dcache.writebacks::total         56312392                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28419393                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28419393                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28419393                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28419393                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54851228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54851228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54851228                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54851228                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 976077485459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 976077485459                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 976077485459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 976077485459                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057904                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057904                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057904                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17794.997871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17794.997871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17794.997871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17794.997871                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56312392                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    614628033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      614628033                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     67880678                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     67880678                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1505350636000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1505350636000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682508711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682508711                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22176.423105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22176.423105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19152343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19152343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48728335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48728335                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 764108724500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 764108724500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15680.993912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15680.993912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249384761                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249384761                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15389943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15389943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 646468921233                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 646468921233                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264774704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264774704                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058125                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42005.933435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42005.933435                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9267050                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9267050                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6122893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6122893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 211968760959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 211968760959                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34619.053601                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34619.053601                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13085000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13085000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.463895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.463895                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4747.822932                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4747.822932                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1483500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1483500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        74175                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74175                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       640000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       640000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026083                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026083                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4183.006536                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4183.006536                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025912                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025912                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3210.526316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3210.526316                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333674                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333674                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468177                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 133531651000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 133531651000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801851                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801851                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386174                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386174                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90950.649002                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90950.649002                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468177                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 132063474000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 132063474000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386174                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386174                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89950.649002                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89950.649002                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995659                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922674130                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56319148                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.382956                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995659                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958513326                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958513326                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62253514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51895836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              765142                       # number of demand (read+write) hits
system.l2.demand_hits::total                114928224                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62253514                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51895836                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13732                       # number of overall hits
system.l2.overall_hits::.cpu1.data             765142                       # number of overall hits
system.l2.overall_hits::total               114928224                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            153482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4415304                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2939054                       # number of demand (read+write) misses
system.l2.demand_misses::total                7516911                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           153482                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4415304                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9071                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2939054                       # number of overall misses
system.l2.overall_misses::total               7516911                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13407014497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 445115881802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    885050993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 306777729887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     766185677179                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13407014497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 445115881802                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    885050993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 306777729887                       # number of overall miss cycles
system.l2.overall_miss_latency::total    766185677179                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62406996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56311140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3704196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122445135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62406996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56311140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3704196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122445135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.397799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.793439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061390                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.397799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.793439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061390                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87352.357260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100812.057743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97569.285966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104379.752766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101928.262444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87352.357260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100812.057743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97569.285966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104379.752766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101928.262444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             335735                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7217                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.520022                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3977292                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5592499                       # number of writebacks
system.l2.writebacks::total                   5592499                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          93157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              114593                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         93157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             114593                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       153432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4322147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2917721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7402318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       153432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4322147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2917721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5142247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12544565                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11871189997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 395067086398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    792418493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 275847143433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 683577838321                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11871189997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 395067086398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    792418493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 275847143433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 479457598431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1163035436752                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.395474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.787680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.395474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.787680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102450                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77371.017760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91405.286863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87870.757707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94541.987885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92346.456653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77371.017760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91405.286863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87870.757707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94541.987885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93238.928124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92712.297059                       # average overall mshr miss latency
system.l2.replacements                       20075333                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13400095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13400095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13400095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13400095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108753408                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108753408                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108753408                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108753408                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5142247                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5142247                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 479457598431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 479457598431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93238.928124                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93238.928124                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       331000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       331000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.924528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.576923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810127                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6755.102041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5171.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       985000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       290000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1275000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.924528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.576923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.810127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20102.040816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19921.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        85500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        85500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4820107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           389492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5209599                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2775264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2111954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4887218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 279388961216                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 217537668820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  496926630036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7595371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2501446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10096817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.365389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100671.129383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103003.033598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101678.834469                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46152                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12855                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            59007                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2729112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2099099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4828211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 248313081752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195398787839                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 443711869591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.359313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.839154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90986.768499                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93086.980575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91899.850605                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62253514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62267246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       153482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           162553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13407014497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    885050993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14292065490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62406996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62429799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.397799                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87352.357260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97569.285966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87922.495986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       153432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       162450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11871189997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    792418493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12663608490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.395474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77371.017760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87870.757707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77953.884211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47075729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       375650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47451379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1640040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       827100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2467140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 165726920586                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89240061067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 254966981653                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48715769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1202750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49918519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.687674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101050.535710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107895.128844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103345.161463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1593035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       818622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2411657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 146754004646                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  80448355594                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 227202360240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.680625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92122.272672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98272.897130                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94210.063968                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          473                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               509                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             809                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8917494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       600498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9517992                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1223                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.613246                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.621053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.613809                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11889.992000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10177.932203                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11765.132262                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          643                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          697                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12756979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1104996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13861975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.525756                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.568421                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.528832                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19839.780715                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20462.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19888.055954                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   249561205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20075952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.430853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.097193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.333498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.587323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.513605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.459828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.304060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1976876440                       # Number of tag accesses
system.l2.tags.data_accesses               1976876440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9819584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     276679616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        577152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186749888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    324834176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          798660416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9819584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       577152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10396736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357919936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357919936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         153431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4323119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2917967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5075534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12479069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5592499                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5592499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4521511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        127399492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           265755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85990580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    149572670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             367750008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4521511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       265755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4787266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164807291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164807291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164807291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4521511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       127399492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          265755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85990580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    149572670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532557298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5503782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    153430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4184817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2857644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5067268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015565952250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335568                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335568                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24825444                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5182759                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12479069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5592499                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12479069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5592499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 206892                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 88717                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            584574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            603657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            598694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            683370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2022974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            964828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            744912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            729034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            683648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            818966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           665085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           659288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           615308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           624126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           620109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           653604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            283963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            290824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            355481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            412683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            412088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            377331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            413194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           359879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           351595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           306888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 465058481355                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61360885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            695161800105                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37895.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56645.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7661549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2920870                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12479069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5592499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4458029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2531620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  928123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  686141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  589704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  505046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  433333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  377557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  325067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  278081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 266132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 341462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 176866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 122398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  95668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  73559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  26853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 261315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 323334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 338289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 340569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 342207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 351469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 354066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 357503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 364492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 354074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 350149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 347110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 340965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 343715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7193506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.150679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.430309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.408615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4772698     66.35%     66.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1374876     19.11%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       300416      4.18%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       163468      2.27%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121774      1.69%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        95539      1.33%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        72402      1.01%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51071      0.71%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       241262      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7193506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.571211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.854621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    445.372372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335563    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335568                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.372960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279630     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7870      2.35%     85.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29778      8.87%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11812      3.52%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3711      1.11%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1407      0.42%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              627      0.19%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              336      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              155      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               55      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               28      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335568                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              785419328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13241088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352240704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               798660416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357919936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       361.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    367.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2171748102000                       # Total gap between requests
system.mem_ctrls.avgGap                     120174.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9819520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    267828288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       577152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    182889216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    324305152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352240704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4521481.824441915378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123323821.965166807175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 265754.566204896022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84212901.041031703353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 149329076.201369583607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162192239.637438982725                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       153431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4323119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2917967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5075534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5592499                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5516877428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 216460081495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    413364908                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 154860851301                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 317910624973                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51827650663946                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35956.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50070.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45837.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53071.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62635.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9267350.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25112636640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13347660150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38128556760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14364322920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171435388800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     409506023970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     489104129760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1160998719000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.591773                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1266521443932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72519200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 832707553068                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26249089020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13951695120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49494787020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14365309500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171435388800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     641497008930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     293743300320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1210736578710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.493995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 756074256262                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72519200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1343154740738                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20778870255.681820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100174054201.551270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 784660333500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   343207614500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1828540582500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20996096                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20996096                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20996096                       # number of overall hits
system.cpu1.icache.overall_hits::total       20996096                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25335                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25335                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25335                       # number of overall misses
system.cpu1.icache.overall_misses::total        25335                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1204347500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1204347500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1204347500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1204347500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21021431                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21021431                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21021431                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21021431                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001205                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001205                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001205                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001205                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47536.905467                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47536.905467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47536.905467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47536.905467                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22771                       # number of writebacks
system.cpu1.icache.writebacks::total            22771                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2532                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2532                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2532                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2532                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22803                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22803                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1069034000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1069034000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1069034000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1069034000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001085                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001085                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001085                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001085                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46881.287550                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46881.287550                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46881.287550                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46881.287550                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22771                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20996096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20996096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25335                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1204347500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1204347500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21021431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21021431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001205                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001205                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47536.905467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47536.905467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2532                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2532                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1069034000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1069034000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001085                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46881.287550                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46881.287550                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201394                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20521853                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22771                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           901.227570                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        334760000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201394                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42065665                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42065665                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37059491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37059491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37059491                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37059491                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9443825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9443825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9443825                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9443825                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 815111136908                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 815111136908                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 815111136908                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 815111136908                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46503316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46503316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46503316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46503316                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.203079                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.203079                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.203079                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.203079                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86311.546106                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86311.546106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86311.546106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86311.546106                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5269232                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       995679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            65347                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12513                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.634643                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.571566                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704529                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704529                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7082121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7082121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7082121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7082121                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2361704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2361704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2361704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2361704                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 204500533983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 204500533983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 204500533983                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 204500533983                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050786                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050786                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050786                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050786                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86590.247543                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86590.247543                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86590.247543                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86590.247543                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704529                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32830241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32830241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5547745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5547745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 449553793500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 449553793500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38377986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38377986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144555                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144555                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81033.607979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81033.607979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4344479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4344479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1203266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1203266                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96153322500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96153322500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79910.279606                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79910.279606                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4229250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4229250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3896080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3896080                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 365557343408                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 365557343408                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8125330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125330                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.479498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.479498                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93826.960280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93826.960280                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2737642                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2737642                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158438                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158438                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 108347211483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 108347211483                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142571                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93528.709765                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93528.709765                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320248                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320248                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46880.645161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46880.645161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3296500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3296500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73255.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73255.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       557000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       557000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.232301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.232301                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5304.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5304.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       453000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       453000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.232301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.232301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4314.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4314.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451841                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451841                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349736                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349736                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119770902500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119770902500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355046                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355046                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88736.539960                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88736.539960                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349736                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349736                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118421166500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118421166500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355046                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355046                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87736.539960                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87736.539960                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.982084                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43222026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3711334                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.645954                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        334771500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.982084                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905690                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905690                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104323019                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104323019                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2171748197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112349336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18992594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109046551                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14482834                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9295977                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10109684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10109684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62429799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49919538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1318                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1318                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187220954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168944385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        68377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11120444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367354160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7988093312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7207905792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2916736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474158208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15673074048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29385743                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358808832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        151833865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232537                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143702658     94.64%     94.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7964993      5.25%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 159304      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6910      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          151833865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       244903543443                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84483648671                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93621951536                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5568578964                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34256894                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2408320370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436856                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730872                       # Number of bytes of host memory used
host_op_rate                                   439065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6293.43                       # Real time elapsed on the host
host_tick_rate                               37590334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749321260                       # Number of instructions simulated
sim_ops                                    2763224677                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.236572                       # Number of seconds simulated
sim_ticks                                236572173000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.439017                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26460295                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29919255                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           651006                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39608687                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3406950                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3416204                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9254                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55123442                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2790                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1880                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           574600                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774666                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13245234                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297327                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12739308                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746001                       # Number of instructions committed
system.cpu0.commit.committedOps             203893137                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    467417940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.436212                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.488729                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    404498778     86.54%     86.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     24189813      5.18%     91.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13389625      2.86%     94.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6443018      1.38%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3084976      0.66%     96.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       538188      0.12%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1595852      0.34%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       432456      0.09%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13245234      2.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    467417940                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999258                       # Number of function calls committed.
system.cpu0.commit.int_insts                191306827                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868743                       # Number of loads committed
system.cpu0.commit.membars                    4721160                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721291      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149004768     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870471     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219127      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893137                       # Class of committed instruction
system.cpu0.commit.refs                      50089816                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746001                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893137                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.351219                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.351219                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            368307654                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76529                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25973362                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218543727                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20751452                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 74425427                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                575325                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               154379                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5361155                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55123442                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34553597                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    432218011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141526                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     220452129                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                1303462                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116787                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36551271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29867245                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.467062                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         469421013                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.476334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               326644618     69.58%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83408037     17.77%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47547047     10.13%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8561729      1.82%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   55587      0.01%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1610476      0.34%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16877      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575229      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1413      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           469421013                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      713                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1456                       # number of floating regfile writes
system.cpu0.idleCycles                        2576868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              584473                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52717493                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.454219                       # Inst execution rate
system.cpu0.iew.exec_refs                    54438877                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4723787                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25414364                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49077299                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576881                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            93646                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4891573                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216459705                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49715090                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           353916                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214390335                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                438481                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             66630556                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                575325                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             67438532                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       600873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279605                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16363                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3208556                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       670500                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           428                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       427212                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157261                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                170127747                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212279978                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.733311                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124756567                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.449748                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212387122                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277864090                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155120634                       # number of integer regfile writes
system.cpu0.ipc                              0.425311                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.425311                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721679      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155369768     72.35%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27441      0.01%     74.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49443      0.02%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                322      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                40      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49850374     23.21%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4723749      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1186      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214744250                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1834                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3630                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1791                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2975                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1235840                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005755                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1117180     90.40%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      7      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                116924      9.46%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1691      0.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211256577                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         900175530                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212278187                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229023704                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210161331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214744250                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298374                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12566571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            33806                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1047                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5611120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    469421013                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.044201                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          352785970     75.15%     75.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67546947     14.39%     89.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           27787604      5.92%     95.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6997731      1.49%     96.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7847880      1.67%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1352322      0.29%     98.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3814670      0.81%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             715360      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             572529      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      469421013                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.454969                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2526567                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          799926                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49077299                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4891573                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1167                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       471997881                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1146465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94769069                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752224                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2543776                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23013005                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              44750084                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               104197                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282755242                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217356467                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158892628                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 76794340                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4343088                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                575325                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54795549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10140409                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              747                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282754495                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     219473725                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574778                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17717456                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574658                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   670800731                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435373349                       # The number of ROB writes
system.cpu0.timesIdled                          85504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  388                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.042062                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28030022                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31129920                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982457                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40910443                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3092961                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3093589                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             628                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56539294                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1524                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980614                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334782                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12539722                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20534148                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454720                       # Number of instructions committed
system.cpu1.commit.committedOps             196602096                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    425382412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.462177                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.521232                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    363823300     85.53%     85.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24169182      5.68%     91.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13037216      3.06%     94.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6302933      1.48%     95.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2832398      0.67%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       694463      0.16%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1552386      0.36%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       430812      0.10%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12539722      2.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    425382412                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123265                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018523                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434042                       # Number of loads committed
system.cpu1.commit.membars                    4721417                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721417      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540798     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435566     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904139      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602096                       # Class of committed instruction
system.cpu1.commit.refs                      47339705                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454720                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602096                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.217155                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.217155                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            321301647                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2051                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27247878                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220538444                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20973318                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 80270866                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980940                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2443                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5023428                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56539294                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34931206                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    392199502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               101027                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224385987                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1965566                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.131818                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35367914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31122983                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.523143                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         428550199                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.530942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.908531                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               283036378     66.05%     66.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84900879     19.81%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48454543     11.31%     97.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9009518      2.10%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196819      0.05%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377585      0.32%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     224      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573851      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     402      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           428550199                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         368899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025241                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52736028                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.493581                       # Inst execution rate
system.cpu1.iew.exec_refs                    52010184                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946090                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               27426493                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48735258                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576082                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           143616                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4081438                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216871126                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             48064094                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           703065                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211706170                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                468114                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             48055686                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980940                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             48866147                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       266910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5301216                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       175775                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719871                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305370                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                168306838                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209933181                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728899                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122678638                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.489447                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     210181283                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274448418                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153443727                       # number of integer regfile writes
system.cpu1.ipc                              0.451028                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.451028                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721725      2.22%      2.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155474928     73.20%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  85      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48267259     22.72%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945142      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212409235                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1233007                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005805                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1183067     95.95%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 49913      4.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   27      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208920517                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         854692078                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209933181                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        237140176                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210573449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212409235                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297677                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20269030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            90402                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           566                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9179296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    428550199                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.495646                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.075692                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          313874608     73.24%     73.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64623985     15.08%     88.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29267928      6.83%     95.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6950340      1.62%     96.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7407909      1.73%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1577563      0.37%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3621789      0.85%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             660427      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             565650      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      428550199                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.495220                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2395017                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          771393                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48735258                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4081438                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    308                       # number of misc regfile reads
system.cpu1.numCycles                       428919098                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44129533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               80285347                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777769                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2731891                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23205099                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              29972913                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               187289                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284684171                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218587558                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159886841                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 82237050                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4305063                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980940                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40060480                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17109072                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284684171                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     201781283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574507                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15647330                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574499                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   629977660                       # The number of ROB reads
system.cpu1.rob.rob_writes                  437593018                       # The number of ROB writes
system.cpu1.timesIdled                           4705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3068047                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1370586                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5335270                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                389                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                790908                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7801459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15491967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268510                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111363                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7316362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5264246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14631888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5375609                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7637398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505162                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7185461                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              975                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            677                       # Transaction distribution
system.membus.trans_dist::ReadExReq            162293                       # Transaction distribution
system.membus.trans_dist::ReadExResp           162293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7637399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23291658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23291658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    531510592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               531510592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7801344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7801344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7801344                       # Request fanout histogram
system.membus.respLayer1.occupancy        41103839793                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19301619586                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   236572173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   236572173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12196936.170213                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15674175.095699                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38072000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   235998917000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    573256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34413114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34413114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34413114                       # number of overall hits
system.cpu0.icache.overall_hits::total       34413114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140483                       # number of overall misses
system.cpu0.icache.overall_misses::total       140483                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3101855000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3101855000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3101855000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3101855000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34553597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34553597                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34553597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34553597                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004066                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004066                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004066                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004066                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22079.931380                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22079.931380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22079.931380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22079.931380                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.270270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104357                       # number of writebacks
system.cpu0.icache.writebacks::total           104357                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36126                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36126                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36126                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36126                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104357                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104357                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104357                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104357                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2617506000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2617506000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2617506000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2617506000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003020                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25082.227354                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25082.227354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25082.227354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25082.227354                       # average overall mshr miss latency
system.cpu0.icache.replacements                104357                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34413114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34413114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3101855000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3101855000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34553597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34553597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22079.931380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22079.931380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36126                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36126                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104357                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104357                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2617506000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2617506000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25082.227354                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25082.227354                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34517693                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104389                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.664083                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69211551                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69211551                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37933815                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37933815                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37933815                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37933815                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10958585                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10958585                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10958585                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10958585                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 714780009255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 714780009255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 714780009255                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 714780009255                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48892400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48892400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48892400                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48892400                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.224137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.224137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.224137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.224137                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65225.575132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65225.575132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65225.575132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65225.575132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     40754153                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           741067                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.993884                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.222222                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4108374                       # number of writebacks
system.cpu0.dcache.writebacks::total          4108374                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6869640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6869640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6869640                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6869640                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4088945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4088945                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4088945                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4088945                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 320410389061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 320410389061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 320410389061                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 320410389061                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083632                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083632                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083632                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083632                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78360.161132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78360.161132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78360.161132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78360.161132                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4108374                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36644363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36644363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9602612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9602612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 604079895500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 604079895500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46246975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46246975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.207638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.207638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62907.872931                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62907.872931                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5620086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5620086                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3982526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3982526                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 310369302000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 310369302000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086114                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77932.774827                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77932.774827                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1289452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1289452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1355973                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1355973                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 110700113755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110700113755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645425                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645425                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.512573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.512573                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81638.877585                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81638.877585                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1249554                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1249554                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10041087061                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10041087061                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 94354.270018                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 94354.270018                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553543                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553543                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    514721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    514721500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013075                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25008.332524                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25008.332524                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          243                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20339                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20339                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    485228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    485228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012921                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012921                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23857.023452                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23857.023452                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573347                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573347                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          419                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2701000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2701000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000266                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6446.300716                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6446.300716                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          419                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2282000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2282000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5446.300716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5446.300716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            910                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          970                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          970                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     33056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     33056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.515957                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.515957                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34078.350515                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34078.350515                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          970                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          970                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     32086000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     32086000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.515957                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.515957                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33078.350515                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33078.350515                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996370                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45173410                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4109733                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.991811                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996370                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108194043                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108194043                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               86895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              957312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              496456                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1542392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              86895                       # number of overall hits
system.l2.overall_hits::.cpu0.data             957312                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1729                       # number of overall hits
system.l2.overall_hits::.cpu1.data             496456                       # number of overall hits
system.l2.overall_hits::total                 1542392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3150461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2599598                       # number of demand (read+write) misses
system.l2.demand_misses::total                5770540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17463                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3150461                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3018                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2599598                       # number of overall misses
system.l2.overall_misses::total               5770540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1415086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 301835508854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    254224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 247035052682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     550539872036                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1415086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 301835508854                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    254224500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 247035052682                       # number of overall miss cycles
system.l2.overall_miss_latency::total    550539872036                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4107773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3096054                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7312932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4107773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3096054                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7312932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.766951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.635770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.766951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.635770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81033.384871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95806.775216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84236.083499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95028.174619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95405.260519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81033.384871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95806.775216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84236.083499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95028.174619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95405.260519                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              87215                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3102                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.115732                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1344845                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505162                       # number of writebacks
system.l2.writebacks::total                    505162                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37787                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37787                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3119397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2593058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5732753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3119397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2593058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2068996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7801749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1237654001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 268786932361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    219393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 220686714682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 490930694544                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1237654001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 268786932361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    219393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 220686714682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 179072225295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 670002919839                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.166772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.759389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.609648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.166772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.759389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.609648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.066843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71113.192427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86166.311105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75809.778853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85106.740644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85636.114890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71113.192427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86166.311105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75809.778853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85106.740644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86550.300385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85878.553622                       # average overall mshr miss latency
system.l2.replacements                       13059544                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6489195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6489195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6489195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6489195                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2068996                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2068996                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 179072225295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 179072225295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86550.300385                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86550.300385                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  122                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       545000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       545000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.622951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.232558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.357895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14342.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8014.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       765000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       595000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1360000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.622951                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.232558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.357895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       213500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       213500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5930.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       423000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       309000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       732000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38391                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          85798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          82067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167865                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9658198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9324696498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18982894498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.808302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.813867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112569.034243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113622.972669                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113084.290936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2903                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2672                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5575                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        82895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        79395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         162290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8613057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8332073498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16945130998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.780953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.793078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.786838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103903.220942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104944.561975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104412.662505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         86895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1415086000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    254224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1669310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.635770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81033.384871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84236.083499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81505.322006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          124                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           183                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1237654001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    219393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1457047501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.166772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.609648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.186041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71113.192427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75809.778853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71782.811164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       936964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       478413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1415377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3064663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2517531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5582194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 292177310854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 237710356184                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 529887667038                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4001627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6997571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.765854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.797733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95337.500682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94422.017518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94924.624088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3868                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32029                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3036502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2513663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5550165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 260173874861                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 212354641184                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 472528516045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.758817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793156                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85682.102255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84480.155528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85137.742039                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    16391659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13059608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.255142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.325432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.163986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.907637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.048573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.535269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.232932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.188259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.195864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 127959128                       # Number of tag accesses
system.l2.tags.data_accesses                127959128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1113792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     199673024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        185216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165958592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    132249600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          499180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       185216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1299008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32330368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32330368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3119891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2593103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2066400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7799691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505162                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505162                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4708043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        844025827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           782915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        701513580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    559024328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2110054694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4708043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       782915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5490959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136661754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136661754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136661754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4708043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       844025827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          782915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       701513580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    559024328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2246716447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3108817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2586681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2062309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009271752500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13578017                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7799692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505162                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7799692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505162                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3019                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            462418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            461966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            470869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            485589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            401092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            545285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            596446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            558697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            498411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            555742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           464888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           437106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           449494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           442764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           477176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           470162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 221482948342                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38890525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            367322417092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28475.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47225.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5419381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  476717                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7799692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505162                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2234492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1539320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  976814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  785360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  569737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  396315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  279437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  217080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  175162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  140928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 115191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 130755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  74895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  49338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  36971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2384150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.274954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.349933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.747966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1395688     58.54%     58.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       449589     18.86%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110775      4.65%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68467      2.87%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54993      2.31%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43406      1.82%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34389      1.44%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        28996      1.22%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197847      8.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2384150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     258.364856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.331038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5845.049761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        30041     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           48      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951           14      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.706496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22675     75.32%     75.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              832      2.76%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4606     15.30%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1060      3.52%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              244      0.81%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              128      0.43%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              132      0.44%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.23%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.18%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               64      0.21%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.11%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               32      0.11%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.11%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               32      0.11%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               31      0.10%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               20      0.07%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               25      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                8      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               11      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              497798720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1381568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32136640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               499180288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32330368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2104.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       135.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2110.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  236572244500                       # Total gap between requests
system.mem_ctrls.avgGap                      28486.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    198964288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       185216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    165547584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    131987776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32136640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4708313.686580543406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 841029971.855565667152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 782915.410765576409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 699776232.769354462624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 557917587.374065399170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 135842857.562119096518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3119891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2593103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2066400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505162                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    517786041                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 139800398260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98951049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 113509559464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 113395722278                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5784402166309                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29750.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44809.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34191.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43773.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54875.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11450588.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8348794860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4437504885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27101605020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1309290840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18675221760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99137017440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7359910080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       166369344885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        703.249849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18110581945                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7899840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210561751055                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8673971880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4610344365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28434057540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1311853860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18675221760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      99626655990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6947582880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168279688275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        711.324946                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16999811325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7899840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 211672521675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    104799663.507109                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   196838867.470761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    563638000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   214459444000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22112729000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34926211                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34926211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34926211                       # number of overall hits
system.cpu1.icache.overall_hits::total       34926211                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4995                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4995                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4995                       # number of overall misses
system.cpu1.icache.overall_misses::total         4995                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    298436000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    298436000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    298436000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    298436000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34931206                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34931206                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34931206                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34931206                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59746.946947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59746.946947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59746.946947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59746.946947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4747                       # number of writebacks
system.cpu1.icache.writebacks::total             4747                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          248                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    280868500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    280868500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    280868500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    280868500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59167.579524                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59167.579524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59167.579524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59167.579524                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4747                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34926211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34926211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4995                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4995                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    298436000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    298436000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34931206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34931206                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59746.946947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59746.946947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    280868500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    280868500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59167.579524                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59167.579524                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35428004                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4779                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7413.267211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69867159                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69867159                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37798642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37798642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37798642                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37798642                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10308270                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10308270                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10308270                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10308270                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 682805418498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 682805418498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 682805418498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 682805418498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48106912                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48106912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48106912                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48106912                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214278                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214278                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214278                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214278                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66238.604392                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66238.604392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66238.604392                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66238.604392                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22240225                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3351                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           321564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.162671                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.775862                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095520                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095520                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7234665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7234665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7234665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7234665                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073605                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073605                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073605                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073605                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 259123172500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 259123172500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 259123172500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 259123172500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063891                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063891                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063891                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84305.944485                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84305.944485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84305.944485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84305.944485                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095520                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36804625                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36804625                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8972010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8972010                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 573445089000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 573445089000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45776635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45776635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.195995                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.195995                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63914.896328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63914.896328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5998456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5998456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 249469709500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 249469709500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064958                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83896.142293                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83896.142293                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       994017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        994017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1336260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1336260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 109360329498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 109360329498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.573434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.573434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81840.606991                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81840.606991                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1236209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1236209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9653463000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9653463000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96485.422435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96485.422435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550607                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550607                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23404                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23404                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    563492500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    563492500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014869                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014869                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24076.760383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24076.760383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23295                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23295                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    533991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    533991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014800                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014800                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22922.987766                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22922.987766                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          316                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          316                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1806000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1806000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000201                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5715.189873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5715.189873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          316                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          316                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1494000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1494000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000201                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4727.848101                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4727.848101                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          490                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            490                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1034                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1034                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     31801500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     31801500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1524                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1524                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.678478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.678478                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30755.802708                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30755.802708                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1034                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1034                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     30767500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     30767500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.678478                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.678478                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29755.802708                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29755.802708                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.932352                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44023292                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3097458                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.212716                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.932352                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105610025                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105610025                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 236572173000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7108803                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6752957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12554382                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3754143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1096                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1827                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109105                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6999699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       313072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12326957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9290003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21944273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13357696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525833408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       607616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396260736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936059456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16818539                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32541888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24132154                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.238611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18485313     76.60%     76.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5535478     22.94%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 111363      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24132154                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14629352677                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6167433214                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156575420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4649673779                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7187366                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
