@INPROCEEDINGS{7251868,
author={Q. {Zhang} and Y. {Chen} and D. {Wu} and X. {Zeng} and Y. {Ueng}},
booktitle={2015 IEEE International Conference on Digital Signal Processing (DSP)},
title={An area-efficient architecture for stochastic LDPC decoder},
year={2015},
volume={},
number={},
pages={244-247},
keywords={decoding;graph theory;parity check codes;probability;stochastic processes;EM based variable node area reduction;dynamic power dissipation;min-sum decoder;wire congestion;parallel hardware implementation;Tanner graph;low-density parity check code decoding;stochastic computation;stochastic LDPC decoder;area-efficient architecture;Pipelines;Logic gates;Radiation detectors;low-density parity-check codes;stochastic computation;area-efficient;counter based},
doi={10.1109/ICDSP.2015.7251868},
ISSN={1546-1874},
month={July},}