
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003615                       # Number of seconds simulated
sim_ticks                                  3615366648                       # Number of ticks simulated
final_tick                               530581729833                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64954                       # Simulator instruction rate (inst/s)
host_op_rate                                    82146                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 116357                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901672                       # Number of bytes of host memory used
host_seconds                                 31071.23                       # Real time elapsed on the host
sim_insts                                  2018214353                       # Number of instructions simulated
sim_ops                                    2552390813                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       178048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25472                       # Number of bytes read from this memory
system.physmem.bytes_read::total               207232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       107392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            107392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1391                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          199                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1619                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             839                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  839                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       495662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49247564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       531066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7045482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57319774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       495662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       531066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1026729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29704318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29704318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29704318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       495662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49247564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       531066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7045482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87024092                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8669945                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214492                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1284026                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213018                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328277                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9215                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3129860                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17307858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541295                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3801963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147764                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        659218                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532370                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8519631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.509210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4717668     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335179      3.93%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268526      3.15%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653773      7.67%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176208      2.07%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227609      2.67%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165633      1.94%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92965      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882070     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8519631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996305                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3275603                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       640162                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655231                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24640                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923993                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534048                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4651                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20678834                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9975                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923993                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3516299                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136833                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       149887                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433580                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359037                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19943659                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2971                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148105                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          547                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27924968                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93077648                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93077648                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10855658                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4109                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2338                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           984430                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1859396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14928                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315951                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18854695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14956520                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30214                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6544858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19984198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8519631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886312                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2977439     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1825473     21.43%     56.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200700     14.09%     70.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886051     10.40%     80.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       760698      8.93%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394532      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339257      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63348      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72133      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8519631                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87649     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     14.39%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17770     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12463224     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212725      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484005      9.92%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       794913      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14956520                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.725100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123137                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38586018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25403589                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14572628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15079657                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56265                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736038                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923993                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59122                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8341                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18858662                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1859396                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946853                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2315                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248156                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14716409                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392459                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240107                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166529                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076447                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774070                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697405                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14582466                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14572628                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9489701                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26786118                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680821                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354277                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6578034                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214534                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7595638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616815                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2970225     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097889     27.62%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851714     11.21%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       481047      6.33%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392256      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159387      2.10%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189839      2.50%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94959      1.25%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358322      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7595638                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358322                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26096090                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38642122                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 150314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.866995                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.866995                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.153410                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.153410                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66197128                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20143505                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19088058                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8669945                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3218569                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2625147                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216128                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1368142                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1256095                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346558                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9678                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3220678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17680963                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3218569                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1602653                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3926416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1145531                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        521871                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1589547                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8595721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4669305     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          260118      3.03%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          484629      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          482900      5.62%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          298565      3.47%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          239376      2.78%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          150299      1.75%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139849      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1870680     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8595721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371233                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039340                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3358995                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       516079                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3770877                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23235                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        926531                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       543272                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21209692                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        926531                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3603774                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100116                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82007                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3544712                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       338577                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20444549                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140970                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28714266                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95376355                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95376355                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17721208                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10992982                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3602                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           944473                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1892253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       963039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12278                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       340603                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19267411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15338000                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30619                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6533018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19983791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8595721                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784376                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896532                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2931887     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1870657     21.76%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1241704     14.45%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       810207      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       853391      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       412763      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       325358      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        74245      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75509      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8595721                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95503     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18130     13.78%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17936     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12829019     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205677      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1746      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1485526      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       816032      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15338000                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769100                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131569                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008578                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39433904                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25803957                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14985254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15469569                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47438                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       736618                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230898                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        926531                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50970                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9048                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19270903                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1892253                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       963039                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120074                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254905                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15133338                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1416857                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       204657                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2213549                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2144758                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            796692                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745494                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14989938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14985254                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9548443                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27402601                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728414                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348450                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10321691                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12709657                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6561250                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       218522                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7669190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657236                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2897278     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2154012     28.09%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       895747     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       446281      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       445096      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180673      2.36%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181102      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97061      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371940      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7669190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10321691                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12709657                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1887773                       # Number of memory references committed
system.switch_cpus1.commit.loads              1155632                       # Number of loads committed
system.switch_cpus1.commit.membars               1746                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1834659                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11450426                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       262220                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371940                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26568157                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39468980                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  74224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10321691                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12709657                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10321691                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839973                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839973                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.190514                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.190514                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67985150                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20817589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19484564                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3492                       # number of misc regfile writes
system.l20.replacements                          1405                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          834904                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34173                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.431686                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         8181.917466                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.953198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   712.122978                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                   81                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23779.006358                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.249692                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.021732                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002472                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.725678                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5844                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5844                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2328                       # number of Writeback hits
system.l20.Writeback_hits::total                 2328                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5844                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5844                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5844                       # number of overall hits
system.l20.overall_hits::total                   5844                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1391                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1405                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1391                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1405                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1391                       # number of overall misses
system.l20.overall_misses::total                 1405                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1401320                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    126774913                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      128176233                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1401320                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    126774913                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       128176233                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1401320                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    126774913                       # number of overall miss cycles
system.l20.overall_miss_latency::total      128176233                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7235                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7249                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2328                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2328                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7235                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7249                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7235                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7249                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192260                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193820                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192260                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193820                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192260                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193820                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91139.405464                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91228.635587                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91139.405464                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91228.635587                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91139.405464                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91228.635587                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 633                       # number of writebacks
system.l20.writebacks::total                      633                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1391                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1405                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1391                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1405                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1391                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1405                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    116426389                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    117722769                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    116426389                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    117722769                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    116426389                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    117722769                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193820                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193820                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193820                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83699.776420                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83788.447687                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83699.776420                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83788.447687                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83699.776420                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83788.447687                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           214                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          423462                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32982                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.839185                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7637.843742                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.973286                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    91.647827                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           120.069323                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24903.465822                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.233088                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002797                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003664                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759993                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3791                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3791                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1152                       # number of Writeback hits
system.l21.Writeback_hits::total                 1152                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3791                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3791                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3791                       # number of overall hits
system.l21.overall_hits::total                   3791                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          199                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  214                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          199                       # number of demand (read+write) misses
system.l21.demand_misses::total                   214                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          199                       # number of overall misses
system.l21.overall_misses::total                  214                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1001108                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     18003791                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       19004899                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1001108                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     18003791                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        19004899                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1001108                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     18003791                       # number of overall miss cycles
system.l21.overall_miss_latency::total       19004899                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3990                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4005                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1152                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1152                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3990                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4005                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3990                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4005                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.049875                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.053433                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.049875                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.053433                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.049875                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.053433                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90471.311558                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88807.939252                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90471.311558                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88807.939252                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 66740.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90471.311558                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88807.939252                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 206                       # number of writebacks
system.l21.writebacks::total                      206                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          199                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             214                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          199                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              214                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          199                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             214                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       884689                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     16460332                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     17345021                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       884689                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     16460332                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     17345021                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       884689                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     16460332                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     17345021                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049875                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.053433                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.049875                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.053433                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.049875                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.053433                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82715.236181                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81051.500000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82715.236181                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81051.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 58979.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82715.236181                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81051.500000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.953159                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539970                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015170.965795                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.953159                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532353                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532353                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532353                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532353                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532353                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532353                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1855442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1855442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532370                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7235                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721418                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7491                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21989.242825                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.493463                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.506537                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057730                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057730                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757040                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757040                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757040                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15614                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15614                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15614                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15614                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    603338497                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    603338497                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    603338497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    603338497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    603338497                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    603338497                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772654                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772654                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772654                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772654                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014547                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014547                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008808                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008808                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38640.866978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38640.866978                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38640.866978                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38640.866978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38640.866978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38640.866978                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2328                       # number of writebacks
system.cpu0.dcache.writebacks::total             2328                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8379                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8379                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8379                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8379                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8379                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7235                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7235                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    174259149                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    174259149                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    174259149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    174259149                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    174259149                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    174259149                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24085.576918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24085.576918                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24085.576918                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24085.576918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24085.576918                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24085.576918                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973253                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999489838                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154072.926724                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973253                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023996                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1589529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1589529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1589529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1589529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1589529                       # number of overall hits
system.cpu1.icache.overall_hits::total        1589529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1300531                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1300531                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1300531                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1300531                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1589547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1589547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1589547                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1589547                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1589547                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1589547                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72251.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 72251.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72251.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1017778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1017778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1017778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67851.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67851.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3990                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153142043                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4246                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36067.367640                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.718072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.281928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862180                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137820                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1082144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1082144                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728709                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728709                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1746                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1810853                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810853                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1810853                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810853                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10299                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10299                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10299                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10299                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10299                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10299                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    300479592                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    300479592                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    300479592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    300479592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    300479592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    300479592                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1092443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1092443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728709                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1821152                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1821152                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1821152                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1821152                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009427                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005655                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29175.608506                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29175.608506                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29175.608506                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29175.608506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29175.608506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29175.608506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1152                       # number of writebacks
system.cpu1.dcache.writebacks::total             1152                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6309                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6309                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6309                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6309                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6309                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3990                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3990                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3990                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43411618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43411618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43411618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43411618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43411618                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43411618                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002191                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002191                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10880.104762                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10880.104762                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10880.104762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10880.104762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10880.104762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10880.104762                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
