$date
	Tue Aug 10 20:34:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mod_enc_shifter2 $end
$var wire 128 ! out [127:0] $end
$var reg 128 " in [127:0] $end
$scope module DUT $end
$var wire 128 # in [127:0] $end
$var wire 128 $ out [127:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz00000000 $
b110011001100100011000100110000001000110010001000100001001000000001001100010010000100010001000000000011000000100000000100000000 #
b110011001100100011000100110000001000110010001000100001001000000001001100010010000100010001000000000011000000100000000100000000 "
bz00000000 !
$end
