Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Mar 21 14:04:14 2024
| Host         : Amh2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_block_wrapper_timing_summary_routed.rpt -pb pwm_block_wrapper_timing_summary_routed.pb -rpx pwm_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       48          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  3           
LUTAR-1    Warning           LUT drives async reset alert                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: btn2 (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: pwm_block_i/clk_divider_0/U0/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   88          inf        0.000                      0                   88           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IN1_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 5.540ns (51.731%)  route 5.170ns (48.269%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/Q
                         net (fo=7, routed)           0.835     1.313    pwm_block_i/comparator_0/U0/a[2]
    SLICE_X109Y124       LUT4 (Prop_lut4_I0_O)        0.295     1.608 r  pwm_block_i/comparator_0/U0/y_INST_0_i_10/O
                         net (fo=1, routed)           0.000     1.608    pwm_block_i/comparator_0/U0/y_INST_0_i_10_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.158 r  pwm_block_i/comparator_0/U0/y_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.167    pwm_block_i/comparator_0/U0/y_INST_0_i_1_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.438 r  pwm_block_i/comparator_0/U0/y_INST_0/CO[0]
                         net (fo=2, routed)           1.514     3.952    pwm_block_i/demultiplexer_1x2_0/i
    SLICE_X112Y94        LUT2 (Prop_lut2_I0_O)        0.373     4.325 r  pwm_block_i/demultiplexer_1x2_0/IN1_INST_0/O
                         net (fo=2, routed)           2.812     7.137    IN1_A_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    10.710 r  IN1_A_OBUF_inst/O
                         net (fo=0)                   0.000    10.710    IN1_A
    Y19                                                               r  IN1_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IN2_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.611ns  (logic 5.525ns (52.069%)  route 5.086ns (47.931%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/Q
                         net (fo=7, routed)           0.835     1.313    pwm_block_i/comparator_0/U0/a[2]
    SLICE_X109Y124       LUT4 (Prop_lut4_I0_O)        0.295     1.608 r  pwm_block_i/comparator_0/U0/y_INST_0_i_10/O
                         net (fo=1, routed)           0.000     1.608    pwm_block_i/comparator_0/U0/y_INST_0_i_10_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.158 r  pwm_block_i/comparator_0/U0/y_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.167    pwm_block_i/comparator_0/U0/y_INST_0_i_1_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.438 r  pwm_block_i/comparator_0/U0/y_INST_0/CO[0]
                         net (fo=2, routed)           1.801     4.239    pwm_block_i/demultiplexer_1x2_0/i
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.373     4.612 r  pwm_block_i/demultiplexer_1x2_0/IN2_INST_0/O
                         net (fo=2, routed)           2.441     7.053    IN2_A_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.558    10.611 r  IN2_A_OBUF_inst/O
                         net (fo=0)                   0.000    10.611    IN2_A
    U19                                                               r  IN2_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.050ns  (logic 5.524ns (54.966%)  route 4.526ns (45.034%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/Q
                         net (fo=7, routed)           0.835     1.313    pwm_block_i/comparator_0/U0/a[2]
    SLICE_X109Y124       LUT4 (Prop_lut4_I0_O)        0.295     1.608 r  pwm_block_i/comparator_0/U0/y_INST_0_i_10/O
                         net (fo=1, routed)           0.000     1.608    pwm_block_i/comparator_0/U0/y_INST_0_i_10_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.158 r  pwm_block_i/comparator_0/U0/y_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.167    pwm_block_i/comparator_0/U0/y_INST_0_i_1_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.438 r  pwm_block_i/comparator_0/U0/y_INST_0/CO[0]
                         net (fo=2, routed)           1.801     4.239    pwm_block_i/demultiplexer_1x2_0/i
    SLICE_X112Y94        LUT2 (Prop_lut2_I1_O)        0.373     4.612 r  pwm_block_i/demultiplexer_1x2_0/IN2_INST_0/O
                         net (fo=2, routed)           1.881     6.493    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.050 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.050    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 5.497ns (56.459%)  route 4.239ns (43.541%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/C
    SLICE_X108Y125       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pwm_block_i/counter_0/U0/cnt_int_reg[2]/Q
                         net (fo=7, routed)           0.835     1.313    pwm_block_i/comparator_0/U0/a[2]
    SLICE_X109Y124       LUT4 (Prop_lut4_I0_O)        0.295     1.608 r  pwm_block_i/comparator_0/U0/y_INST_0_i_10/O
                         net (fo=1, routed)           0.000     1.608    pwm_block_i/comparator_0/U0/y_INST_0_i_10_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.158 r  pwm_block_i/comparator_0/U0/y_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.167    pwm_block_i/comparator_0/U0/y_INST_0_i_1_n_0
    SLICE_X109Y125       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.438 r  pwm_block_i/comparator_0/U0/y_INST_0/CO[0]
                         net (fo=2, routed)           1.514     3.952    pwm_block_i/demultiplexer_1x2_0/i
    SLICE_X112Y94        LUT2 (Prop_lut2_I0_O)        0.373     4.325 r  pwm_block_i/demultiplexer_1x2_0/IN1_INST_0/O
                         net (fo=2, routed)           1.881     6.206    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.736 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.736    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.513ns  (logic 0.704ns (20.041%)  route 2.809ns (79.960%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.895     3.513    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y129       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.513ns  (logic 0.704ns (20.041%)  route 2.809ns (79.960%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.895     3.513    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y129       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 0.704ns (20.863%)  route 2.670ns (79.137%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.757     3.374    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y128       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 0.704ns (20.863%)  route 2.670ns (79.137%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.757     3.374    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y128       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 0.704ns (20.863%)  route 2.670ns (79.137%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.757     3.374    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y128       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 0.704ns (20.863%)  route 2.670ns (79.137%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[12]/C
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwm_block_i/clk_divider_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           1.108     1.564    pwm_block_i/clk_divider_0/U0/counter[12]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.124     1.688 r  pwm_block_i/clk_divider_0/U0/clk_temp_i_3/O
                         net (fo=2, routed)           0.806     2.494    pwm_block_i/clk_divider_0/U0/clk_temp_i_3_n_0
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.124     2.618 r  pwm_block_i/clk_divider_0/U0/counter[26]_i_1/O
                         net (fo=27, routed)          0.757     3.374    pwm_block_i/clk_divider_0/U0/clk_temp
    SLICE_X110Y128       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/counter_0/U0/cnt_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[7]/C
    SLICE_X107Y125       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pwm_block_i/counter_0/U0/cnt_int_reg[7]/Q
                         net (fo=5, routed)           0.116     0.244    pwm_block_i/counter_0/U0/out[7]
    SLICE_X107Y125       LUT4 (Prop_lut4_I2_O)        0.098     0.342 r  pwm_block_i/counter_0/U0/cnt_int[8]_i_1/O
                         net (fo=1, routed)           0.000     0.342    pwm_block_i/counter_0/U0/p_0_in[8]
    SLICE_X107Y125       FDCE                                         r  pwm_block_i/counter_0/U0/cnt_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/counter_0/U0/cnt_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.232ns (66.659%)  route 0.116ns (33.341%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[7]/C
    SLICE_X107Y125       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  pwm_block_i/counter_0/U0/cnt_int_reg[7]/Q
                         net (fo=5, routed)           0.116     0.244    pwm_block_i/counter_0/U0/out[7]
    SLICE_X107Y125       LUT5 (Prop_lut5_I0_O)        0.104     0.348 r  pwm_block_i/counter_0/U0/cnt_int[9]_i_1/O
                         net (fo=1, routed)           0.000     0.348    pwm_block_i/counter_0/U0/p_0_in[9]
    SLICE_X107Y125       FDCE                                         r  pwm_block_i/counter_0/U0/cnt_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/clk_divider_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_block_i/clk_divider_0/U0/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE                         0.000     0.000 r  pwm_block_i/clk_divider_0/U0/counter_reg[0]/C
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pwm_block_i/clk_divider_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    pwm_block_i/clk_divider_0/U0/counter[0]
    SLICE_X111Y125       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pwm_block_i/clk_divider_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pwm_block_i/clk_divider_0/U0/plusOp[0]
    SLICE_X111Y125       FDRE                                         r  pwm_block_i/clk_divider_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE                         0.000     0.000 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/Q
                         net (fo=9, routed)           0.179     0.320    pwm_block_i/btn_pwn_inc_0/U0/Q[1]
    SLICE_X111Y124       LUT3 (Prop_lut3_I0_O)        0.042     0.362 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.362    pwm_block_i/btn_pwn_inc_0/U0/plusOp[3]
    SLICE_X111Y124       FDCE                                         r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE                         0.000     0.000 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/C
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/Q
                         net (fo=5, routed)           0.180     0.321    pwm_block_i/btn_pwn_inc_0/U0/Q[7]
    SLICE_X107Y124       LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp[9]_i_1/O
                         net (fo=1, routed)           0.000     0.363    pwm_block_i/btn_pwn_inc_0/U0/plusOp[9]
    SLICE_X107Y124       FDCE                                         r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/counter_0/U0/cnt_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[3]/C
    SLICE_X107Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/counter_0/U0/cnt_int_reg[3]/Q
                         net (fo=6, routed)           0.180     0.321    pwm_block_i/counter_0/U0/out[3]
    SLICE_X107Y125       LUT5 (Prop_lut5_I3_O)        0.042     0.363 r  pwm_block_i/counter_0/U0/cnt_int[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    pwm_block_i/counter_0/U0/p_0_in[4]
    SLICE_X107Y125       FDCE                                         r  pwm_block_i/counter_0/U0/cnt_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE                         0.000     0.000 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/Q
                         net (fo=9, routed)           0.179     0.320    pwm_block_i/btn_pwn_inc_0/U0/Q[1]
    SLICE_X111Y124       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    pwm_block_i/btn_pwn_inc_0/U0/output_temp[2]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDCE                         0.000     0.000 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C
    SLICE_X111Y124       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/Q
                         net (fo=9, routed)           0.181     0.322    pwm_block_i/btn_pwn_inc_0/U0/Q[1]
    SLICE_X111Y124       LUT5 (Prop_lut5_I1_O)        0.043     0.365 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    pwm_block_i/btn_pwn_inc_0/U0/output_temp[5]_i_1_n_0
    SLICE_X111Y124       FDCE                                         r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE                         0.000     0.000 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/C
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/Q
                         net (fo=5, routed)           0.180     0.321    pwm_block_i/btn_pwn_inc_0/U0/Q[7]
    SLICE_X107Y124       LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  pwm_block_i/btn_pwn_inc_0/U0/output_temp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.366    pwm_block_i/btn_pwn_inc_0/U0/plusOp[8]
    SLICE_X107Y124       FDCE                                         r  pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_block_i/counter_0/U0/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_block_i/counter_0/U0/cnt_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDCE                         0.000     0.000 r  pwm_block_i/counter_0/U0/cnt_int_reg[3]/C
    SLICE_X107Y125       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pwm_block_i/counter_0/U0/cnt_int_reg[3]/Q
                         net (fo=6, routed)           0.180     0.321    pwm_block_i/counter_0/U0/out[3]
    SLICE_X107Y125       LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  pwm_block_i/counter_0/U0/cnt_int[3]_i_1/O
                         net (fo=1, routed)           0.000     0.366    pwm_block_i/counter_0/U0/p_0_in[3]
    SLICE_X107Y125       FDCE                                         r  pwm_block_i/counter_0/U0/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------





