{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.497772",
   "Default View_TopLeft":"-749,-530",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 4 -x 730 -y 60 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 4 -x 730 -y 140 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 4 -x 730 -y 120 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 4 -x 730 -y 180 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 4 -x 730 -y 160 -defaultsOSRD -right
preplace port port-id_rx0_aligned -pg 1 -lvl 4 -x 730 -y 200 -defaultsOSRD
preplace port port-id_rx1_aligned -pg 1 -lvl 4 -x 730 -y 220 -defaultsOSRD
preplace port port-id_qsfp_lpmode -pg 1 -lvl 4 -x 730 -y 240 -defaultsOSRD
preplace inst pl_rtl -pg 1 -lvl 3 -x 590 -y 100 -swap {5 1 2 3 4 0 6 7 8 9 13 11 12 10 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36 38 39 40} -defaultsOSRD -pinDir qsfp1_gt right -pinY qsfp1_gt 40R -pinDir qsfp0_gt right -pinY qsfp0_gt 20R -pinDir qsfp0_clk right -pinY qsfp0_clk 80R -pinDir qsfp1_clk right -pinY qsfp1_clk 60R -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir aclk left -pinY aclk 90L -pinDir aresetn left -pinY aresetn 70L -pinDir rx0_aligned right -pinY rx0_aligned 100R -pinDir rx1_aligned right -pinY rx1_aligned 120R -pinDir qsfp_lpmode right -pinY qsfp_lpmode 140R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 370 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir UART right -pinY UART 20R -pinDir M_AXI right -pinY M_AXI 80R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 60L
preplace inst clk_and_reset -pg 1 -lvl 1 -x 120 -y 80 -defaultsOSRD -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R -pinDir sys_clk right -pinY sys_clk 40R
preplace netloc clk_wizard_0_clk_out1 1 1 2 250 190 N
preplace netloc pl_rtl_qsfp_lpmode_0 1 3 1 NJ 240
preplace netloc pl_rtl_rx0_aligned_0 1 3 1 NJ 200
preplace netloc pl_rtl_rx1_aligned_0 1 3 1 NJ 220
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 270 170 N
preplace netloc CLK_IN_D_0_0_1 1 3 1 NJ 180
preplace netloc CLK_IN_D_1_0_1 1 3 1 NJ 160
preplace netloc axi_uart_bridge_M_AXI 1 2 1 N 120
preplace netloc axi_uart_bridge_UART 1 2 2 NJ 60 NJ
preplace netloc pl_rtl_GT_Serial_0_0 1 3 1 NJ 120
preplace netloc pl_rtl_GT_Serial_1_0 1 3 1 NJ 140
levelinfo -pg 1 0 120 370 590 730
pagesize -pg 1 -db -bbox -sgen 0 0 870 290
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-324,-221",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 9 -x 3590 -y 220 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 9 -x 3590 -y 460 -defaultsOSRD
preplace port ch0_lpddr4_trip3 -pg 1 -lvl 9 -x 3590 -y 500 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 9 -x 3590 -y 240 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 9 -x 3590 -y 480 -defaultsOSRD
preplace port ch1_lpddr4_trip3 -pg 1 -lvl 9 -x 3590 -y 520 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port lpddr4_clk2 -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port lpddr4_clk3 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace inst CIPS_0 -pg 1 -lvl 8 -x 3120 -y 20 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -x 2610 -y -280 -defaultsOSRD
preplace inst axi_smc_vip_hier -pg 1 -lvl 6 -x 2320 -y -280 -defaultsOSRD
preplace inst cips_noc -pg 1 -lvl 5 -x 1840 -y -150 -defaultsOSRD
preplace inst clk_wizard_0 -pg 1 -lvl 4 -x 1440 -y -280 -defaultsOSRD
preplace inst noc_lpddr4_0 -pg 1 -lvl 3 -x 1130 -y -260 -defaultsOSRD
preplace inst noc_lpddr4_1 -pg 1 -lvl 2 -x 670 -y -280 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 260 -y -280 -defaultsOSRD
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 4 5 1690 70 2090 -170 2440 -150 2850 310 3420
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 4 5 1680 80 2120 -150 2430 -140 2840 320 3400
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 4 5 1670 -520 2110 -210 2510 -190 2860 -250 3360
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 4 5 1680 -510 2020 -200 2500 -180 2870 -230 3350
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 4 5 1690 -500 2000 -190 2490 -170 2870 290 3460
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 4 5 1670 90 2110 -180 2450 -160 2860 300 3440
preplace netloc CIPS_0_lpd_axi_noc_clk 1 4 5 1660 100 2130 -130 N -130 2830 330 3380
preplace netloc CIPS_0_pl_clk0 1 3 6 1340 0 1560 130 2100 -460 N -460 N -460 3480
preplace netloc CIPS_0_pl_resetn1 1 0 9 60 640 N 640 N 640 1320 640 N 640 N 640 N 640 N 640 3480
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 4 5 1650 110 2140 -110 N -110 2810 340 3350
preplace netloc axi_intc_0_irq 1 7 1 2880 -280n
preplace netloc clk_wizard_0_clk_out1 1 0 8 70 550 N 550 N 550 N 550 1550 550 2160 550 2470 550 2820
preplace netloc clk_wizard_0_locked 1 0 5 80 120 N 120 N 120 N 120 1540
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 430 710 N 710 N 710 N 710 2170 710 2480
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 4 5 1590 180 N 180 N 180 2740 390 3430
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 4 5 1580 200 N 200 N 200 2730 400 3410
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 4 5 1640 140 2180 100 N 100 2790 350 3500
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 4 5 1630 150 2190 120 N 120 2780 360 3490
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 4 5 1620 160 2200 140 N 140 2760 370 3470
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 4 5 1610 170 2210 160 N 160 2750 380 3450
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 4 5 1600 230 N 230 N 230 2720 410 3390
preplace netloc CIPS_0_M_AXI_GP0 1 5 4 2210 -470 N -470 N -470 3370
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 4 5 1570 240 1990 250 2510 240 2710 420 3370
preplace netloc cips_noc_M00_INI 1 2 4 930 -440 N -440 N -440 1990
preplace netloc cips_noc_M01_INI 1 2 4 940 -430 N -430 N -430 2010
preplace netloc cips_noc_M02_INI 1 2 4 950 -420 N -420 N -420 2030
preplace netloc cips_noc_M03_INI 1 2 4 960 -410 N -410 N -410 2040
preplace netloc cips_noc_M04_INI 1 1 5 490 -400 N -400 N -400 N -400 2050
preplace netloc cips_noc_M05_INI 1 1 5 500 -390 N -390 N -390 N -390 2060
preplace netloc cips_noc_M06_INI 1 1 5 480 -420 880 -380 N -380 N -380 2070
preplace netloc cips_noc_M07_INI 1 1 5 470 -430 890 -370 N -370 N -370 2080
preplace netloc icn_ctrl_M00_AXI 1 6 1 2450 -310n
preplace netloc lpddr4_clk1_1 1 0 3 20J -410 N -410 840
preplace netloc lpddr4_clk2_1 1 0 2 40J -380 430
preplace netloc lpddr4_clk3_1 1 0 2 30J -390 440
preplace netloc noc_lpddr4_0_CH0_LPDDR4_0 1 3 6 1330 220 N 220 N 220 N 220 2800 270 3520
preplace netloc noc_lpddr4_0_CH1_LPDDR4_0 1 3 6 1300 240 1540 250 2210 240 2430 250 2770 280 3550
preplace netloc noc_lpddr4_1_CH0_LPDDR4_0 1 2 7 870 -450 N -450 N -450 2030 -510 N -510 N -510 3560
preplace netloc noc_lpddr4_1_CH0_LPDDR4_1 1 2 7 850 -480 N -480 N -480 2010 -500 N -500 N -500 3540
preplace netloc noc_lpddr4_1_CH1_LPDDR4_0 1 2 7 860 -470 N -470 N -470 2040 -490 N -490 N -490 3530
preplace netloc noc_lpddr4_1_CH1_LPDDR4_1 1 2 7 900 -460 N -460 N -460 2050 -480 N -480 N -480 3510
preplace cgraphic comment_0 place left -589 -220 textcolor 4 linecolor 3 linewidth 1
levelinfo -pg 1 0 260 670 1130 1440 1840 2320 2610 3120 3590
pagesize -pg 1 -db -bbox -sgen -140 -530 3760 850
"
}
{
   "da_cips_cnt":"1"
}
