# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep
circuit_list_add=stereovision0.v
circuit_list_add=diffeq1.v
circuit_list_add=sha.v
circuit_list_add=blob_merge.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# Parameters for vtr flow
script_params= -keep_intermediate_files -temp_dir ece506_task_out

# Pass requirements
pass_requirements_file=pass_requirements.txt
