<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C55 (0x020F50DD)" sof_file="CPU5A.sof" top_level_entity="CPU5A">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="SSCPU" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance compilation_mode="full" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="SSCPU" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2012/03/15 10:13:36  #0">
      <clock name="CLK" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="yes" trigger_in_node="STEP" trigger_in_tap_mode="classic" trigger_out_enable="no" trigger_out_pin="auto_stp_trigger_out_0"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="ADDR[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ALU[0]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[1]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[2]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[3]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[4]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[5]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[6]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[7]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[0]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[1]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[2]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[3]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[4]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[5]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[6]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[7]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[0]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[1]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[2]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[3]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[4]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[5]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[6]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[7]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[0]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[1]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[2]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[3]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[4]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[5]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[6]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[7]" tap_mode="classic" type="output pin"/>
          <wire name="IN[0]" tap_mode="classic" type="input pin"/>
          <wire name="IN[1]" tap_mode="classic" type="input pin"/>
          <wire name="IN[2]" tap_mode="classic" type="input pin"/>
          <wire name="IN[3]" tap_mode="classic" type="input pin"/>
          <wire name="IN[4]" tap_mode="classic" type="input pin"/>
          <wire name="IN[5]" tap_mode="classic" type="input pin"/>
          <wire name="IN[6]" tap_mode="classic" type="input pin"/>
          <wire name="IN[7]" tap_mode="classic" type="input pin"/>
          <wire name="I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="M[10]" tap_mode="classic" type="output pin"/>
          <wire name="M[11]" tap_mode="classic" type="output pin"/>
          <wire name="M[12]" tap_mode="classic" type="output pin"/>
          <wire name="M[13]" tap_mode="classic" type="output pin"/>
          <wire name="M[14]" tap_mode="classic" type="output pin"/>
          <wire name="M[15]" tap_mode="classic" type="output pin"/>
          <wire name="M[16]" tap_mode="classic" type="output pin"/>
          <wire name="M[17]" tap_mode="classic" type="output pin"/>
          <wire name="M[18]" tap_mode="classic" type="output pin"/>
          <wire name="M[19]" tap_mode="classic" type="output pin"/>
          <wire name="M[1]" tap_mode="classic" type="output pin"/>
          <wire name="M[20]" tap_mode="classic" type="output pin"/>
          <wire name="M[21]" tap_mode="classic" type="output pin"/>
          <wire name="M[22]" tap_mode="classic" type="output pin"/>
          <wire name="M[23]" tap_mode="classic" type="output pin"/>
          <wire name="M[24]" tap_mode="classic" type="output pin"/>
          <wire name="M[2]" tap_mode="classic" type="output pin"/>
          <wire name="M[3]" tap_mode="classic" type="output pin"/>
          <wire name="M[4]" tap_mode="classic" type="output pin"/>
          <wire name="M[5]" tap_mode="classic" type="output pin"/>
          <wire name="M[6]" tap_mode="classic" type="output pin"/>
          <wire name="M[7]" tap_mode="classic" type="output pin"/>
          <wire name="M[8]" tap_mode="classic" type="output pin"/>
          <wire name="M[9]" tap_mode="classic" type="output pin"/>
          <wire name="PC[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="R0[0]" tap_mode="classic" type="output pin"/>
          <wire name="R0[1]" tap_mode="classic" type="output pin"/>
          <wire name="R0[2]" tap_mode="classic" type="output pin"/>
          <wire name="R0[3]" tap_mode="classic" type="output pin"/>
          <wire name="R0[4]" tap_mode="classic" type="output pin"/>
          <wire name="R0[5]" tap_mode="classic" type="output pin"/>
          <wire name="R0[6]" tap_mode="classic" type="output pin"/>
          <wire name="R0[7]" tap_mode="classic" type="output pin"/>
          <wire name="R1[0]" tap_mode="classic" type="output pin"/>
          <wire name="R1[1]" tap_mode="classic" type="output pin"/>
          <wire name="R1[2]" tap_mode="classic" type="output pin"/>
          <wire name="R1[3]" tap_mode="classic" type="output pin"/>
          <wire name="R1[4]" tap_mode="classic" type="output pin"/>
          <wire name="R1[5]" tap_mode="classic" type="output pin"/>
          <wire name="R1[6]" tap_mode="classic" type="output pin"/>
          <wire name="R1[7]" tap_mode="classic" type="output pin"/>
          <wire name="R2[0]" tap_mode="classic" type="output pin"/>
          <wire name="R2[1]" tap_mode="classic" type="output pin"/>
          <wire name="R2[2]" tap_mode="classic" type="output pin"/>
          <wire name="R2[3]" tap_mode="classic" type="output pin"/>
          <wire name="R2[4]" tap_mode="classic" type="output pin"/>
          <wire name="R2[5]" tap_mode="classic" type="output pin"/>
          <wire name="R2[6]" tap_mode="classic" type="output pin"/>
          <wire name="R2[7]" tap_mode="classic" type="output pin"/>
          <wire name="RAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[5]" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="ADDR[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="ADDR[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="ALU[0]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[1]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[2]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[3]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[4]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[5]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[6]" tap_mode="classic" type="output pin"/>
          <wire name="ALU[7]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[0]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[1]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[2]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[3]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[4]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[5]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[6]" tap_mode="classic" type="output pin"/>
          <wire name="BUS[7]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[0]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[1]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[2]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[3]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[4]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[5]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[6]" tap_mode="classic" type="output pin"/>
          <wire name="DR1[7]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[0]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[1]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[2]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[3]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[4]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[5]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[6]" tap_mode="classic" type="output pin"/>
          <wire name="DR2[7]" tap_mode="classic" type="output pin"/>
          <wire name="IN[0]" tap_mode="classic" type="input pin"/>
          <wire name="IN[1]" tap_mode="classic" type="input pin"/>
          <wire name="IN[2]" tap_mode="classic" type="input pin"/>
          <wire name="IN[3]" tap_mode="classic" type="input pin"/>
          <wire name="IN[4]" tap_mode="classic" type="input pin"/>
          <wire name="IN[5]" tap_mode="classic" type="input pin"/>
          <wire name="IN[6]" tap_mode="classic" type="input pin"/>
          <wire name="IN[7]" tap_mode="classic" type="input pin"/>
          <wire name="I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="M[10]" tap_mode="classic" type="output pin"/>
          <wire name="M[11]" tap_mode="classic" type="output pin"/>
          <wire name="M[12]" tap_mode="classic" type="output pin"/>
          <wire name="M[13]" tap_mode="classic" type="output pin"/>
          <wire name="M[14]" tap_mode="classic" type="output pin"/>
          <wire name="M[15]" tap_mode="classic" type="output pin"/>
          <wire name="M[16]" tap_mode="classic" type="output pin"/>
          <wire name="M[17]" tap_mode="classic" type="output pin"/>
          <wire name="M[18]" tap_mode="classic" type="output pin"/>
          <wire name="M[19]" tap_mode="classic" type="output pin"/>
          <wire name="M[1]" tap_mode="classic" type="output pin"/>
          <wire name="M[20]" tap_mode="classic" type="output pin"/>
          <wire name="M[21]" tap_mode="classic" type="output pin"/>
          <wire name="M[22]" tap_mode="classic" type="output pin"/>
          <wire name="M[23]" tap_mode="classic" type="output pin"/>
          <wire name="M[24]" tap_mode="classic" type="output pin"/>
          <wire name="M[2]" tap_mode="classic" type="output pin"/>
          <wire name="M[3]" tap_mode="classic" type="output pin"/>
          <wire name="M[4]" tap_mode="classic" type="output pin"/>
          <wire name="M[5]" tap_mode="classic" type="output pin"/>
          <wire name="M[6]" tap_mode="classic" type="output pin"/>
          <wire name="M[7]" tap_mode="classic" type="output pin"/>
          <wire name="M[8]" tap_mode="classic" type="output pin"/>
          <wire name="M[9]" tap_mode="classic" type="output pin"/>
          <wire name="PC[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PC[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="R0[0]" tap_mode="classic" type="output pin"/>
          <wire name="R0[1]" tap_mode="classic" type="output pin"/>
          <wire name="R0[2]" tap_mode="classic" type="output pin"/>
          <wire name="R0[3]" tap_mode="classic" type="output pin"/>
          <wire name="R0[4]" tap_mode="classic" type="output pin"/>
          <wire name="R0[5]" tap_mode="classic" type="output pin"/>
          <wire name="R0[6]" tap_mode="classic" type="output pin"/>
          <wire name="R0[7]" tap_mode="classic" type="output pin"/>
          <wire name="R1[0]" tap_mode="classic" type="output pin"/>
          <wire name="R1[1]" tap_mode="classic" type="output pin"/>
          <wire name="R1[2]" tap_mode="classic" type="output pin"/>
          <wire name="R1[3]" tap_mode="classic" type="output pin"/>
          <wire name="R1[4]" tap_mode="classic" type="output pin"/>
          <wire name="R1[5]" tap_mode="classic" type="output pin"/>
          <wire name="R1[6]" tap_mode="classic" type="output pin"/>
          <wire name="R1[7]" tap_mode="classic" type="output pin"/>
          <wire name="R2[0]" tap_mode="classic" type="output pin"/>
          <wire name="R2[1]" tap_mode="classic" type="output pin"/>
          <wire name="R2[2]" tap_mode="classic" type="output pin"/>
          <wire name="R2[3]" tap_mode="classic" type="output pin"/>
          <wire name="R2[4]" tap_mode="classic" type="output pin"/>
          <wire name="R2[5]" tap_mode="classic" type="output pin"/>
          <wire name="R2[6]" tap_mode="classic" type="output pin"/>
          <wire name="R2[7]" tap_mode="classic" type="output pin"/>
          <wire name="RAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="uA[5]" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="RAM[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="RAM[7]" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="ADDR" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ADDR[7]"/>
            <net is_signal_inverted="no" name="ADDR[6]"/>
            <net is_signal_inverted="no" name="ADDR[5]"/>
            <net is_signal_inverted="no" name="ADDR[4]"/>
            <net is_signal_inverted="no" name="ADDR[3]"/>
            <net is_signal_inverted="no" name="ADDR[2]"/>
            <net is_signal_inverted="no" name="ADDR[1]"/>
            <net is_signal_inverted="no" name="ADDR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ALU" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="ALU[7]"/>
            <net is_signal_inverted="no" name="ALU[6]"/>
            <net is_signal_inverted="no" name="ALU[5]"/>
            <net is_signal_inverted="no" name="ALU[4]"/>
            <net is_signal_inverted="no" name="ALU[3]"/>
            <net is_signal_inverted="no" name="ALU[2]"/>
            <net is_signal_inverted="no" name="ALU[1]"/>
            <net is_signal_inverted="no" name="ALU[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="BUS" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="BUS[7]"/>
            <net is_signal_inverted="no" name="BUS[6]"/>
            <net is_signal_inverted="no" name="BUS[5]"/>
            <net is_signal_inverted="no" name="BUS[4]"/>
            <net is_signal_inverted="no" name="BUS[3]"/>
            <net is_signal_inverted="no" name="BUS[2]"/>
            <net is_signal_inverted="no" name="BUS[1]"/>
            <net is_signal_inverted="no" name="BUS[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DR1" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DR1[7]"/>
            <net is_signal_inverted="no" name="DR1[6]"/>
            <net is_signal_inverted="no" name="DR1[5]"/>
            <net is_signal_inverted="no" name="DR1[4]"/>
            <net is_signal_inverted="no" name="DR1[3]"/>
            <net is_signal_inverted="no" name="DR1[2]"/>
            <net is_signal_inverted="no" name="DR1[1]"/>
            <net is_signal_inverted="no" name="DR1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DR2" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DR2[7]"/>
            <net is_signal_inverted="no" name="DR2[6]"/>
            <net is_signal_inverted="no" name="DR2[5]"/>
            <net is_signal_inverted="no" name="DR2[4]"/>
            <net is_signal_inverted="no" name="DR2[3]"/>
            <net is_signal_inverted="no" name="DR2[2]"/>
            <net is_signal_inverted="no" name="DR2[1]"/>
            <net is_signal_inverted="no" name="DR2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I[7]"/>
            <net is_signal_inverted="no" name="I[6]"/>
            <net is_signal_inverted="no" name="I[5]"/>
            <net is_signal_inverted="no" name="I[4]"/>
            <net is_signal_inverted="no" name="I[3]"/>
            <net is_signal_inverted="no" name="I[2]"/>
            <net is_signal_inverted="no" name="I[1]"/>
            <net is_signal_inverted="no" name="I[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="IN" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="IN[7]"/>
            <net is_signal_inverted="no" name="IN[6]"/>
            <net is_signal_inverted="no" name="IN[5]"/>
            <net is_signal_inverted="no" name="IN[4]"/>
            <net is_signal_inverted="no" name="IN[3]"/>
            <net is_signal_inverted="no" name="IN[2]"/>
            <net is_signal_inverted="no" name="IN[1]"/>
            <net is_signal_inverted="no" name="IN[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="M" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="M[24]"/>
            <net is_signal_inverted="no" name="M[23]"/>
            <net is_signal_inverted="no" name="M[22]"/>
            <net is_signal_inverted="no" name="M[21]"/>
            <net is_signal_inverted="no" name="M[20]"/>
            <net is_signal_inverted="no" name="M[19]"/>
            <net is_signal_inverted="no" name="M[18]"/>
            <net is_signal_inverted="no" name="M[17]"/>
            <net is_signal_inverted="no" name="M[16]"/>
            <net is_signal_inverted="no" name="M[15]"/>
            <net is_signal_inverted="no" name="M[14]"/>
            <net is_signal_inverted="no" name="M[13]"/>
            <net is_signal_inverted="no" name="M[12]"/>
            <net is_signal_inverted="no" name="M[11]"/>
            <net is_signal_inverted="no" name="M[10]"/>
            <net is_signal_inverted="no" name="M[9]"/>
            <net is_signal_inverted="no" name="M[8]"/>
            <net is_signal_inverted="no" name="M[7]"/>
            <net is_signal_inverted="no" name="M[6]"/>
            <net is_signal_inverted="no" name="M[5]"/>
            <net is_signal_inverted="no" name="M[4]"/>
            <net is_signal_inverted="no" name="M[3]"/>
            <net is_signal_inverted="no" name="M[2]"/>
            <net is_signal_inverted="no" name="M[1]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PC" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PC[7]"/>
            <net is_signal_inverted="no" name="PC[6]"/>
            <net is_signal_inverted="no" name="PC[5]"/>
            <net is_signal_inverted="no" name="PC[4]"/>
            <net is_signal_inverted="no" name="PC[3]"/>
            <net is_signal_inverted="no" name="PC[2]"/>
            <net is_signal_inverted="no" name="PC[1]"/>
            <net is_signal_inverted="no" name="PC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R0" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R0[7]"/>
            <net is_signal_inverted="no" name="R0[6]"/>
            <net is_signal_inverted="no" name="R0[5]"/>
            <net is_signal_inverted="no" name="R0[4]"/>
            <net is_signal_inverted="no" name="R0[3]"/>
            <net is_signal_inverted="no" name="R0[2]"/>
            <net is_signal_inverted="no" name="R0[1]"/>
            <net is_signal_inverted="no" name="R0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R1" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R1[7]"/>
            <net is_signal_inverted="no" name="R1[6]"/>
            <net is_signal_inverted="no" name="R1[5]"/>
            <net is_signal_inverted="no" name="R1[4]"/>
            <net is_signal_inverted="no" name="R1[3]"/>
            <net is_signal_inverted="no" name="R1[2]"/>
            <net is_signal_inverted="no" name="R1[1]"/>
            <net is_signal_inverted="no" name="R1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R2" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R2[7]"/>
            <net is_signal_inverted="no" name="R2[6]"/>
            <net is_signal_inverted="no" name="R2[5]"/>
            <net is_signal_inverted="no" name="R2[4]"/>
            <net is_signal_inverted="no" name="R2[3]"/>
            <net is_signal_inverted="no" name="R2[2]"/>
            <net is_signal_inverted="no" name="R2[1]"/>
            <net is_signal_inverted="no" name="R2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="uA" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uA[5]"/>
            <net is_signal_inverted="no" name="uA[4]"/>
            <net is_signal_inverted="no" name="uA[3]"/>
            <net is_signal_inverted="no" name="uA[2]"/>
            <net is_signal_inverted="no" name="uA[1]"/>
            <net is_signal_inverted="no" name="uA[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="RAM" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="RAM[0]"/>
            <net is_signal_inverted="no" name="RAM[1]"/>
            <net is_signal_inverted="no" name="RAM[2]"/>
            <net is_signal_inverted="no" name="RAM[3]"/>
            <net is_signal_inverted="no" name="RAM[4]"/>
            <net is_signal_inverted="no" name="RAM[5]"/>
            <net is_signal_inverted="no" name="RAM[6]"/>
            <net is_signal_inverted="no" name="RAM[7]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="ADDR" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="ADDR[7]"/>
            <net is_signal_inverted="no" name="ADDR[6]"/>
            <net is_signal_inverted="no" name="ADDR[5]"/>
            <net is_signal_inverted="no" name="ADDR[4]"/>
            <net is_signal_inverted="no" name="ADDR[3]"/>
            <net is_signal_inverted="no" name="ADDR[2]"/>
            <net is_signal_inverted="no" name="ADDR[1]"/>
            <net is_signal_inverted="no" name="ADDR[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="ALU" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="ALU[7]"/>
            <net is_signal_inverted="no" name="ALU[6]"/>
            <net is_signal_inverted="no" name="ALU[5]"/>
            <net is_signal_inverted="no" name="ALU[4]"/>
            <net is_signal_inverted="no" name="ALU[3]"/>
            <net is_signal_inverted="no" name="ALU[2]"/>
            <net is_signal_inverted="no" name="ALU[1]"/>
            <net is_signal_inverted="no" name="ALU[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="BUS" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="BUS[7]"/>
            <net is_signal_inverted="no" name="BUS[6]"/>
            <net is_signal_inverted="no" name="BUS[5]"/>
            <net is_signal_inverted="no" name="BUS[4]"/>
            <net is_signal_inverted="no" name="BUS[3]"/>
            <net is_signal_inverted="no" name="BUS[2]"/>
            <net is_signal_inverted="no" name="BUS[1]"/>
            <net is_signal_inverted="no" name="BUS[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DR1" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DR1[7]"/>
            <net is_signal_inverted="no" name="DR1[6]"/>
            <net is_signal_inverted="no" name="DR1[5]"/>
            <net is_signal_inverted="no" name="DR1[4]"/>
            <net is_signal_inverted="no" name="DR1[3]"/>
            <net is_signal_inverted="no" name="DR1[2]"/>
            <net is_signal_inverted="no" name="DR1[1]"/>
            <net is_signal_inverted="no" name="DR1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="DR2" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="DR2[7]"/>
            <net is_signal_inverted="no" name="DR2[6]"/>
            <net is_signal_inverted="no" name="DR2[5]"/>
            <net is_signal_inverted="no" name="DR2[4]"/>
            <net is_signal_inverted="no" name="DR2[3]"/>
            <net is_signal_inverted="no" name="DR2[2]"/>
            <net is_signal_inverted="no" name="DR2[1]"/>
            <net is_signal_inverted="no" name="DR2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I[7]"/>
            <net is_signal_inverted="no" name="I[6]"/>
            <net is_signal_inverted="no" name="I[5]"/>
            <net is_signal_inverted="no" name="I[4]"/>
            <net is_signal_inverted="no" name="I[3]"/>
            <net is_signal_inverted="no" name="I[2]"/>
            <net is_signal_inverted="no" name="I[1]"/>
            <net is_signal_inverted="no" name="I[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="IN" order="msb_to_lsb" radix="hex" state="collapse" type="input pin">
            <net is_signal_inverted="no" name="IN[7]"/>
            <net is_signal_inverted="no" name="IN[6]"/>
            <net is_signal_inverted="no" name="IN[5]"/>
            <net is_signal_inverted="no" name="IN[4]"/>
            <net is_signal_inverted="no" name="IN[3]"/>
            <net is_signal_inverted="no" name="IN[2]"/>
            <net is_signal_inverted="no" name="IN[1]"/>
            <net is_signal_inverted="no" name="IN[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="M" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="M[24]"/>
            <net is_signal_inverted="no" name="M[23]"/>
            <net is_signal_inverted="no" name="M[22]"/>
            <net is_signal_inverted="no" name="M[21]"/>
            <net is_signal_inverted="no" name="M[20]"/>
            <net is_signal_inverted="no" name="M[19]"/>
            <net is_signal_inverted="no" name="M[18]"/>
            <net is_signal_inverted="no" name="M[17]"/>
            <net is_signal_inverted="no" name="M[16]"/>
            <net is_signal_inverted="no" name="M[15]"/>
            <net is_signal_inverted="no" name="M[14]"/>
            <net is_signal_inverted="no" name="M[13]"/>
            <net is_signal_inverted="no" name="M[12]"/>
            <net is_signal_inverted="no" name="M[11]"/>
            <net is_signal_inverted="no" name="M[10]"/>
            <net is_signal_inverted="no" name="M[9]"/>
            <net is_signal_inverted="no" name="M[8]"/>
            <net is_signal_inverted="no" name="M[7]"/>
            <net is_signal_inverted="no" name="M[6]"/>
            <net is_signal_inverted="no" name="M[5]"/>
            <net is_signal_inverted="no" name="M[4]"/>
            <net is_signal_inverted="no" name="M[3]"/>
            <net is_signal_inverted="no" name="M[2]"/>
            <net is_signal_inverted="no" name="M[1]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PC" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PC[7]"/>
            <net is_signal_inverted="no" name="PC[6]"/>
            <net is_signal_inverted="no" name="PC[5]"/>
            <net is_signal_inverted="no" name="PC[4]"/>
            <net is_signal_inverted="no" name="PC[3]"/>
            <net is_signal_inverted="no" name="PC[2]"/>
            <net is_signal_inverted="no" name="PC[1]"/>
            <net is_signal_inverted="no" name="PC[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R0" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R0[7]"/>
            <net is_signal_inverted="no" name="R0[6]"/>
            <net is_signal_inverted="no" name="R0[5]"/>
            <net is_signal_inverted="no" name="R0[4]"/>
            <net is_signal_inverted="no" name="R0[3]"/>
            <net is_signal_inverted="no" name="R0[2]"/>
            <net is_signal_inverted="no" name="R0[1]"/>
            <net is_signal_inverted="no" name="R0[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R1" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R1[7]"/>
            <net is_signal_inverted="no" name="R1[6]"/>
            <net is_signal_inverted="no" name="R1[5]"/>
            <net is_signal_inverted="no" name="R1[4]"/>
            <net is_signal_inverted="no" name="R1[3]"/>
            <net is_signal_inverted="no" name="R1[2]"/>
            <net is_signal_inverted="no" name="R1[1]"/>
            <net is_signal_inverted="no" name="R1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="R2" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="R2[7]"/>
            <net is_signal_inverted="no" name="R2[6]"/>
            <net is_signal_inverted="no" name="R2[5]"/>
            <net is_signal_inverted="no" name="R2[4]"/>
            <net is_signal_inverted="no" name="R2[3]"/>
            <net is_signal_inverted="no" name="R2[2]"/>
            <net is_signal_inverted="no" name="R2[1]"/>
            <net is_signal_inverted="no" name="R2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="uA" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="uA[5]"/>
            <net is_signal_inverted="no" name="uA[4]"/>
            <net is_signal_inverted="no" name="uA[3]"/>
            <net is_signal_inverted="no" name="uA[2]"/>
            <net is_signal_inverted="no" name="uA[1]"/>
            <net is_signal_inverted="no" name="uA[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="RAM" order="lsb_to_msb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="RAM[0]"/>
            <net is_signal_inverted="no" name="RAM[1]"/>
            <net is_signal_inverted="no" name="RAM[2]"/>
            <net is_signal_inverted="no" name="RAM[3]"/>
            <net is_signal_inverted="no" name="RAM[4]"/>
            <net is_signal_inverted="no" name="RAM[5]"/>
            <net is_signal_inverted="no" name="RAM[6]"/>
            <net is_signal_inverted="no" name="RAM[7]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="A3B0EE03" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2012/03/15 10:13:36  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="rising edge" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000
            
            
            <pwr_up_transitional>00000000
            
            
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2012/03/15 11:36:56  #0" power_up_mode="false" sample_depth="127" trigger_position="-1">110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000110100000101000101010001010100010010110001101010000011001010000100100000000000001110000001010001111110110110101001010001100000</data>
          <extradata>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="9"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="131008"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="column width" size="18" value="34,34,82,74,68,70,88,100,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="window position" size="9" value="1280,673,398,124,0,50,36,0,0"/>
  </global_info>
</session>
