$date
	Sun Jul 30 21:45:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module lfsr $end
$var wire 1 # clk $end
$var wire 8 % data [7:0] $end
$var wire 1 & feedback $end
$var wire 1 $ reset $end
$var reg 8 ' state [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 "
$end
#0
$dumpvars
bx '
x&
bx %
1$
x#
bx !
$end
#40
0&
b10001010 !
b10001010 %
b10001010 '
0$
#400
1$
#600
0$
#3000
