{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523997810557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523997810566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 23:43:30 2018 " "Processing started: Tue Apr 17 23:43:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523997810566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997810566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_example -c cache_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997810566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523997811421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523997811421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_example.v 1 1 " "Found 1 design units, including 1 entities, in source file cache_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_example " "Found entity 1: cache_example" {  } { { "cache_example.v" "" { Text "C:/Repositories/CA-Project/cache_example.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "2way_cache.v(50) " "Verilog HDL information at 2way_cache.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "2way_cache.v" "" { Text "C:/Repositories/CA-Project/2way_cache.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523997833525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2way_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file 2way_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_2way " "Found entity 1: cache_2way" {  } { { "2way_cache.v" "" { Text "C:/Repositories/CA-Project/2way_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "4way_cache.v(52) " "Verilog HDL information at 4way_cache.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "4way_cache.v" "" { Text "C:/Repositories/CA-Project/4way_cache.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523997833532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4way_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file 4way_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_4way " "Found entity 1: cache_4way" {  } { { "4way_cache.v" "" { Text "C:/Repositories/CA-Project/4way_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rate_tb " "Found entity 1: rate_tb" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Repositories/CA-Project/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test_bench " "Found entity 1: ram_test_bench" {  } { { "ram_test_bench.v" "" { Text "C:/Repositories/CA-Project/ram_test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523997833575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q cache.v(96) " "Verilog HDL Implicit Net warning at cache.v(96): created implicit net for \"q\"" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523997833576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rate_tb " "Elaborating entity \"rate_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523997833664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state rate_tb.v(7) " "Verilog HDL or VHDL warning at rate_tb.v(7): object \"state\" assigned a value but never read" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523997833674 "|rate_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rate_tb.v(10536) " "Verilog HDL warning at rate_tb.v(10536): ignoring unsupported system task" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 10536 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1523997833707 "|rate_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk rate_tb.v(10539) " "Verilog HDL warning at rate_tb.v(10539): assignments to clk create a combinational loop" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 10539 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1523997833708 "|rate_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init_state rate_tb.v(10541) " "Verilog HDL Always Construct warning at rate_tb.v(10541): inferring latch(es) for variable \"init_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 10541 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523997833709 "|rate_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "missrate_counter rate_tb.v(10541) " "Verilog HDL Always Construct warning at rate_tb.v(10541): inferring latch(es) for variable \"missrate_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 10541 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523997833709 "|rate_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hitrate_counter rate_tb.v(10541) " "Verilog HDL Always Construct warning at rate_tb.v(10541): inferring latch(es) for variable \"hitrate_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 10541 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523997833709 "|rate_tb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a rate_tb.v(1) " "Output port \"a\" at rate_tb.v(1) has no driver" {  } { { "rate_tb.v" "" { Text "C:/Repositories/CA-Project/rate_tb.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523997833713 "|rate_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache " "Elaborating entity \"cache\" for hierarchy \"cache:cache\"" {  } { { "rate_tb.v" "cache" { Text "C:/Repositories/CA-Project/rate_tb.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523997833766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q cache.v(96) " "Verilog HDL or VHDL warning at cache.v(96): object \"q\" assigned a value but never read" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523997833770 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_reg cache.v(28) " "Verilog HDL or VHDL warning at cache.v(28): object \"state_reg\" assigned a value but never read" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523997833770 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cache.v(63) " "Verilog HDL assignment warning at cache.v(63): truncated value with size 32 to match size of target (10)" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523997833770 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1014 30 cache.v(68) " "Verilog HDL assignment warning at cache.v(68): truncated value with size 1014 to match size of target (30)" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523997833771 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "1014 30 cache.v(87) " "Verilog HDL assignment warning at cache.v(87): truncated value with size 1014 to match size of target (30)" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523997833771 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cache.v(96) " "Verilog HDL assignment warning at cache.v(96): truncated value with size 32 to match size of target (1)" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523997833771 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out cache.v(10) " "Output port \"out\" at cache.v(10) has no driver" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523997833771 "|rate_tb|cache:cache"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "response cache.v(7) " "Output port \"response\" at cache.v(7) has no driver" {  } { { "cache.v" "" { Text "C:/Repositories/CA-Project/cache.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523997833771 "|rate_tb|cache:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram cache:cache\|ram:ram " "Elaborating entity \"ram\" for hierarchy \"cache:cache\|ram:ram\"" {  } { { "cache.v" "ram" { Text "C:/Repositories/CA-Project/cache.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523997833773 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "respone ram " "Port \"respone\" does not exist in macrofunction \"ram\"" {  } { { "cache.v" "ram" { Text "C:/Repositories/CA-Project/cache.v" 41 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523997833833 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523997833856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Repositories/CA-Project/output_files/cache_example.map.smsg " "Generated suppressed messages file C:/Repositories/CA-Project/output_files/cache_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997833930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523997834035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 17 23:43:54 2018 " "Processing ended: Tue Apr 17 23:43:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523997834035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523997834035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523997834035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997834035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523997834673 ""}
