

================================================================
== Vivado HLS Report for 'aes_round'
================================================================
* Date:           Mon Dec  9 22:58:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.804 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       18|       18| 0.180 us | 0.180 us |   19|   19| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_mixColumn_fu_454  |mixColumn  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    576|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    472|    -|
|Register         |        -|      -|     299|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     299|   1176|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+---+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------+-----------+---------+-------+---+-----+-----+
    |grp_mixColumn_fu_454  |mixColumn  |        0|      0|  0|  576|    0|
    +----------------------+-----------+---------+-------+---+-----+-----+
    |Total                 |           |        0|      0|  0|  576|    0|
    +----------------------+-----------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |expandKey_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |xor_ln236_10_fu_676_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_11_fu_615_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_12_fu_560_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_13_fu_738_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_14_fu_683_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_15_fu_622_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_1_fu_718_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_2_fu_663_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_3_fu_602_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_4_fu_547_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_5_fu_725_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_6_fu_670_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_7_fu_609_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_8_fu_553_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_9_fu_732_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_fu_541_p2     |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 128|         128|         128|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  97|         20|    1|         20|
    |grp_mixColumn_fu_454_column_0_read  |  15|          3|    8|         24|
    |grp_mixColumn_fu_454_column_1_read  |  15|          3|    8|         24|
    |grp_mixColumn_fu_454_column_3_read  |  15|          3|    8|         24|
    |reg_468                             |   9|          2|    8|         16|
    |reg_485                             |   9|          2|    8|         16|
    |reg_490                             |   9|          2|    8|         16|
    |sbox_address0                       |  85|         17|    8|        136|
    |state_address0                      |  65|         16|    4|         64|
    |state_address1                      |  65|         16|    4|         64|
    |state_d0                            |  44|          9|    8|         72|
    |state_d1                            |  44|          9|    8|         72|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 472|        102|   81|        548|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  19|   0|   19|          0|
    |ap_port_reg_roundKey_0_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_10_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_11_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_12_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_13_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_14_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_15_read  |   8|   0|    8|          0|
    |ap_port_reg_roundKey_1_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_2_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_3_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_4_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_5_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_6_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_7_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_8_read   |   8|   0|    8|          0|
    |ap_port_reg_roundKey_9_read   |   8|   0|    8|          0|
    |reg_464                       |   8|   0|    8|          0|
    |reg_468                       |   8|   0|    8|          0|
    |reg_473                       |   8|   0|    8|          0|
    |reg_479                       |   8|   0|    8|          0|
    |reg_485                       |   8|   0|    8|          0|
    |reg_490                       |   8|   0|    8|          0|
    |reg_495                       |   8|   0|    8|          0|
    |state_load_11_reg_893         |   8|   0|    8|          0|
    |state_load_12_reg_863         |   8|   0|    8|          0|
    |state_load_13_reg_827         |   8|   0|    8|          0|
    |state_load_7_reg_873          |   8|   0|    8|          0|
    |xor_ln236_13_reg_963          |   8|   0|    8|          0|
    |xor_ln236_14_reg_938          |   8|   0|    8|          0|
    |xor_ln236_15_reg_908          |   8|   0|    8|          0|
    |xor_ln236_4_reg_842           |   8|   0|    8|          0|
    |xor_ln236_6_reg_933           |   8|   0|    8|          0|
    |xor_ln236_7_reg_903           |   8|   0|    8|          0|
    |xor_ln236_9_reg_958           |   8|   0|    8|          0|
    |xor_ln236_reg_837             |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 299|   0|  299|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     aes_round    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     aes_round    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     aes_round    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     aes_round    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     aes_round    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     aes_round    | return value |
|state_address0    | out |    4|  ap_memory |       state      |     array    |
|state_ce0         | out |    1|  ap_memory |       state      |     array    |
|state_we0         | out |    1|  ap_memory |       state      |     array    |
|state_d0          | out |    8|  ap_memory |       state      |     array    |
|state_q0          |  in |    8|  ap_memory |       state      |     array    |
|state_address1    | out |    4|  ap_memory |       state      |     array    |
|state_ce1         | out |    1|  ap_memory |       state      |     array    |
|state_we1         | out |    1|  ap_memory |       state      |     array    |
|state_d1          | out |    8|  ap_memory |       state      |     array    |
|state_q1          |  in |    8|  ap_memory |       state      |     array    |
|roundKey_0_read   |  in |    8|   ap_none  |  roundKey_0_read |    scalar    |
|roundKey_1_read   |  in |    8|   ap_none  |  roundKey_1_read |    scalar    |
|roundKey_2_read   |  in |    8|   ap_none  |  roundKey_2_read |    scalar    |
|roundKey_3_read   |  in |    8|   ap_none  |  roundKey_3_read |    scalar    |
|roundKey_4_read   |  in |    8|   ap_none  |  roundKey_4_read |    scalar    |
|roundKey_5_read   |  in |    8|   ap_none  |  roundKey_5_read |    scalar    |
|roundKey_6_read   |  in |    8|   ap_none  |  roundKey_6_read |    scalar    |
|roundKey_7_read   |  in |    8|   ap_none  |  roundKey_7_read |    scalar    |
|roundKey_8_read   |  in |    8|   ap_none  |  roundKey_8_read |    scalar    |
|roundKey_9_read   |  in |    8|   ap_none  |  roundKey_9_read |    scalar    |
|roundKey_10_read  |  in |    8|   ap_none  | roundKey_10_read |    scalar    |
|roundKey_11_read  |  in |    8|   ap_none  | roundKey_11_read |    scalar    |
|roundKey_12_read  |  in |    8|   ap_none  | roundKey_12_read |    scalar    |
|roundKey_13_read  |  in |    8|   ap_none  | roundKey_13_read |    scalar    |
|roundKey_14_read  |  in |    8|   ap_none  | roundKey_14_read |    scalar    |
|roundKey_15_read  |  in |    8|   ap_none  | roundKey_15_read |    scalar    |
+------------------+-----+-----+------------+------------------+--------------+

