\subsection{tstcfg Entity Reference}
\label{clasststcfg}\index{tstcfg@{tstcfg}}


Inheritance diagram for tstcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{dc/df1/clasststcfg__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tstcfg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{d6/d37/clasststcfg__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf mem\+\_\+package}   
\item 
{\bf tstcfg\+\_\+pkg}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf maddress}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sen}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sdout}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf lreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mreset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf oen}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf stateo}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+E\+S\+T\+\_\+\+EN}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+E\+S\+T\+\_\+\+C\+M\+P\+LT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+E\+S\+T\+\_\+\+R\+EZ}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+D\+F\+\_\+\+C\+NT}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+X\+\_\+\+T\+S\+T\+\_\+I}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf T\+X\+\_\+\+T\+S\+T\+\_\+Q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf to\+\_\+tstcfg}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} 
\item 
{\bf to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+F\+G\+\_\+\+F\+R\+O\+M\+\_\+\+R\+X\+TX}} \textcolor{vhdlchar}{ }} 
\item 
{\bf from\+\_\+tstcfg}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 18} of file {\bf tstcfg.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tstcfg@{tstcfg}!A\+D\+F\+\_\+\+C\+NT@{A\+D\+F\+\_\+\+C\+NT}}
\index{A\+D\+F\+\_\+\+C\+NT@{A\+D\+F\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{A\+D\+F\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+D\+F\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ab0663187cf7383a5d6983dca800cb329}


Definition at line {\bf 52} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit@{D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit}}
\index{D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit@{D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit}!tstcfg@{tstcfg}}
\paragraph[{D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R2\+\_\+1\+\_\+pnf\+\_\+per\+\_\+bit} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a280889a2dfc58a85455dd7aa48a5e088}


Definition at line {\bf 55} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US@{D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US}}
\index{D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US@{D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US}!tstcfg@{tstcfg}}
\paragraph[{D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R2\+\_\+1\+\_\+\+S\+T\+A\+T\+US} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a8c19b4eacb0f40a5fe8a7f6e5d6e04a4}


Definition at line {\bf 54} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit@{D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit}}
\index{D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit@{D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit}!tstcfg@{tstcfg}}
\paragraph[{D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R2\+\_\+2\+\_\+pnf\+\_\+per\+\_\+bit} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a2aa1df76e8964f2d3a882883b971d7a4}


Definition at line {\bf 57} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US@{D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US}}
\index{D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US@{D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US}!tstcfg@{tstcfg}}
\paragraph[{D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+D\+R2\+\_\+2\+\_\+\+S\+T\+A\+T\+US} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a73e2b83fcd725d03dfbea4d712583659}


Definition at line {\bf 56} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!from\+\_\+tstcfg@{from\+\_\+tstcfg}}
\index{from\+\_\+tstcfg@{from\+\_\+tstcfg}!tstcfg@{tstcfg}}
\paragraph[{from\+\_\+tstcfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf from\+\_\+tstcfg} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+F\+R\+O\+M\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_afca9b5ec78444ed22c64dcca455bf460}


Definition at line {\bf 43} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT@{F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT}}
\index{F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT@{F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+X3\+\_\+\+C\+L\+K\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a8eefba510adc654ec52ec43ae4b576f9}


Definition at line {\bf 43} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!ieee@{ieee}}
\index{ieee@{ieee}!tstcfg@{tstcfg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{clasststcfg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT@{L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT}}
\index{L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT@{L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+M\+K\+\_\+\+C\+L\+K\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{23} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a0bf30342a8e5b310069e737ee6a56c2c}


Definition at line {\bf 51} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!lreset@{lreset}}
\index{lreset@{lreset}!tstcfg@{tstcfg}}
\paragraph[{lreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ab4573fdea1cdc3308c947af523ca0d97}


Definition at line {\bf 32} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!maddress@{maddress}}
\index{maddress@{maddress}!tstcfg@{tstcfg}}
\paragraph[{maddress}]{\setlength{\rightskip}{0pt plus 5cm}{\bf maddress} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a6195378ec70dceb04b40e9ea2dfe8348}


Definition at line {\bf 22} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!mem\+\_\+package@{mem\+\_\+package}}
\index{mem\+\_\+package@{mem\+\_\+package}!tstcfg@{tstcfg}}
\paragraph[{mem\+\_\+package}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+package}\hspace{0.3cm}{\ttfamily [Package]}}\label{clasststcfg_af17cc66e07f2353a1b62aa83babe4f44}


Definition at line {\bf 12} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!tstcfg@{tstcfg}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 23} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!mreset@{mreset}}
\index{mreset@{mreset}!tstcfg@{tstcfg}}
\paragraph[{mreset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mreset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a3f01f53cfe06b99a7bfa97b24503f39b}


Definition at line {\bf 33} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!tstcfg@{tstcfg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{clasststcfg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!oen@{oen}}
\index{oen@{oen}!tstcfg@{tstcfg}}
\paragraph[{oen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oen} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a2b4865d9617410fdd3598db17e63bdbf}


Definition at line {\bf 35} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!sclk@{sclk}}
\index{sclk@{sclk}!tstcfg@{tstcfg}}
\paragraph[{sclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ac922a2fc6a86b71aca5c7d49ea3bc36b}


Definition at line {\bf 27} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!sdin@{sdin}}
\index{sdin@{sdin}!tstcfg@{tstcfg}}
\paragraph[{sdin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a689a085f705c45ec3c2821cbe3a33b19}


Definition at line {\bf 26} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!sdout@{sdout}}
\index{sdout@{sdout}!tstcfg@{tstcfg}}
\paragraph[{sdout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sdout} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_aa9859b1193c781bb51a2e16215d90fb3}


Definition at line {\bf 29} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!sen@{sen}}
\index{sen@{sen}!tstcfg@{tstcfg}}
\paragraph[{sen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sen} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a5e69a30218f15bf1e4421d24cad846c0}


Definition at line {\bf 28} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K0\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a6fb17e5bcc78dfc89f402413539491d0}


Definition at line {\bf 44} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K1\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_aa3361424388d28af0e48ae3d4b68a628}


Definition at line {\bf 45} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K2\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_adda4395137bbb4bb420c8b0dd881cde4}


Definition at line {\bf 46} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K3\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a174c2877a9a5c3476dc8501a58ac3727}


Definition at line {\bf 47} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K5\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a7615837c59e19b4c24af1f0197b33ef2}


Definition at line {\bf 48} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K6\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_adc3944a9daf13f39b64624bc3407d0a9}


Definition at line {\bf 49} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT}}
\index{Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT@{Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT}!tstcfg@{tstcfg}}
\paragraph[{Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Si5351\+C\+\_\+\+C\+L\+K7\+\_\+\+C\+NT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a44b26d25f4d5fee8779ba2291f4d30e2}


Definition at line {\bf 50} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!stateo@{stateo}}
\index{stateo@{stateo}!tstcfg@{tstcfg}}
\paragraph[{stateo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stateo} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_abd6b61c99643f61b2f28f4ecbe116ef1}


Definition at line {\bf 36} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tstcfg@{tstcfg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{clasststcfg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+E\+S\+T\+\_\+\+C\+M\+P\+LT@{T\+E\+S\+T\+\_\+\+C\+M\+P\+LT}}
\index{T\+E\+S\+T\+\_\+\+C\+M\+P\+LT@{T\+E\+S\+T\+\_\+\+C\+M\+P\+LT}!tstcfg@{tstcfg}}
\paragraph[{T\+E\+S\+T\+\_\+\+C\+M\+P\+LT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+E\+S\+T\+\_\+\+C\+M\+P\+LT} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ab0f91186e092129818ca9ff63c8074e8}


Definition at line {\bf 41} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+E\+S\+T\+\_\+\+EN@{T\+E\+S\+T\+\_\+\+EN}}
\index{T\+E\+S\+T\+\_\+\+EN@{T\+E\+S\+T\+\_\+\+EN}!tstcfg@{tstcfg}}
\paragraph[{T\+E\+S\+T\+\_\+\+EN}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+E\+S\+T\+\_\+\+EN} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a3558c94dd6a637cb93e00f01e59f79c0}


Definition at line {\bf 39} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR@{T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR}}
\index{T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR@{T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR}!tstcfg@{tstcfg}}
\paragraph[{T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+E\+S\+T\+\_\+\+F\+R\+C\+\_\+\+E\+RR} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a566d2bcc9e42ef618107d4d8b94aed7d}


Definition at line {\bf 40} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+E\+S\+T\+\_\+\+R\+EZ@{T\+E\+S\+T\+\_\+\+R\+EZ}}
\index{T\+E\+S\+T\+\_\+\+R\+EZ@{T\+E\+S\+T\+\_\+\+R\+EZ}!tstcfg@{tstcfg}}
\paragraph[{T\+E\+S\+T\+\_\+\+R\+EZ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+E\+S\+T\+\_\+\+R\+EZ} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ab0b5ef817a44e49d541a5073c0b306b3}


Definition at line {\bf 42} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!to\+\_\+tstcfg@{to\+\_\+tstcfg}}
\index{to\+\_\+tstcfg@{to\+\_\+tstcfg}!tstcfg@{tstcfg}}
\paragraph[{to\+\_\+tstcfg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf to\+\_\+tstcfg} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+FG}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_ab4f089bd5c909b9d4896e178d0b86103}


Definition at line {\bf 39} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!to\+\_\+tstcfg\+\_\+from\+\_\+rxtx@{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}}
\index{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx@{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}!tstcfg@{tstcfg}}
\paragraph[{to\+\_\+tstcfg\+\_\+from\+\_\+rxtx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf to\+\_\+tstcfg\+\_\+from\+\_\+rxtx} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries {\bfseries {\bf t\+\_\+\+T\+O\+\_\+\+T\+S\+T\+C\+F\+G\+\_\+\+F\+R\+O\+M\+\_\+\+R\+X\+TX}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a30a8c2bd317280287e8e2600f0437930}


Definition at line {\bf 40} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!tstcfg\+\_\+pkg@{tstcfg\+\_\+pkg}}
\index{tstcfg\+\_\+pkg@{tstcfg\+\_\+pkg}!tstcfg@{tstcfg}}
\paragraph[{tstcfg\+\_\+pkg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tstcfg\+\_\+pkg}\hspace{0.3cm}{\ttfamily [Package]}}\label{clasststcfg_ac0229b586f5e4c9485042237877ae33c}


Definition at line {\bf 13} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+X\+\_\+\+T\+S\+T\+\_\+I@{T\+X\+\_\+\+T\+S\+T\+\_\+I}}
\index{T\+X\+\_\+\+T\+S\+T\+\_\+I@{T\+X\+\_\+\+T\+S\+T\+\_\+I}!tstcfg@{tstcfg}}
\paragraph[{T\+X\+\_\+\+T\+S\+T\+\_\+I}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+T\+S\+T\+\_\+I} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a119275356f5cc4a1f5d89aa1e55eb491}


Definition at line {\bf 58} of file {\bf tstcfg.\+vhd}.

\index{tstcfg@{tstcfg}!T\+X\+\_\+\+T\+S\+T\+\_\+Q@{T\+X\+\_\+\+T\+S\+T\+\_\+Q}}
\index{T\+X\+\_\+\+T\+S\+T\+\_\+Q@{T\+X\+\_\+\+T\+S\+T\+\_\+Q}!tstcfg@{tstcfg}}
\paragraph[{T\+X\+\_\+\+T\+S\+T\+\_\+Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf T\+X\+\_\+\+T\+S\+T\+\_\+Q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{clasststcfg_a1b9fd3f7d6b23eb6bd4b4f7ebad29ba4}


Definition at line {\bf 62} of file {\bf tstcfg.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf tstcfg.\+vhd}\end{DoxyCompactItemize}
