pin,slack
eSRAM_eNVM_RW_0/data_lm_0[9]:A,5550
eSRAM_eNVM_RW_0/data_lm_0[9]:B,7356
eSRAM_eNVM_RW_0/data_lm_0[9]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[9]:D,4963
eSRAM_eNVM_RW_0/data_lm_0[9]:Y,4662
eSRAM_eNVM_RW_0/current_state_RNIP0FE3[4]:A,4821
eSRAM_eNVM_RW_0/current_state_RNIP0FE3[4]:B,3505
eSRAM_eNVM_RW_0/current_state_RNIP0FE3[4]:C,5847
eSRAM_eNVM_RW_0/current_state_RNIP0FE3[4]:D,5771
eSRAM_eNVM_RW_0/current_state_RNIP0FE3[4]:Y,3505
SPI_Master_0/PWDATA_buf_RNO[13]:A,7616
SPI_Master_0/PWDATA_buf_RNO[13]:B,7526
SPI_Master_0/PWDATA_buf_RNO[13]:C,4707
SPI_Master_0/PWDATA_buf_RNO[13]:D,6878
SPI_Master_0/PWDATA_buf_RNO[13]:Y,4707
SPI_Master_0/PWDATA_buf[3]:ADn,
SPI_Master_0/PWDATA_buf[3]:ALn,
SPI_Master_0/PWDATA_buf[3]:CLK,7526
SPI_Master_0/PWDATA_buf[3]:D,4707
SPI_Master_0/PWDATA_buf[3]:EN,2112
SPI_Master_0/PWDATA_buf[3]:LAT,
SPI_Master_0/PWDATA_buf[3]:Q,7526
SPI_Master_0/PWDATA_buf[3]:SD,
SPI_Master_0/PWDATA_buf[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SPI_Master_0/clk_toggles[4]:ADn,
SPI_Master_0/clk_toggles[4]:ALn,
SPI_Master_0/clk_toggles[4]:CLK,3892
SPI_Master_0/clk_toggles[4]:D,1802
SPI_Master_0/clk_toggles[4]:EN,
SPI_Master_0/clk_toggles[4]:LAT,
SPI_Master_0/clk_toggles[4]:Q,3892
SPI_Master_0/clk_toggles[4]:SD,
SPI_Master_0/clk_toggles[4]:SLn,
SPI_Master_0/PRDATA_buf[0]:ADn,
SPI_Master_0/PRDATA_buf[0]:ALn,
SPI_Master_0/PRDATA_buf[0]:CLK,8617
SPI_Master_0/PRDATA_buf[0]:D,
SPI_Master_0/PRDATA_buf[0]:EN,3329
SPI_Master_0/PRDATA_buf[0]:LAT,
SPI_Master_0/PRDATA_buf[0]:Q,8617
SPI_Master_0/PRDATA_buf[0]:SD,
SPI_Master_0/PRDATA_buf[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SPI_Master_0/PRDATA[29]:ADn,
SPI_Master_0/PRDATA[29]:ALn,5922
SPI_Master_0/PRDATA[29]:CLK,
SPI_Master_0/PRDATA[29]:D,8617
SPI_Master_0/PRDATA[29]:EN,3476
SPI_Master_0/PRDATA[29]:LAT,
SPI_Master_0/PRDATA[29]:Q,
SPI_Master_0/PRDATA[29]:SD,
SPI_Master_0/PRDATA[29]:SLn,
eSRAM_eNVM_RW_0/data_lm_0_1_0[0]:A,5321
eSRAM_eNVM_RW_0/data_lm_0_1_0[0]:B,6299
eSRAM_eNVM_RW_0/data_lm_0_1_0[0]:Y,5321
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[5]:A,7239
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[5]:B,7394
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[5]:Y,7239
PRDATA_obuf[25]/U0/U_IOOUTFF:A,
PRDATA_obuf[25]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[6]:A,5575
eSRAM_eNVM_RW_0/addr_temp_lm_0[6]:B,7288
eSRAM_eNVM_RW_0/addr_temp_lm_0[6]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[6]:D,4982
eSRAM_eNVM_RW_0/addr_temp_lm_0[6]:Y,3414
eSRAM_eNVM_RW_0/addr_temp_cry[16]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[16]:B,5408
eSRAM_eNVM_RW_0/addr_temp_cry[16]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[16]:CC,5241
eSRAM_eNVM_RW_0/addr_temp_cry[16]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[16]:P,5408
eSRAM_eNVM_RW_0/addr_temp_cry[16]:S,5241
eSRAM_eNVM_RW_0/addr_temp_cry[16]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SPI_Master_0/PWDATA_buf[19]:ADn,
SPI_Master_0/PWDATA_buf[19]:ALn,
SPI_Master_0/PWDATA_buf[19]:CLK,7526
SPI_Master_0/PWDATA_buf[19]:D,4707
SPI_Master_0/PWDATA_buf[19]:EN,2112
SPI_Master_0/PWDATA_buf[19]:LAT,
SPI_Master_0/PWDATA_buf[19]:Q,7526
SPI_Master_0/PWDATA_buf[19]:SD,
SPI_Master_0/PWDATA_buf[19]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
PRDATA_obuf[27]/U0/U_IOENFF:A,
PRDATA_obuf[27]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[0]:A,6458
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[0]:B,6356
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[0]:C,5154
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[0]:D,6118
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[0]:Y,5154
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_a6_0[30]:A,6277
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_a6_0[30]:B,6170
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_a6_0[30]:C,6277
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_a6_0[30]:D,6065
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_a6_0[30]:Y,6065
SPI_Master_0/un1_count_cry_21:A,
SPI_Master_0/un1_count_cry_21:B,6359
SPI_Master_0/un1_count_cry_21:C,
SPI_Master_0/un1_count_cry_21:CC,5060
SPI_Master_0/un1_count_cry_21:D,
SPI_Master_0/un1_count_cry_21:P,
SPI_Master_0/un1_count_cry_21:S,5060
SPI_Master_0/un1_count_cry_21:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_26:EN,
SPI_Master_0/clk_toggles_r[4]:A,1802
SPI_Master_0/clk_toggles_r[4]:B,2571
SPI_Master_0/clk_toggles_r[4]:Y,1802
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVT6A1[0]:A,7126
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVT6A1[0]:B,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVT6A1[0]:C,7305
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVT6A1[0]:D,7194
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVT6A1[0]:Y,4510
SPI_Master_0/count[6]:ADn,
SPI_Master_0/count[6]:ALn,
SPI_Master_0/count[6]:CLK,1291
SPI_Master_0/count[6]:D,5336
SPI_Master_0/count[6]:EN,
SPI_Master_0/count[6]:LAT,
SPI_Master_0/count[6]:Q,1291
SPI_Master_0/count[6]:SD,
SPI_Master_0/count[6]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_27:B,8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_27:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_27:IPB,8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_27:IPC,
SPI_Master_0/un2_count:A,1060
SPI_Master_0/un2_count:B,962
SPI_Master_0/un2_count:Y,962
AHB_IF_0/HWDATA[2]:ADn,
AHB_IF_0/HWDATA[2]:ALn,5922
AHB_IF_0/HWDATA[2]:CLK,7500
AHB_IF_0/HWDATA[2]:D,8625
AHB_IF_0/HWDATA[2]:EN,3433
AHB_IF_0/HWDATA[2]:LAT,
AHB_IF_0/HWDATA[2]:Q,7500
AHB_IF_0/HWDATA[2]:SD,
AHB_IF_0/HWDATA[2]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_22:EN,
SPI_Master_0/un1_count_cry_2:A,
SPI_Master_0/un1_count_cry_2:B,5183
SPI_Master_0/un1_count_cry_2:C,
SPI_Master_0/un1_count_cry_2:CC,5433
SPI_Master_0/un1_count_cry_2:D,
SPI_Master_0/un1_count_cry_2:P,5183
SPI_Master_0/un1_count_cry_2:S,5433
SPI_Master_0/un1_count_cry_2:UB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_28:EN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_1:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_1:B,5206
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_1:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_1:Y,4891
SPI_Master_0/count[30]:ADn,
SPI_Master_0/count[30]:ALn,
SPI_Master_0/count[30]:CLK,1258
SPI_Master_0/count[30]:D,4897
SPI_Master_0/count[30]:EN,
SPI_Master_0/count[30]:LAT,
SPI_Master_0/count[30]:Q,1258
SPI_Master_0/count[30]:SD,
SPI_Master_0/count[30]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[20]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[20]:B,5392
eSRAM_eNVM_RW_0/addr_temp_cry[20]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[20]:CC,5333
eSRAM_eNVM_RW_0/addr_temp_cry[20]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[20]:P,5392
eSRAM_eNVM_RW_0/addr_temp_cry[20]:S,5333
eSRAM_eNVM_RW_0/addr_temp_cry[20]:UB,
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_a2_0_0[8]:A,3686
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_a2_0_0[8]:B,3610
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_a2_0_0[8]:Y,3610
PRDATA_obuf[28]/U0/U_IOENFF:A,
PRDATA_obuf[28]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[23]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[23]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[23]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[23]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[23]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[23]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[23]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[23]:SD,
eSRAM_eNVM_RW_0/ram_wdata[23]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[10],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[11],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[12],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[13],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[3],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[4],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[5],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[6],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[7],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[8],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ADDR[9],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_ARST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_BLK[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_BLK[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_BLK[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[0],8424
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[10],8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[11],8515
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[12],8439
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[13],8434
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[14],8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[15],8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[16],8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[17],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[1],8437
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[2],8451
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[3],8443
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[4],8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[5],8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[6],8453
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[7],8456
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[8],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DIN[9],8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_LAT,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_SRST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WEN[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WEN[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WIDTH[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WIDTH[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WIDTH[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_WMODE,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[10],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[11],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[12],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[13],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[3],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[4],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[5],8386
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[6],8382
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[7],8565
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[8],8597
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ADDR[9],8599
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_ARST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_BLK[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_BLK[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_BLK[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[0],8408
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[10],8455
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[11],8483
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[12],8473
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[13],8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[14],8467
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[15],8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[16],8466
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[17],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[1],8420
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[2],8435
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[3],8422
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[4],8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[5],8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[6],8441
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[7],8444
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[8],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DIN[9],8484
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[3],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[4],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[5],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[6],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT[7],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT_ARST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT_CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT_EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT_LAT,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_DOUT_SRST_N,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WEN[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WEN[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WIDTH[0],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WIDTH[1],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WIDTH[2],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/INST_RAM1K18_IP:B_WMODE,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_16:B,8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_16:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_16:IPB,8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_16:IPC,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_0:A,4972
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_0:B,5911
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_0:Y,4972
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SPI_Master_0/PWDATA_buf_RNO[14]:A,7616
SPI_Master_0/PWDATA_buf_RNO[14]:B,7526
SPI_Master_0/PWDATA_buf_RNO[14]:C,4707
SPI_Master_0/PWDATA_buf_RNO[14]:D,6878
SPI_Master_0/PWDATA_buf_RNO[14]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:CLK,6839
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:Q,6839
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[10]:SLn,
SPI_Master_0/PRDATA[11]:ADn,
SPI_Master_0/PRDATA[11]:ALn,5922
SPI_Master_0/PRDATA[11]:CLK,
SPI_Master_0/PRDATA[11]:D,8617
SPI_Master_0/PRDATA[11]:EN,3476
SPI_Master_0/PRDATA[11]:LAT,
SPI_Master_0/PRDATA[11]:Q,
SPI_Master_0/PRDATA[11]:SD,
SPI_Master_0/PRDATA[11]:SLn,
SPI_Master_0/CS_6_0:A,7600
SPI_Master_0/CS_6_0:B,7076
SPI_Master_0/CS_6_0:C,3728
SPI_Master_0/CS_6_0:Y,3728
PRDATA_obuf[29]/U0/U_IOOUTFF:A,
PRDATA_obuf[29]/U0/U_IOOUTFF:Y,
MISO_ibuf/U0/U_IOINFF:A,
MISO_ibuf/U0/U_IOINFF:Y,
eSRAM_eNVM_RW_0/current_state[8]:ADn,
eSRAM_eNVM_RW_0/current_state[8]:ALn,5922
eSRAM_eNVM_RW_0/current_state[8]:CLK,3610
eSRAM_eNVM_RW_0/current_state[8]:D,7075
eSRAM_eNVM_RW_0/current_state[8]:EN,
eSRAM_eNVM_RW_0/current_state[8]:LAT,
eSRAM_eNVM_RW_0/current_state[8]:Q,3610
eSRAM_eNVM_RW_0/current_state[8]:SD,
eSRAM_eNVM_RW_0/current_state[8]:SLn,
eSRAM_eNVM_RW_0/data_s_71:A,
eSRAM_eNVM_RW_0/data_s_71:B,5074
eSRAM_eNVM_RW_0/data_s_71:C,
eSRAM_eNVM_RW_0/data_s_71:CC,
eSRAM_eNVM_RW_0/data_s_71:D,
eSRAM_eNVM_RW_0/data_s_71:P,5074
eSRAM_eNVM_RW_0/data_s_71:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
AHB_IF_0/HWDATA_int[20]:ADn,
AHB_IF_0/HWDATA_int[20]:ALn,
AHB_IF_0/HWDATA_int[20]:CLK,8625
AHB_IF_0/HWDATA_int[20]:D,8617
AHB_IF_0/HWDATA_int[20]:EN,6922
AHB_IF_0/HWDATA_int[20]:LAT,
AHB_IF_0/HWDATA_int[20]:Q,8625
AHB_IF_0/HWDATA_int[20]:SD,
AHB_IF_0/HWDATA_int[20]:SLn,
PRDATA_obuf[12]/U0/U_IOPAD:D,
PRDATA_obuf[12]/U0/U_IOPAD:E,
PRDATA_obuf[12]/U0/U_IOPAD:PAD,
SPI_Master_0/un1_count_cry_13:A,
SPI_Master_0/un1_count_cry_13:B,5431
SPI_Master_0/un1_count_cry_13:C,
SPI_Master_0/un1_count_cry_13:CC,5168
SPI_Master_0/un1_count_cry_13:D,
SPI_Master_0/un1_count_cry_13:P,5431
SPI_Master_0/un1_count_cry_13:S,5168
SPI_Master_0/un1_count_cry_13:UB,
SPI_Master_0/count_0[10]:A,5208
SPI_Master_0/count_0[10]:B,5765
SPI_Master_0/count_0[10]:Y,5208
SPI_Master_0/PWDATA_buf[22]:ADn,
SPI_Master_0/PWDATA_buf[22]:ALn,
SPI_Master_0/PWDATA_buf[22]:CLK,7526
SPI_Master_0/PWDATA_buf[22]:D,4707
SPI_Master_0/PWDATA_buf[22]:EN,2112
SPI_Master_0/PWDATA_buf[22]:LAT,
SPI_Master_0/PWDATA_buf[22]:Q,7526
SPI_Master_0/PWDATA_buf[22]:SD,
SPI_Master_0/PWDATA_buf[22]:SLn,
RD_obuf[1]/U0/U_IOOUTFF:A,
RD_obuf[1]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data[12]:ADn,
eSRAM_eNVM_RW_0/data[12]:ALn,5922
eSRAM_eNVM_RW_0/data[12]:CLK,5300
eSRAM_eNVM_RW_0/data[12]:D,4662
eSRAM_eNVM_RW_0/data[12]:EN,3406
eSRAM_eNVM_RW_0/data[12]:LAT,
eSRAM_eNVM_RW_0/data[12]:Q,5300
eSRAM_eNVM_RW_0/data[12]:SD,
eSRAM_eNVM_RW_0/data[12]:SLn,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
CLKOUT_obuft/U0/U_IOENFF:A,
CLKOUT_obuft/U0/U_IOENFF:Y,
SPI_Master_0/clk_toggles_r[2]:A,2204
SPI_Master_0/clk_toggles_r[2]:B,2571
SPI_Master_0/clk_toggles_r[2]:Y,2204
SPI_Master_0/un1_count_cry_15:A,
SPI_Master_0/un1_count_cry_15:B,6359
SPI_Master_0/un1_count_cry_15:C,
SPI_Master_0/un1_count_cry_15:CC,5191
SPI_Master_0/un1_count_cry_15:D,
SPI_Master_0/un1_count_cry_15:P,
SPI_Master_0/un1_count_cry_15:S,5191
SPI_Master_0/un1_count_cry_15:UB,
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[0],5500
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[10],5133
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[11],5160
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[1],5310
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[2],5339
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[3],5445
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[4],5264
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[5],5290
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[6],5333
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[7],5189
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[8],5216
eSRAM_eNVM_RW_0/data_s_71_CC_1:CC[9],5330
eSRAM_eNVM_RW_0/data_s_71_CC_1:CI,5023
eSRAM_eNVM_RW_0/data_s_71_CC_1:CO,5023
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[0],5300
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[10],
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[11],
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[1],5241
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[2],5457
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[3],5427
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[4],
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[5],
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[6],5441
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[7],5500
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[8],5583
eSRAM_eNVM_RW_0/data_s_71_CC_1:P[9],5566
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[0],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[10],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[11],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[1],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[2],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[3],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[4],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[5],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[6],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[7],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[8],
eSRAM_eNVM_RW_0/data_s_71_CC_1:UB[9],
PRDATA_obuf[10]/U0/U_IOPAD:D,
PRDATA_obuf[10]/U0/U_IOPAD:E,
PRDATA_obuf[10]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/addr_temp_lm_0[15]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[15]:B,5310
eSRAM_eNVM_RW_0/addr_temp_lm_0[15]:C,5058
eSRAM_eNVM_RW_0/addr_temp_lm_0[15]:D,3294
eSRAM_eNVM_RW_0/addr_temp_lm_0[15]:Y,3294
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
SPI_Master_0/PWDATA_buf_RNO_0[35]:A,6469
SPI_Master_0/PWDATA_buf_RNO_0[35]:B,6458
SPI_Master_0/PWDATA_buf_RNO_0[35]:C,3620
SPI_Master_0/PWDATA_buf_RNO_0[35]:D,5793
SPI_Master_0/PWDATA_buf_RNO_0[35]:Y,3620
SPI_Master_0/PWDATA_buf_RNO[2]:A,7616
SPI_Master_0/PWDATA_buf_RNO[2]:B,7526
SPI_Master_0/PWDATA_buf_RNO[2]:C,4707
SPI_Master_0/PWDATA_buf_RNO[2]:D,6878
SPI_Master_0/PWDATA_buf_RNO[2]:Y,4707
SPI_Master_0/PRDATA[0]:ADn,
SPI_Master_0/PRDATA[0]:ALn,5922
SPI_Master_0/PRDATA[0]:CLK,
SPI_Master_0/PRDATA[0]:D,8617
SPI_Master_0/PRDATA[0]:EN,3476
SPI_Master_0/PRDATA[0]:LAT,
SPI_Master_0/PRDATA[0]:Q,
SPI_Master_0/PRDATA[0]:SD,
SPI_Master_0/PRDATA[0]:SLn,
AHB_IF_0/DATAOUT[9]:ADn,
AHB_IF_0/DATAOUT[9]:ALn,5922
AHB_IF_0/DATAOUT[9]:CLK,8625
AHB_IF_0/DATAOUT[9]:D,4891
AHB_IF_0/DATAOUT[9]:EN,3425
AHB_IF_0/DATAOUT[9]:LAT,
AHB_IF_0/DATAOUT[9]:Q,8625
AHB_IF_0/DATAOUT[9]:SD,
AHB_IF_0/DATAOUT[9]:SLn,
AHB_IF_0/HADDR[19]:ADn,
AHB_IF_0/HADDR[19]:ALn,5922
AHB_IF_0/HADDR[19]:CLK,7157
AHB_IF_0/HADDR[19]:D,7341
AHB_IF_0/HADDR[19]:EN,3183
AHB_IF_0/HADDR[19]:LAT,
AHB_IF_0/HADDR[19]:Q,7157
AHB_IF_0/HADDR[19]:SD,
AHB_IF_0/HADDR[19]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[0]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[0]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[0]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[0]:D,8539
eSRAM_eNVM_RW_0/ram_wdata[0]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[0]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[0]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[0]:SD,
eSRAM_eNVM_RW_0/ram_wdata[0]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2_1_0[1]:A,6378
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2_1_0[1]:B,6280
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2_1_0[1]:C,6229
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2_1_0[1]:D,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2_1_0[1]:Y,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:CLK,2585
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:D,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:Q,2585
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[1]:SLn,
SPI_Master_0/count_0[26]:A,5055
SPI_Master_0/count_0[26]:B,5765
SPI_Master_0/count_0[26]:Y,5055
PRDATA_obuf[13]/U0/U_IOOUTFF:A,
PRDATA_obuf[13]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_cry[24]:A,
eSRAM_eNVM_RW_0/data_cry[24]:B,5485
eSRAM_eNVM_RW_0/data_cry[24]:C,
eSRAM_eNVM_RW_0/data_cry[24]:CC,5282
eSRAM_eNVM_RW_0/data_cry[24]:D,
eSRAM_eNVM_RW_0/data_cry[24]:P,5485
eSRAM_eNVM_RW_0/data_cry[24]:S,5282
eSRAM_eNVM_RW_0/data_cry[24]:UB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[22]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[22]:B,5118
eSRAM_eNVM_RW_0/addr_temp_lm_0[22]:Y,3558
SPI_Master_0/PRDATA[26]:ADn,
SPI_Master_0/PRDATA[26]:ALn,5922
SPI_Master_0/PRDATA[26]:CLK,
SPI_Master_0/PRDATA[26]:D,8617
SPI_Master_0/PRDATA[26]:EN,3476
SPI_Master_0/PRDATA[26]:LAT,
SPI_Master_0/PRDATA[26]:Q,
SPI_Master_0/PRDATA[26]:SD,
SPI_Master_0/PRDATA[26]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_20:B,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_20:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_20:IPB,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_20:IPC,
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0:A,4185
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0:B,4086
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0:C,4031
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0:D,3750
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0:Y,3750
eSRAM_eNVM_RW_0/addr_temp_cry[17]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[17]:B,5378
eSRAM_eNVM_RW_0/addr_temp_cry[17]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[17]:CC,5347
eSRAM_eNVM_RW_0/addr_temp_cry[17]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[17]:P,5378
eSRAM_eNVM_RW_0/addr_temp_cry[17]:S,5347
eSRAM_eNVM_RW_0/addr_temp_cry[17]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_7:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_7:B,5254
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_7:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_7:Y,4891
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI107A1[0]:A,7095
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI107A1[0]:B,4454
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI107A1[0]:C,7249
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI107A1[0]:D,7138
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI107A1[0]:Y,4454
SPI_Master_0/CLKOUT_8_1_iv_0_o2_0_1:A,3759
SPI_Master_0/CLKOUT_8_1_iv_0_o2_0_1:B,3734
SPI_Master_0/CLKOUT_8_1_iv_0_o2_0_1:C,2573
SPI_Master_0/CLKOUT_8_1_iv_0_o2_0_1:D,3515
SPI_Master_0/CLKOUT_8_1_iv_0_o2_0_1:Y,2573
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_0:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_0:B,5345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_0:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_0:Y,4891
SPI_Master_0/state[0]:ADn,
SPI_Master_0/state[0]:ALn,5922
SPI_Master_0/state[0]:CLK,4378
SPI_Master_0/state[0]:D,
SPI_Master_0/state[0]:EN,
SPI_Master_0/state[0]:LAT,
SPI_Master_0/state[0]:Q,4378
SPI_Master_0/state[0]:SD,
SPI_Master_0/state[0]:SLn,
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0_RNIJLTK1:A,6983
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0_RNIJLTK1:B,5877
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0_RNIJLTK1:C,3380
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0_RNIJLTK1:D,3183
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0_RNIJLTK1:Y,3183
SPI_Master_0/continue_4_iv_0_0:A,7600
SPI_Master_0/continue_4_iv_0_0:B,7088
SPI_Master_0/continue_4_iv_0_0:C,4978
SPI_Master_0/continue_4_iv_0_0:D,3579
SPI_Master_0/continue_4_iv_0_0:Y,3579
SPI_Master_0/un2_count_28:A,1289
SPI_Master_0/un2_count_28:B,1191
SPI_Master_0/un2_count_28:C,1140
SPI_Master_0/un2_count_28:D,1060
SPI_Master_0/un2_count_28:Y,1060
SPI_Master_0/PRDATA_buf[29]:ADn,
SPI_Master_0/PRDATA_buf[29]:ALn,
SPI_Master_0/PRDATA_buf[29]:CLK,8617
SPI_Master_0/PRDATA_buf[29]:D,8617
SPI_Master_0/PRDATA_buf[29]:EN,3329
SPI_Master_0/PRDATA_buf[29]:LAT,
SPI_Master_0/PRDATA_buf[29]:Q,8617
SPI_Master_0/PRDATA_buf[29]:SD,
SPI_Master_0/PRDATA_buf[29]:SLn,
eSRAM_eNVM_RW_0/data_cry[14]:A,
eSRAM_eNVM_RW_0/data_cry[14]:B,5457
eSRAM_eNVM_RW_0/data_cry[14]:C,
eSRAM_eNVM_RW_0/data_cry[14]:CC,5339
eSRAM_eNVM_RW_0/data_cry[14]:D,
eSRAM_eNVM_RW_0/data_cry[14]:P,5457
eSRAM_eNVM_RW_0/data_cry[14]:S,5339
eSRAM_eNVM_RW_0/data_cry[14]:UB,
AHB_IF_0/HWDATA_int[15]:ADn,
AHB_IF_0/HWDATA_int[15]:ALn,
AHB_IF_0/HWDATA_int[15]:CLK,8625
AHB_IF_0/HWDATA_int[15]:D,8617
AHB_IF_0/HWDATA_int[15]:EN,6922
AHB_IF_0/HWDATA_int[15]:LAT,
AHB_IF_0/HWDATA_int[15]:Q,8625
AHB_IF_0/HWDATA_int[15]:SD,
AHB_IF_0/HWDATA_int[15]:SLn,
eSRAM_eNVM_RW_0/data_cry[3]:A,
eSRAM_eNVM_RW_0/data_cry[3]:B,5209
eSRAM_eNVM_RW_0/data_cry[3]:C,
eSRAM_eNVM_RW_0/data_cry[3]:CC,5557
eSRAM_eNVM_RW_0/data_cry[3]:D,
eSRAM_eNVM_RW_0/data_cry[3]:P,5209
eSRAM_eNVM_RW_0/data_cry[3]:S,5557
eSRAM_eNVM_RW_0/data_cry[3]:UB,
eSRAM_eNVM_RW_0/addr_temp[4]:ADn,
eSRAM_eNVM_RW_0/addr_temp[4]:ALn,
eSRAM_eNVM_RW_0/addr_temp[4]:CLK,5190
eSRAM_eNVM_RW_0/addr_temp[4]:D,3414
eSRAM_eNVM_RW_0/addr_temp[4]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[4]:LAT,
eSRAM_eNVM_RW_0/addr_temp[4]:Q,5190
eSRAM_eNVM_RW_0/addr_temp[4]:SD,
eSRAM_eNVM_RW_0/addr_temp[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,7344
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,7187
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,7344
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,7187
eSRAM_eNVM_RW_0/ram_waddr[4]:ADn,
eSRAM_eNVM_RW_0/ram_waddr[4]:ALn,5922
eSRAM_eNVM_RW_0/ram_waddr[4]:CLK,3307
eSRAM_eNVM_RW_0/ram_waddr[4]:D,3634
eSRAM_eNVM_RW_0/ram_waddr[4]:EN,4734
eSRAM_eNVM_RW_0/ram_waddr[4]:LAT,
eSRAM_eNVM_RW_0/ram_waddr[4]:Q,3307
eSRAM_eNVM_RW_0/ram_waddr[4]:SD,
eSRAM_eNVM_RW_0/ram_waddr[4]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[28]:A,7315
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[28]:B,7470
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[28]:Y,7315
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVR4A1[0]:A,6630
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVR4A1[0]:B,3989
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVR4A1[0]:C,6784
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVR4A1[0]:D,6673
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVR4A1[0]:Y,3989
AHB_IF_0/HWDATA[31]:ADn,
AHB_IF_0/HWDATA[31]:ALn,5922
AHB_IF_0/HWDATA[31]:CLK,7523
AHB_IF_0/HWDATA[31]:D,8625
AHB_IF_0/HWDATA[31]:EN,3433
AHB_IF_0/HWDATA[31]:LAT,
AHB_IF_0/HWDATA[31]:Q,7523
AHB_IF_0/HWDATA[31]:SD,
AHB_IF_0/HWDATA[31]:SLn,
AHB_IF_0/DATAOUT[28]:ADn,
AHB_IF_0/DATAOUT[28]:ALn,5922
AHB_IF_0/DATAOUT[28]:CLK,8625
AHB_IF_0/DATAOUT[28]:D,4891
AHB_IF_0/DATAOUT[28]:EN,3425
AHB_IF_0/DATAOUT[28]:LAT,
AHB_IF_0/DATAOUT[28]:Q,8625
AHB_IF_0/DATAOUT[28]:SD,
AHB_IF_0/DATAOUT[28]:SLn,
SPI_Master_0/CLKOUT_cl_1_u_0_a2_1:A,3892
SPI_Master_0/CLKOUT_cl_1_u_0_a2_1:B,3856
SPI_Master_0/CLKOUT_cl_1_u_0_a2_1:C,3732
SPI_Master_0/CLKOUT_cl_1_u_0_a2_1:D,3620
SPI_Master_0/CLKOUT_cl_1_u_0_a2_1:Y,3620
eSRAM_eNVM_RW_0/data_lm_0[4]:A,5575
eSRAM_eNVM_RW_0/data_lm_0[4]:B,5109
eSRAM_eNVM_RW_0/data_lm_0[4]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[4]:Y,4662
SPI_Master_0/count[23]:ADn,
SPI_Master_0/count[23]:ALn,
SPI_Master_0/count[23]:CLK,1445
SPI_Master_0/count[23]:D,5111
SPI_Master_0/count[23]:EN,
SPI_Master_0/count[23]:LAT,
SPI_Master_0/count[23]:Q,1445
SPI_Master_0/count[23]:SD,
SPI_Master_0/count[23]:SLn,
AHB_IF_0/HWDATA[30]:ADn,
AHB_IF_0/HWDATA[30]:ALn,5922
AHB_IF_0/HWDATA[30]:CLK,7529
AHB_IF_0/HWDATA[30]:D,8625
AHB_IF_0/HWDATA[30]:EN,3433
AHB_IF_0/HWDATA[30]:LAT,
AHB_IF_0/HWDATA[30]:Q,7529
AHB_IF_0/HWDATA[30]:SD,
AHB_IF_0/HWDATA[30]:SLn,
AHB_IF_0/HADDR[26]:ADn,
AHB_IF_0/HADDR[26]:ALn,5922
AHB_IF_0/HADDR[26]:CLK,6997
AHB_IF_0/HADDR[26]:D,7341
AHB_IF_0/HADDR[26]:EN,3183
AHB_IF_0/HADDR[26]:LAT,
AHB_IF_0/HADDR[26]:Q,6997
AHB_IF_0/HADDR[26]:SD,
AHB_IF_0/HADDR[26]:SLn,
SPI_Master_0/un1_count_cry_27:A,
SPI_Master_0/un1_count_cry_27:B,6359
SPI_Master_0/un1_count_cry_27:C,
SPI_Master_0/un1_count_cry_27:CC,4973
SPI_Master_0/un1_count_cry_27:D,
SPI_Master_0/un1_count_cry_27:P,
SPI_Master_0/un1_count_cry_27:S,4973
SPI_Master_0/un1_count_cry_27:UB,
eSRAM_eNVM_RW_0/ram_waddr[3]:ADn,
eSRAM_eNVM_RW_0/ram_waddr[3]:ALn,5922
eSRAM_eNVM_RW_0/ram_waddr[3]:CLK,3535
eSRAM_eNVM_RW_0/ram_waddr[3]:D,3634
eSRAM_eNVM_RW_0/ram_waddr[3]:EN,4734
eSRAM_eNVM_RW_0/ram_waddr[3]:LAT,
eSRAM_eNVM_RW_0/ram_waddr[3]:Q,3535
eSRAM_eNVM_RW_0/ram_waddr[3]:SD,
eSRAM_eNVM_RW_0/ram_waddr[3]:SLn,
eSRAM_eNVM_RW_0/addr_temp[20]:ADn,
eSRAM_eNVM_RW_0/addr_temp[20]:ALn,
eSRAM_eNVM_RW_0/addr_temp[20]:CLK,5392
eSRAM_eNVM_RW_0/addr_temp[20]:D,3558
eSRAM_eNVM_RW_0/addr_temp[20]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[20]:LAT,
eSRAM_eNVM_RW_0/addr_temp[20]:Q,5392
eSRAM_eNVM_RW_0/addr_temp[20]:SD,
eSRAM_eNVM_RW_0/addr_temp[20]:SLn,
SPI_Master_0/PWDATA_buf_RNO[37]:A,7132
SPI_Master_0/PWDATA_buf_RNO[37]:B,4785
SPI_Master_0/PWDATA_buf_RNO[37]:C,7475
SPI_Master_0/PWDATA_buf_RNO[37]:D,7380
SPI_Master_0/PWDATA_buf_RNO[37]:Y,4785
PRDATA_obuf[8]/U0/U_IOPAD:D,
PRDATA_obuf[8]/U0/U_IOPAD:E,
PRDATA_obuf[8]/U0/U_IOPAD:PAD,
SPI_Master_0/PWDATA_buf[6]:ADn,
SPI_Master_0/PWDATA_buf[6]:ALn,
SPI_Master_0/PWDATA_buf[6]:CLK,7526
SPI_Master_0/PWDATA_buf[6]:D,4707
SPI_Master_0/PWDATA_buf[6]:EN,2112
SPI_Master_0/PWDATA_buf[6]:LAT,
SPI_Master_0/PWDATA_buf[6]:Q,7526
SPI_Master_0/PWDATA_buf[6]:SD,
SPI_Master_0/PWDATA_buf[6]:SLn,
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_4:A,6354
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_4:B,6228
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_4:C,3816
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_4:Y,3816
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
eSRAM_eNVM_RW_0/data[17]:ADn,
eSRAM_eNVM_RW_0/data[17]:ALn,5922
eSRAM_eNVM_RW_0/data[17]:CLK,6359
eSRAM_eNVM_RW_0/data[17]:D,4750
eSRAM_eNVM_RW_0/data[17]:EN,3406
eSRAM_eNVM_RW_0/data[17]:LAT,
eSRAM_eNVM_RW_0/data[17]:Q,6359
eSRAM_eNVM_RW_0/data[17]:SD,
eSRAM_eNVM_RW_0/data[17]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0_0[0]:A,7538
eSRAM_eNVM_RW_0/current_state_ns_0_0[0]:B,7475
eSRAM_eNVM_RW_0/current_state_ns_0_0[0]:C,5154
eSRAM_eNVM_RW_0/current_state_ns_0_0[0]:D,7085
eSRAM_eNVM_RW_0/current_state_ns_0_0[0]:Y,5154
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,7315
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,7315
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
eSRAM_eNVM_RW_0/data_cnt_n4_i_x2:A,6491
eSRAM_eNVM_RW_0/data_cnt_n4_i_x2:B,6392
eSRAM_eNVM_RW_0/data_cnt_n4_i_x2:C,6331
eSRAM_eNVM_RW_0/data_cnt_n4_i_x2:D,5100
eSRAM_eNVM_RW_0/data_cnt_n4_i_x2:Y,5100
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,3151
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],4044
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],4020
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],3989
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],3892
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],4007
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],3893
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],4018
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],4447
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],4258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],4473
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],4451
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],4510
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],4454
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],4439
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],4445
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],4355
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],4313
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],4298
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],4745
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],4573
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],4642
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],4471
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],4552
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],4039
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],4036
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],4106
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],4056
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],4034
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],4019
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],3992
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[0],5190
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[10],5260
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[11],5346
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[12],5185
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[13],5181
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[14],5281
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[15],5334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[16],5266
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[17],5260
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[18],5284
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[19],5258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[1],5345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[20],5206
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[21],5229
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[22],5246
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[23],5256
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[24],5234
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[25],5227
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[26],5275
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[27],5198
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[28],5213
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[29],5217
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[2],5206
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[30],5296
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[31],5280
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[3],5183
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[4],5258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[5],5334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[6],5378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[7],5321
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[8],5254
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_RDATA[9],5353
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,6288
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READYOUT,3151
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,5027
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],4549
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,4475
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],7240
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],7372
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],7344
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],7329
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],7256
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],7063
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],7301
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],7308
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],7179
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],7187
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],7352
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],7281
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],7334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],7345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],7290
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],7378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],7247
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],7331
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],7337
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],7268
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],7315
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],7350
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],7345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],7374
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],7368
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],7353
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],7330
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],7239
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],7361
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],7378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],7369
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],7373
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,4478
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,8457
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
AHB_IF_0/HWDATA[24]:ADn,
AHB_IF_0/HWDATA[24]:ALn,5922
AHB_IF_0/HWDATA[24]:CLK,7402
AHB_IF_0/HWDATA[24]:D,8625
AHB_IF_0/HWDATA[24]:EN,3433
AHB_IF_0/HWDATA[24]:LAT,
AHB_IF_0/HWDATA[24]:Q,7402
AHB_IF_0/HWDATA[24]:SD,
AHB_IF_0/HWDATA[24]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[10]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[10]:B,7417
eSRAM_eNVM_RW_0/addr_temp_lm_0[10]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[10]:D,5168
eSRAM_eNVM_RW_0/addr_temp_lm_0[10]:Y,3414
SPI_Master_0/CLKOUT_8_1_iv_0_a2_0_0_0:A,5080
SPI_Master_0/CLKOUT_8_1_iv_0_a2_0_0_0:B,4981
SPI_Master_0/CLKOUT_8_1_iv_0_a2_0_0_0:C,4950
SPI_Master_0/CLKOUT_8_1_iv_0_a2_0_0_0:D,4445
SPI_Master_0/CLKOUT_8_1_iv_0_a2_0_0_0:Y,4445
SPI_Master_0/count_RNO[1]:A,7332
SPI_Master_0/count_RNO[1]:B,5728
SPI_Master_0/count_RNO[1]:C,5606
SPI_Master_0/count_RNO[1]:D,3611
SPI_Master_0/count_RNO[1]:Y,3611
SPI_Master_0/clk_toggles_RNIOBIU[3]:A,
SPI_Master_0/clk_toggles_RNIOBIU[3]:B,5809
SPI_Master_0/clk_toggles_RNIOBIU[3]:C,
SPI_Master_0/clk_toggles_RNIOBIU[3]:CC,1882
SPI_Master_0/clk_toggles_RNIOBIU[3]:D,
SPI_Master_0/clk_toggles_RNIOBIU[3]:P,5809
SPI_Master_0/clk_toggles_RNIOBIU[3]:S,1882
SPI_Master_0/clk_toggles_RNIOBIU[3]:UB,
PRDATA_obuf[9]/U0/U_IOOUTFF:A,
PRDATA_obuf[9]/U0/U_IOOUTFF:Y,
PRDATA_obuf[17]/U0/U_IOENFF:A,
PRDATA_obuf[17]/U0/U_IOENFF:Y,
SPI_Master_0/PRDATA_buf[30]:ADn,
SPI_Master_0/PRDATA_buf[30]:ALn,
SPI_Master_0/PRDATA_buf[30]:CLK,8617
SPI_Master_0/PRDATA_buf[30]:D,8617
SPI_Master_0/PRDATA_buf[30]:EN,3329
SPI_Master_0/PRDATA_buf[30]:LAT,
SPI_Master_0/PRDATA_buf[30]:Q,8617
SPI_Master_0/PRDATA_buf[30]:SD,
SPI_Master_0/PRDATA_buf[30]:SLn,
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_0:A,3708
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_0:B,3683
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_0:Y,3683
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI987A1[0]:A,6954
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI987A1[0]:B,4313
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI987A1[0]:C,7108
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI987A1[0]:D,6997
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI987A1[0]:Y,4313
SPI_Master_0/CLKOUT_cl_1_u_0_0:A,3877
SPI_Master_0/CLKOUT_cl_1_u_0_0:B,2549
SPI_Master_0/CLKOUT_cl_1_u_0_0:C,7371
SPI_Master_0/CLKOUT_cl_1_u_0_0:D,4978
SPI_Master_0/CLKOUT_cl_1_u_0_0:Y,2549
SPI_Master_0/count[19]:ADn,
SPI_Master_0/count[19]:ALn,
SPI_Master_0/count[19]:CLK,1543
SPI_Master_0/count[19]:D,5045
SPI_Master_0/count[19]:EN,
SPI_Master_0/count[19]:LAT,
SPI_Master_0/count[19]:Q,1543
SPI_Master_0/count[19]:SD,
SPI_Master_0/count[19]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SPI_Master_0/PRDATA[18]:ADn,
SPI_Master_0/PRDATA[18]:ALn,5922
SPI_Master_0/PRDATA[18]:CLK,
SPI_Master_0/PRDATA[18]:D,8617
SPI_Master_0/PRDATA[18]:EN,3476
SPI_Master_0/PRDATA[18]:LAT,
SPI_Master_0/PRDATA[18]:Q,
SPI_Master_0/PRDATA[18]:SD,
SPI_Master_0/PRDATA[18]:SLn,
SPI_Master_0/count_0[21]:A,5060
SPI_Master_0/count_0[21]:B,5765
SPI_Master_0/count_0[21]:Y,5060
eSRAM_eNVM_RW_0/current_state_RNO[6]:A,7515
eSRAM_eNVM_RW_0/current_state_RNO[6]:B,7487
eSRAM_eNVM_RW_0/current_state_RNO[6]:C,4981
eSRAM_eNVM_RW_0/current_state_RNO[6]:D,7070
eSRAM_eNVM_RW_0/current_state_RNO[6]:Y,4981
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:CLK,7268
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:Q,7268
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[19]:SLn,
eSRAM_eNVM_RW_0/envm_release_reg_RNIPUH21:A,4076
eSRAM_eNVM_RW_0/envm_release_reg_RNIPUH21:B,4005
eSRAM_eNVM_RW_0/envm_release_reg_RNIPUH21:C,3985
eSRAM_eNVM_RW_0/envm_release_reg_RNIPUH21:D,3836
eSRAM_eNVM_RW_0/envm_release_reg_RNIPUH21:Y,3836
AHB_IF_0/ahb_fsm_current_state[4]:ADn,
AHB_IF_0/ahb_fsm_current_state[4]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[4]:CLK,4987
AHB_IF_0/ahb_fsm_current_state[4]:D,7243
AHB_IF_0/ahb_fsm_current_state[4]:EN,
AHB_IF_0/ahb_fsm_current_state[4]:LAT,
AHB_IF_0/ahb_fsm_current_state[4]:Q,4987
AHB_IF_0/ahb_fsm_current_state[4]:SD,
AHB_IF_0/ahb_fsm_current_state[4]:SLn,
eSRAM_eNVM_RW_0/data_cry[9]:A,
eSRAM_eNVM_RW_0/data_cry[9]:B,5348
eSRAM_eNVM_RW_0/data_cry[9]:C,
eSRAM_eNVM_RW_0/data_cry[9]:CC,5550
eSRAM_eNVM_RW_0/data_cry[9]:D,
eSRAM_eNVM_RW_0/data_cry[9]:P,5348
eSRAM_eNVM_RW_0/data_cry[9]:S,5550
eSRAM_eNVM_RW_0/data_cry[9]:UB,
AHB_IF_0/HWDATA_int[26]:ADn,
AHB_IF_0/HWDATA_int[26]:ALn,
AHB_IF_0/HWDATA_int[26]:CLK,8625
AHB_IF_0/HWDATA_int[26]:D,8617
AHB_IF_0/HWDATA_int[26]:EN,6922
AHB_IF_0/HWDATA_int[26]:LAT,
AHB_IF_0/HWDATA_int[26]:Q,8625
AHB_IF_0/HWDATA_int[26]:SD,
AHB_IF_0/HWDATA_int[26]:SLn,
AHB_IF_0/HWDATA[0]:ADn,
AHB_IF_0/HWDATA[0]:ALn,5922
AHB_IF_0/HWDATA[0]:CLK,7395
AHB_IF_0/HWDATA[0]:D,8625
AHB_IF_0/HWDATA[0]:EN,3433
AHB_IF_0/HWDATA[0]:LAT,
AHB_IF_0/HWDATA[0]:Q,7395
AHB_IF_0/HWDATA[0]:SD,
AHB_IF_0/HWDATA[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
eSRAM_eNVM_RW_0/data_lm_0[2]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[2]:B,5879
eSRAM_eNVM_RW_0/data_lm_0[2]:Y,4806
eSRAM_eNVM_RW_0/current_state_ns_0_0[2]:A,7562
eSRAM_eNVM_RW_0/current_state_ns_0_0[2]:B,7456
eSRAM_eNVM_RW_0/current_state_ns_0_0[2]:C,7195
eSRAM_eNVM_RW_0/current_state_ns_0_0[2]:D,7230
eSRAM_eNVM_RW_0/current_state_ns_0_0[2]:Y,7195
AHB_IF_0/HADDR[3]:ADn,
AHB_IF_0/HADDR[3]:ALn,5922
AHB_IF_0/HADDR[3]:CLK,6723
AHB_IF_0/HADDR[3]:D,7341
AHB_IF_0/HADDR[3]:EN,3183
AHB_IF_0/HADDR[3]:LAT,
AHB_IF_0/HADDR[3]:Q,6723
AHB_IF_0/HADDR[3]:SD,
AHB_IF_0/HADDR[3]:SLn,
eSRAM_eNVM_RW_0/start_esram_reg1:ADn,
eSRAM_eNVM_RW_0/start_esram_reg1:ALn,5922
eSRAM_eNVM_RW_0/start_esram_reg1:CLK,5246
eSRAM_eNVM_RW_0/start_esram_reg1:D,8625
eSRAM_eNVM_RW_0/start_esram_reg1:EN,
eSRAM_eNVM_RW_0/start_esram_reg1:LAT,
eSRAM_eNVM_RW_0/start_esram_reg1:Q,5246
eSRAM_eNVM_RW_0/start_esram_reg1:SD,
eSRAM_eNVM_RW_0/start_esram_reg1:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,3992
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,4018
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,3992
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,4018
PRDATA_obuf[18]/U0/U_IOENFF:A,
PRDATA_obuf[18]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,4056
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,3892
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,4056
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,3892
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIMU0Q1:A,4898
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIMU0Q1:B,4842
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIMU0Q1:C,4591
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIMU0Q1:D,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel_RNIMU0Q1:Y,3372
SPI_Master_0/command[2]:ADn,
SPI_Master_0/command[2]:ALn,
SPI_Master_0/command[2]:CLK,7475
SPI_Master_0/command[2]:D,
SPI_Master_0/command[2]:EN,6755
SPI_Master_0/command[2]:LAT,
SPI_Master_0/command[2]:Q,7475
SPI_Master_0/command[2]:SD,
SPI_Master_0/command[2]:SLn,
SPI_Master_0/un2_count_17:A,1394
SPI_Master_0/un2_count_17:B,1338
SPI_Master_0/un2_count_17:C,1250
SPI_Master_0/un2_count_17:D,1140
SPI_Master_0/un2_count_17:Y,1140
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_25:CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_25:IPCLKn,
SPI_Master_0/slv_select[0]:ADn,
SPI_Master_0/slv_select[0]:ALn,
SPI_Master_0/slv_select[0]:CLK,6458
SPI_Master_0/slv_select[0]:D,8570
SPI_Master_0/slv_select[0]:EN,6755
SPI_Master_0/slv_select[0]:LAT,
SPI_Master_0/slv_select[0]:Q,6458
SPI_Master_0/slv_select[0]:SD,
SPI_Master_0/slv_select[0]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[5]:A,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[5]:B,6321
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[5]:C,5954
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[5]:Y,5050
SPI_Master_0/PRDATA_buf[18]:ADn,
SPI_Master_0/PRDATA_buf[18]:ALn,
SPI_Master_0/PRDATA_buf[18]:CLK,8617
SPI_Master_0/PRDATA_buf[18]:D,8617
SPI_Master_0/PRDATA_buf[18]:EN,3329
SPI_Master_0/PRDATA_buf[18]:LAT,
SPI_Master_0/PRDATA_buf[18]:Q,8617
SPI_Master_0/PRDATA_buf[18]:SD,
SPI_Master_0/PRDATA_buf[18]:SLn,
AHB_IF_0/VALID_RNO:A,7465
AHB_IF_0/VALID_RNO:B,7115
AHB_IF_0/VALID_RNO:C,4774
AHB_IF_0/VALID_RNO:D,3406
AHB_IF_0/VALID_RNO:Y,3406
eSRAM_eNVM_RW_0/addr_temp_lm_0[24]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[24]:B,5133
eSRAM_eNVM_RW_0/addr_temp_lm_0[24]:Y,3558
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_3:A,5317
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_3:B,4014
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_3:C,
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_3:D,5065
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_3:Y,4014
PRDATA_obuf[6]/U0/U_IOOUTFF:A,
PRDATA_obuf[6]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[1]:A,7469
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[1]:B,7464
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[1]:C,5154
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[1]:D,7164
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[1]:Y,5154
AHB_IF_0/HADDR_6[2]:A,7341
AHB_IF_0/HADDR_6[2]:B,7510
AHB_IF_0/HADDR_6[2]:Y,7341
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
ss_n_obuf/U0/U_IOENFF:A,
ss_n_obuf/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:CLK,4790
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:D,5758
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:EN,6467
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:Q,4790
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/masterDataInProg[0]:SLn,
AHB_IF_0/AHB_BUSY_RNO:A,3797
AHB_IF_0/AHB_BUSY_RNO:B,7243
AHB_IF_0/AHB_BUSY_RNO:C,4898
AHB_IF_0/AHB_BUSY_RNO:Y,3797
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI7NUI5:A,3156
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI7NUI5:B,2534
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI7NUI5:C,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI7NUI5:D,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI7NUI5:Y,2407
eSRAM_eNVM_RW_0/ram_wdata[6]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[6]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[6]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[6]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[6]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[6]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[6]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[6]:SD,
eSRAM_eNVM_RW_0/ram_wdata[6]:SLn,
eSRAM_eNVM_RW_0/addr_temp[28]:ADn,
eSRAM_eNVM_RW_0/addr_temp[28]:ALn,
eSRAM_eNVM_RW_0/addr_temp[28]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[28]:D,3558
eSRAM_eNVM_RW_0/addr_temp[28]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[28]:LAT,
eSRAM_eNVM_RW_0/addr_temp[28]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[28]:SD,
eSRAM_eNVM_RW_0/addr_temp[28]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI50J01[0]:A,6697
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI50J01[0]:B,4056
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI50J01[0]:C,6851
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI50J01[0]:D,6740
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI50J01[0]:Y,4056
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_2:A,4830
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_2:B,4759
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_2:C,4725
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_2:D,4599
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_2:Y,4599
eSRAM_eNVM_RW_0/current_state[0]:ADn,
eSRAM_eNVM_RW_0/current_state[0]:ALn,5922
eSRAM_eNVM_RW_0/current_state[0]:CLK,3505
eSRAM_eNVM_RW_0/current_state[0]:D,5154
eSRAM_eNVM_RW_0/current_state[0]:EN,
eSRAM_eNVM_RW_0/current_state[0]:LAT,
eSRAM_eNVM_RW_0/current_state[0]:Q,3505
eSRAM_eNVM_RW_0/current_state[0]:SD,
eSRAM_eNVM_RW_0/current_state[0]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[18]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[18]:B,5264
eSRAM_eNVM_RW_0/addr_temp_lm_0[18]:Y,3558
eSRAM_eNVM_RW_0/data_cry[30]:A,
eSRAM_eNVM_RW_0/data_cry[30]:B,6090
eSRAM_eNVM_RW_0/data_cry[30]:C,
eSRAM_eNVM_RW_0/data_cry[30]:CC,5114
eSRAM_eNVM_RW_0/data_cry[30]:D,
eSRAM_eNVM_RW_0/data_cry[30]:P,6090
eSRAM_eNVM_RW_0/data_cry[30]:S,5114
eSRAM_eNVM_RW_0/data_cry[30]:UB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:CLK,6834
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:Q,6834
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[3]:SLn,
CS_obuf/U0/U_IOOUTFF:A,
CS_obuf/U0/U_IOOUTFF:Y,
SPI_Master_0/PWDATA_buf_RNO[29]:A,7616
SPI_Master_0/PWDATA_buf_RNO[29]:B,7526
SPI_Master_0/PWDATA_buf_RNO[29]:C,4707
SPI_Master_0/PWDATA_buf_RNO[29]:D,6878
SPI_Master_0/PWDATA_buf_RNO[29]:Y,4707
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:CLK,8625
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:D,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:EN,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:Q,8625
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:SD,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SPI_Master_0/clk_toggles[1]:ADn,
SPI_Master_0/clk_toggles[1]:ALn,
SPI_Master_0/clk_toggles[1]:CLK,3994
SPI_Master_0/clk_toggles[1]:D,2278
SPI_Master_0/clk_toggles[1]:EN,
SPI_Master_0/clk_toggles[1]:LAT,
SPI_Master_0/clk_toggles[1]:Q,3994
SPI_Master_0/clk_toggles[1]:SD,
SPI_Master_0/clk_toggles[1]:SLn,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2_2:A,5170
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2_2:B,5097
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2_2:C,4985
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2_2:D,4851
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2_2:Y,4851
SPI_Master_0/count_0[25]:A,4950
SPI_Master_0/count_0[25]:B,5765
SPI_Master_0/count_0[25]:Y,4950
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_5:B,8420
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_5:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_5:IPB,8420
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_5:IPC,
eSRAM_eNVM_RW_0/addr_temp_cry[11]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[11]:B,5299
eSRAM_eNVM_RW_0/addr_temp_cry[11]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[11]:CC,5282
eSRAM_eNVM_RW_0/addr_temp_cry[11]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[11]:P,5299
eSRAM_eNVM_RW_0/addr_temp_cry[11]:S,5282
eSRAM_eNVM_RW_0/addr_temp_cry[11]:UB,
eSRAM_eNVM_RW_0/data[18]:ADn,
eSRAM_eNVM_RW_0/data[18]:ALn,5922
eSRAM_eNVM_RW_0/data[18]:CLK,5441
eSRAM_eNVM_RW_0/data[18]:D,4806
eSRAM_eNVM_RW_0/data[18]:EN,3406
eSRAM_eNVM_RW_0/data[18]:LAT,
eSRAM_eNVM_RW_0/data[18]:Q,5441
eSRAM_eNVM_RW_0/data[18]:SD,
eSRAM_eNVM_RW_0/data[18]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:CLK,5084
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:D,4659
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:Q,5084
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SPI_Master_0/MOSI_1:ADn,
SPI_Master_0/MOSI_1:ALn,5922
SPI_Master_0/MOSI_1:CLK,
SPI_Master_0/MOSI_1:D,8625
SPI_Master_0/MOSI_1:EN,3714
SPI_Master_0/MOSI_1:LAT,
SPI_Master_0/MOSI_1:Q,
SPI_Master_0/MOSI_1:SD,
SPI_Master_0/MOSI_1:SLn,
SPI_Master_0/un1_count_cry_0:A,
SPI_Master_0/un1_count_cry_0:B,4997
SPI_Master_0/un1_count_cry_0:C,
SPI_Master_0/un1_count_cry_0:CC,5829
SPI_Master_0/un1_count_cry_0:D,
SPI_Master_0/un1_count_cry_0:P,4997
SPI_Master_0/un1_count_cry_0:S,5829
SPI_Master_0/un1_count_cry_0:UB,
SPI_Master_0/count_0[31]:A,4826
SPI_Master_0/count_0[31]:B,5765
SPI_Master_0/count_0[31]:Y,4826
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
eSRAM_eNVM_RW_0/current_state[11]:ADn,
eSRAM_eNVM_RW_0/current_state[11]:ALn,5922
eSRAM_eNVM_RW_0/current_state[11]:CLK,3758
eSRAM_eNVM_RW_0/current_state[11]:D,4871
eSRAM_eNVM_RW_0/current_state[11]:EN,
eSRAM_eNVM_RW_0/current_state[11]:LAT,
eSRAM_eNVM_RW_0/current_state[11]:Q,3758
eSRAM_eNVM_RW_0/current_state[11]:SD,
eSRAM_eNVM_RW_0/current_state[11]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[19]:A,7352
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[19]:B,7507
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[19]:Y,7352
PRDATA_obuf[4]/U0/U_IOENFF:A,
PRDATA_obuf[4]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/data_lm_0[24]:A,5282
eSRAM_eNVM_RW_0/data_lm_0[24]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[24]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[24]:Y,4750
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:CLK,3854
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:D,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:Q,3854
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[1]:SLn,
AHB_IF_0/DATAOUT[2]:ADn,
AHB_IF_0/DATAOUT[2]:ALn,5922
AHB_IF_0/DATAOUT[2]:CLK,3472
AHB_IF_0/DATAOUT[2]:D,4891
AHB_IF_0/DATAOUT[2]:EN,3425
AHB_IF_0/DATAOUT[2]:LAT,
AHB_IF_0/DATAOUT[2]:Q,3472
AHB_IF_0/DATAOUT[2]:SD,
AHB_IF_0/DATAOUT[2]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_6:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_6:IPENn,
eSRAM_eNVM_RW_0/data[23]:ADn,
eSRAM_eNVM_RW_0/data[23]:ALn,5922
eSRAM_eNVM_RW_0/data[23]:CLK,6359
eSRAM_eNVM_RW_0/data[23]:D,4750
eSRAM_eNVM_RW_0/data[23]:EN,3406
eSRAM_eNVM_RW_0/data[23]:LAT,
eSRAM_eNVM_RW_0/data[23]:Q,6359
eSRAM_eNVM_RW_0/data[23]:SD,
eSRAM_eNVM_RW_0/data[23]:SLn,
AHB_IF_0/ahb_fsm_current_state_RNI9TCO[0]:A,6968
AHB_IF_0/ahb_fsm_current_state_RNI9TCO[0]:B,6922
AHB_IF_0/ahb_fsm_current_state_RNI9TCO[0]:C,7076
AHB_IF_0/ahb_fsm_current_state_RNI9TCO[0]:Y,6922
SPI_Master_0/PRDATA_buf[17]:ADn,
SPI_Master_0/PRDATA_buf[17]:ALn,
SPI_Master_0/PRDATA_buf[17]:CLK,8617
SPI_Master_0/PRDATA_buf[17]:D,8617
SPI_Master_0/PRDATA_buf[17]:EN,3329
SPI_Master_0/PRDATA_buf[17]:LAT,
SPI_Master_0/PRDATA_buf[17]:Q,8617
SPI_Master_0/PRDATA_buf[17]:SD,
SPI_Master_0/PRDATA_buf[17]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,4549
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,4549
SPI_Master_0/slv_select[3]:ADn,
SPI_Master_0/slv_select[3]:ALn,
SPI_Master_0/slv_select[3]:CLK,6458
SPI_Master_0/slv_select[3]:D,8586
SPI_Master_0/slv_select[3]:EN,6755
SPI_Master_0/slv_select[3]:LAT,
SPI_Master_0/slv_select[3]:Q,6458
SPI_Master_0/slv_select[3]:SD,
SPI_Master_0/slv_select[3]:SLn,
eSRAM_eNVM_RW_0/data_cry[21]:A,
eSRAM_eNVM_RW_0/data_cry[21]:B,5566
eSRAM_eNVM_RW_0/data_cry[21]:C,
eSRAM_eNVM_RW_0/data_cry[21]:CC,5330
eSRAM_eNVM_RW_0/data_cry[21]:D,
eSRAM_eNVM_RW_0/data_cry[21]:P,5566
eSRAM_eNVM_RW_0/data_cry[21]:S,5330
eSRAM_eNVM_RW_0/data_cry[21]:UB,
eSRAM_eNVM_RW_0/addr_temp[10]:ADn,
eSRAM_eNVM_RW_0/addr_temp[10]:ALn,
eSRAM_eNVM_RW_0/addr_temp[10]:CLK,5316
eSRAM_eNVM_RW_0/addr_temp[10]:D,3414
eSRAM_eNVM_RW_0/addr_temp[10]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[10]:LAT,
eSRAM_eNVM_RW_0/addr_temp[10]:Q,5316
eSRAM_eNVM_RW_0/addr_temp[10]:SD,
eSRAM_eNVM_RW_0/addr_temp[10]:SLn,
SPI_Master_0/PWDATA_buf_RNO[31]:A,7616
SPI_Master_0/PWDATA_buf_RNO[31]:B,7526
SPI_Master_0/PWDATA_buf_RNO[31]:C,4707
SPI_Master_0/PWDATA_buf_RNO[31]:D,6878
SPI_Master_0/PWDATA_buf_RNO[31]:Y,4707
PRDATA_obuf[31]/U0/U_IOOUTFF:A,
PRDATA_obuf[31]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:CLK,7249
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:Q,7249
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[22]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[2]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[2]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[2]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[2]:D,8586
eSRAM_eNVM_RW_0/ram_wdata[2]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[2]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[2]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[2]:SD,
eSRAM_eNVM_RW_0/ram_wdata[2]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,7369
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,7301
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,7369
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,7301
eSRAM_eNVM_RW_0/addr_temp_lm_0[5]:A,5655
eSRAM_eNVM_RW_0/addr_temp_lm_0[5]:B,7288
eSRAM_eNVM_RW_0/addr_temp_lm_0[5]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[5]:D,4884
eSRAM_eNVM_RW_0/addr_temp_lm_0[5]:Y,3414
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2:A,4018
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2:B,6129
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2:C,3228
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2:D,3556
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0_a2:Y,3228
SPI_Master_0/CLKOUT_8_1_iv_0_a2:A,4943
SPI_Master_0/CLKOUT_8_1_iv_0_a2:B,4436
SPI_Master_0/CLKOUT_8_1_iv_0_a2:C,2573
SPI_Master_0/CLKOUT_8_1_iv_0_a2:D,962
SPI_Master_0/CLKOUT_8_1_iv_0_a2:Y,962
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
eSRAM_eNVM_RW_0/current_state_RNI3CDV[2]:A,3923
eSRAM_eNVM_RW_0/current_state_RNI3CDV[2]:B,3741
eSRAM_eNVM_RW_0/current_state_RNI3CDV[2]:C,3825
eSRAM_eNVM_RW_0/current_state_RNI3CDV[2]:Y,3741
AHB_IF_0/HTRANS_1[1]:ADn,
AHB_IF_0/HTRANS_1[1]:ALn,5922
AHB_IF_0/HTRANS_1[1]:CLK,3522
AHB_IF_0/HTRANS_1[1]:D,3797
AHB_IF_0/HTRANS_1[1]:EN,3524
AHB_IF_0/HTRANS_1[1]:LAT,
AHB_IF_0/HTRANS_1[1]:Q,3522
AHB_IF_0/HTRANS_1[1]:SD,
AHB_IF_0/HTRANS_1[1]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:CLK,3990
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:D,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:Q,3990
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[9]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[18]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[18]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[18]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[18]:CC,5264
eSRAM_eNVM_RW_0/addr_temp_cry[18]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[18]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[18]:S,5264
eSRAM_eNVM_RW_0/addr_temp_cry[18]:UB,
PRDATA_obuf[2]/U0/U_IOPAD:D,
PRDATA_obuf[2]/U0/U_IOPAD:E,
PRDATA_obuf[2]/U0/U_IOPAD:PAD,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_13:B,8422
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_13:C,8386
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_13:IPB,8422
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_13:IPC,8386
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/address_decode/g0:A,3971
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/address_decode/g0:B,3715
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/address_decode/g0:C,3827
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/address_decode/g0:Y,3715
eSRAM_eNVM_RW_0/addr_temp_cry[5]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[5]:B,5160
eSRAM_eNVM_RW_0/addr_temp_cry[5]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[5]:CC,5655
eSRAM_eNVM_RW_0/addr_temp_cry[5]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[5]:P,5160
eSRAM_eNVM_RW_0/addr_temp_cry[5]:S,5655
eSRAM_eNVM_RW_0/addr_temp_cry[5]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,4313
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,5027
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,4313
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,5027
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,7331
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,7331
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
eSRAM_eNVM_RW_0/data_cry[11]:A,
eSRAM_eNVM_RW_0/data_cry[11]:B,6261
eSRAM_eNVM_RW_0/data_cry[11]:C,
eSRAM_eNVM_RW_0/data_cry[11]:CC,5281
eSRAM_eNVM_RW_0/data_cry[11]:D,
eSRAM_eNVM_RW_0/data_cry[11]:P,
eSRAM_eNVM_RW_0/data_cry[11]:S,5281
eSRAM_eNVM_RW_0/data_cry[11]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,4439
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,4471
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,4439
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,4471
eSRAM_eNVM_RW_0/addr_temp[21]:ADn,
eSRAM_eNVM_RW_0/addr_temp[21]:ALn,
eSRAM_eNVM_RW_0/addr_temp[21]:CLK,5451
eSRAM_eNVM_RW_0/addr_temp[21]:D,3558
eSRAM_eNVM_RW_0/addr_temp[21]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[21]:LAT,
eSRAM_eNVM_RW_0/addr_temp[21]:Q,5451
eSRAM_eNVM_RW_0/addr_temp[21]:SD,
eSRAM_eNVM_RW_0/addr_temp[21]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI42HI1[19]:A,5896
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI42HI1[19]:B,4780
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI42HI1[19]:C,3380
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI42HI1[19]:D,3235
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI42HI1[19]:Y,3235
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SPI_Master_0/MOSI_cl_RNO:A,7616
SPI_Master_0/MOSI_cl_RNO:B,7088
SPI_Master_0/MOSI_cl_RNO:C,4734
SPI_Master_0/MOSI_cl_RNO:D,3648
SPI_Master_0/MOSI_cl_RNO:Y,3648
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,7467
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,8625
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,7467
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SPI_Master_0/PWDATA_buf[28]:ADn,
SPI_Master_0/PWDATA_buf[28]:ALn,
SPI_Master_0/PWDATA_buf[28]:CLK,7526
SPI_Master_0/PWDATA_buf[28]:D,4707
SPI_Master_0/PWDATA_buf[28]:EN,2112
SPI_Master_0/PWDATA_buf[28]:LAT,
SPI_Master_0/PWDATA_buf[28]:Q,7526
SPI_Master_0/PWDATA_buf[28]:SD,
SPI_Master_0/PWDATA_buf[28]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[21]:A,5330
eSRAM_eNVM_RW_0/data_lm_0[21]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[21]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[21]:Y,4750
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[4]:A,5977
eSRAM_eNVM_RW_0/addr_temp_lm_0[4]:B,7288
eSRAM_eNVM_RW_0/addr_temp_lm_0[4]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[4]:D,5983
eSRAM_eNVM_RW_0/addr_temp_lm_0[4]:Y,3414
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,4258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,4258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SPI_Master_0/PRDATA_buf[11]:ADn,
SPI_Master_0/PRDATA_buf[11]:ALn,
SPI_Master_0/PRDATA_buf[11]:CLK,8617
SPI_Master_0/PRDATA_buf[11]:D,8617
SPI_Master_0/PRDATA_buf[11]:EN,3329
SPI_Master_0/PRDATA_buf[11]:LAT,
SPI_Master_0/PRDATA_buf[11]:Q,8617
SPI_Master_0/PRDATA_buf[11]:SD,
SPI_Master_0/PRDATA_buf[11]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[22]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[22]:B,5133
eSRAM_eNVM_RW_0/data_lm_0[22]:Y,4806
AHB_IF_0/DATAOUT[0]:ADn,
AHB_IF_0/DATAOUT[0]:ALn,5922
AHB_IF_0/DATAOUT[0]:CLK,2525
AHB_IF_0/DATAOUT[0]:D,4891
AHB_IF_0/DATAOUT[0]:EN,3425
AHB_IF_0/DATAOUT[0]:LAT,
AHB_IF_0/DATAOUT[0]:Q,2525
AHB_IF_0/DATAOUT[0]:SD,
AHB_IF_0/DATAOUT[0]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[26]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[26]:B,5023
eSRAM_eNVM_RW_0/data_lm_0[26]:Y,4806
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_1:A,3843
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_1:B,4933
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_1:Y,3843
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
AHB_IF_0/HWRITE_RNO:A,7442
AHB_IF_0/HWRITE_RNO:B,6268
AHB_IF_0/HWRITE_RNO:C,4774
AHB_IF_0/HWRITE_RNO:D,3406
AHB_IF_0/HWRITE_RNO:Y,3406
eSRAM_eNVM_RW_0/current_state_RNI6JBF1[6]:A,7419
eSRAM_eNVM_RW_0/current_state_RNI6JBF1[6]:B,7312
eSRAM_eNVM_RW_0/current_state_RNI6JBF1[6]:C,7089
eSRAM_eNVM_RW_0/current_state_RNI6JBF1[6]:D,4898
eSRAM_eNVM_RW_0/current_state_RNI6JBF1[6]:Y,4898
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
AHB_IF_0/HADDR_6[11]:A,7341
AHB_IF_0/HADDR_6[11]:B,7518
AHB_IF_0/HADDR_6[11]:Y,7341
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_5:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_5:B,5378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_5:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_5:Y,4891
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_2:A,4954
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_2:B,4874
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_2:C,4702
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_2:D,3683
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_2:Y,3683
eSRAM_eNVM_RW_0/data_lm_0[30]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[30]:B,5114
eSRAM_eNVM_RW_0/data_lm_0[30]:Y,4806
eSRAM_eNVM_RW_0/data_cnt_RNI841P1[4]:A,6262
eSRAM_eNVM_RW_0/data_cnt_RNI841P1[4]:B,6163
eSRAM_eNVM_RW_0/data_cnt_RNI841P1[4]:C,6102
eSRAM_eNVM_RW_0/data_cnt_RNI841P1[4]:D,4871
eSRAM_eNVM_RW_0/data_cnt_RNI841P1[4]:Y,4871
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ:B,5190
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ:Y,4891
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[3]:A,6094
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[3]:B,6188
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[3]:C,3813
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[3]:D,4727
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[3]:Y,3813
eSRAM_eNVM_RW_0/data_cry[23]:A,
eSRAM_eNVM_RW_0/data_cry[23]:B,6359
eSRAM_eNVM_RW_0/data_cry[23]:C,
eSRAM_eNVM_RW_0/data_cry[23]:CC,5160
eSRAM_eNVM_RW_0/data_cry[23]:D,
eSRAM_eNVM_RW_0/data_cry[23]:P,
eSRAM_eNVM_RW_0/data_cry[23]:S,5160
eSRAM_eNVM_RW_0/data_cry[23]:UB,
SPI_Master_0/count[26]:ADn,
SPI_Master_0/count[26]:ALn,
SPI_Master_0/count[26]:CLK,1338
SPI_Master_0/count[26]:D,5055
SPI_Master_0/count[26]:EN,
SPI_Master_0/count[26]:LAT,
SPI_Master_0/count[26]:Q,1338
SPI_Master_0/count[26]:SD,
SPI_Master_0/count[26]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_29:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_29:B,5296
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_29:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_29:Y,4891
eSRAM_eNVM_RW_0/ram_wdata[16]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[16]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[16]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[16]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[16]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[16]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[16]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[16]:SD,
eSRAM_eNVM_RW_0/ram_wdata[16]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[7]:A,4092
eSRAM_eNVM_RW_0/data_lm_0[7]:B,5409
eSRAM_eNVM_RW_0/data_lm_0[7]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[7]:Y,4092
eSRAM_eNVM_RW_0/addr_temp[18]:ADn,
eSRAM_eNVM_RW_0/addr_temp[18]:ALn,
eSRAM_eNVM_RW_0/addr_temp[18]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[18]:D,3558
eSRAM_eNVM_RW_0/addr_temp[18]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[18]:LAT,
eSRAM_eNVM_RW_0/addr_temp[18]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[18]:SD,
eSRAM_eNVM_RW_0/addr_temp[18]:SLn,
SPI_Master_0/continue_4_iv_0_a2_0_0:A,5297
SPI_Master_0/continue_4_iv_0_a2_0_0:B,5238
SPI_Master_0/continue_4_iv_0_a2_0_0:C,5179
SPI_Master_0/continue_4_iv_0_a2_0_0:Y,5179
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
AHB_IF_0/HADDR_6[3]:A,7341
AHB_IF_0/HADDR_6[3]:B,7518
AHB_IF_0/HADDR_6[3]:Y,7341
SPI_Master_0/CLKOUT_1:ADn,
SPI_Master_0/CLKOUT_1:ALn,
SPI_Master_0/CLKOUT_1:CLK,4943
SPI_Master_0/CLKOUT_1:D,962
SPI_Master_0/CLKOUT_1:EN,8266
SPI_Master_0/CLKOUT_1:LAT,
SPI_Master_0/CLKOUT_1:Q,4943
SPI_Master_0/CLKOUT_1:SD,
SPI_Master_0/CLKOUT_1:SLn,
PRDATA_obuf[27]/U0/U_IOPAD:D,
PRDATA_obuf[27]/U0/U_IOPAD:E,
PRDATA_obuf[27]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[5]:A,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[5]:B,7510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[5]:Y,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[9]:A,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[9]:B,7510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[9]:Y,4866
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
eSRAM_eNVM_RW_0/data[24]:ADn,
eSRAM_eNVM_RW_0/data[24]:ALn,5922
eSRAM_eNVM_RW_0/data[24]:CLK,5485
eSRAM_eNVM_RW_0/data[24]:D,4750
eSRAM_eNVM_RW_0/data[24]:EN,3406
eSRAM_eNVM_RW_0/data[24]:LAT,
eSRAM_eNVM_RW_0/data[24]:Q,5485
eSRAM_eNVM_RW_0/data[24]:SD,
eSRAM_eNVM_RW_0/data[24]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SPI_Master_0/PRDATA_buf[15]:ADn,
SPI_Master_0/PRDATA_buf[15]:ALn,
SPI_Master_0/PRDATA_buf[15]:CLK,8617
SPI_Master_0/PRDATA_buf[15]:D,8617
SPI_Master_0/PRDATA_buf[15]:EN,3329
SPI_Master_0/PRDATA_buf[15]:LAT,
SPI_Master_0/PRDATA_buf[15]:Q,8617
SPI_Master_0/PRDATA_buf[15]:SD,
SPI_Master_0/PRDATA_buf[15]:SLn,
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2_0_0:A,5339
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2_0_0:B,5289
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2_0_0:C,5192
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2_0_0:D,5094
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2_0_0:Y,5094
PRDATA_obuf[23]/U0/U_IOOUTFF:A,
PRDATA_obuf[23]/U0/U_IOOUTFF:Y,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_31:B,8466
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_31:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_31:IPB,8466
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_31:IPC,
SPI_Master_0/PWDATA_buf[39]:ADn,
SPI_Master_0/PWDATA_buf[39]:ALn,
SPI_Master_0/PWDATA_buf[39]:CLK,8625
SPI_Master_0/PWDATA_buf[39]:D,4785
SPI_Master_0/PWDATA_buf[39]:EN,2112
SPI_Master_0/PWDATA_buf[39]:LAT,
SPI_Master_0/PWDATA_buf[39]:Q,8625
SPI_Master_0/PWDATA_buf[39]:SD,
SPI_Master_0/PWDATA_buf[39]:SLn,
SPI_Master_0/count[13]:ADn,
SPI_Master_0/count[13]:ALn,
SPI_Master_0/count[13]:CLK,1072
SPI_Master_0/count[13]:D,5168
SPI_Master_0/count[13]:EN,
SPI_Master_0/count[13]:LAT,
SPI_Master_0/count[13]:Q,1072
SPI_Master_0/count[13]:SD,
SPI_Master_0/count[13]:SLn,
eSRAM_eNVM_RW_0/data_cry[13]:A,
eSRAM_eNVM_RW_0/data_cry[13]:B,5241
eSRAM_eNVM_RW_0/data_cry[13]:C,
eSRAM_eNVM_RW_0/data_cry[13]:CC,5310
eSRAM_eNVM_RW_0/data_cry[13]:D,
eSRAM_eNVM_RW_0/data_cry[13]:P,5241
eSRAM_eNVM_RW_0/data_cry[13]:S,5310
eSRAM_eNVM_RW_0/data_cry[13]:UB,
AHB_IF_0/HWDATA_int[5]:ADn,
AHB_IF_0/HWDATA_int[5]:ALn,
AHB_IF_0/HWDATA_int[5]:CLK,8625
AHB_IF_0/HWDATA_int[5]:D,8617
AHB_IF_0/HWDATA_int[5]:EN,6922
AHB_IF_0/HWDATA_int[5]:LAT,
AHB_IF_0/HWDATA_int[5]:Q,8625
AHB_IF_0/HWDATA_int[5]:SD,
AHB_IF_0/HWDATA_int[5]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[4]:A,7330
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[4]:B,7485
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[4]:Y,7330
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_0:B,8424
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_0:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_0:IPB,8424
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_0:IPC,
eSRAM_eNVM_RW_0/addr_temp[7]:ADn,
eSRAM_eNVM_RW_0/addr_temp[7]:ALn,
eSRAM_eNVM_RW_0/addr_temp[7]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[7]:D,3294
eSRAM_eNVM_RW_0/addr_temp[7]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[7]:LAT,
eSRAM_eNVM_RW_0/addr_temp[7]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[7]:SD,
eSRAM_eNVM_RW_0/addr_temp[7]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_23:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_23:B,5234
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_23:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_23:Y,4891
SPI_Master_0/PWDATA_buf[27]:ADn,
SPI_Master_0/PWDATA_buf[27]:ALn,
SPI_Master_0/PWDATA_buf[27]:CLK,7526
SPI_Master_0/PWDATA_buf[27]:D,4707
SPI_Master_0/PWDATA_buf[27]:EN,2112
SPI_Master_0/PWDATA_buf[27]:LAT,
SPI_Master_0/PWDATA_buf[27]:Q,7526
SPI_Master_0/PWDATA_buf[27]:SD,
SPI_Master_0/PWDATA_buf[27]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[9]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[9]:B,5409
eSRAM_eNVM_RW_0/addr_temp_lm_0[9]:Y,3558
AHB_IF_0/HADDR_6[10]:A,7341
AHB_IF_0/HADDR_6[10]:B,7518
AHB_IF_0/HADDR_6[10]:Y,7341
SPI_Master_0/ss_n_RNO:A,7132
SPI_Master_0/ss_n_RNO:Y,7132
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,4106
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,3989
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,4106
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,3989
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[31]:A,7368
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[31]:B,7523
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[31]:Y,7368
SPI_Master_0/PWDATA_buf_RNO[6]:A,7616
SPI_Master_0/PWDATA_buf_RNO[6]:B,7526
SPI_Master_0/PWDATA_buf_RNO[6]:C,4707
SPI_Master_0/PWDATA_buf_RNO[6]:D,6878
SPI_Master_0/PWDATA_buf_RNO[6]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_27:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_27:B,5213
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_27:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_27:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
eSRAM_eNVM_RW_0/addr_temp_cry[24]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[24]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[24]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[24]:CC,5133
eSRAM_eNVM_RW_0/addr_temp_cry[24]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[24]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[24]:S,5133
eSRAM_eNVM_RW_0/addr_temp_cry[24]:UB,
AHB_IF_0/DATAOUT[17]:ADn,
AHB_IF_0/DATAOUT[17]:ALn,5922
AHB_IF_0/DATAOUT[17]:CLK,8625
AHB_IF_0/DATAOUT[17]:D,4891
AHB_IF_0/DATAOUT[17]:EN,3425
AHB_IF_0/DATAOUT[17]:LAT,
AHB_IF_0/DATAOUT[17]:Q,8625
AHB_IF_0/DATAOUT[17]:SD,
AHB_IF_0/DATAOUT[17]:SLn,
PRDATA_obuf[9]/U0/U_IOPAD:D,
PRDATA_obuf[9]/U0/U_IOPAD:E,
PRDATA_obuf[9]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
eSRAM_eNVM_RW_0/current_state[14]:ADn,
eSRAM_eNVM_RW_0/current_state[14]:ALn,5922
eSRAM_eNVM_RW_0/current_state[14]:CLK,3352
eSRAM_eNVM_RW_0/current_state[14]:D,4938
eSRAM_eNVM_RW_0/current_state[14]:EN,
eSRAM_eNVM_RW_0/current_state[14]:LAT,
eSRAM_eNVM_RW_0/current_state[14]:Q,3352
eSRAM_eNVM_RW_0/current_state[14]:SD,
eSRAM_eNVM_RW_0/current_state[14]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:D,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:Q,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[3]:SLn,
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_o2:A,4138
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_o2:B,4047
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_o2:C,3994
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_o2:D,3902
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_o2:Y,3902
eSRAM_eNVM_RW_0/current_state_RNI6AUF[16]:A,3893
eSRAM_eNVM_RW_0/current_state_RNI6AUF[16]:B,3760
eSRAM_eNVM_RW_0/current_state_RNI6AUF[16]:C,3756
eSRAM_eNVM_RW_0/current_state_RNI6AUF[16]:Y,3756
SPI_Master_0/un1_reset_inv_2_i_a2_1:A,3620
SPI_Master_0/un1_reset_inv_2_i_a2_1:B,
SPI_Master_0/un1_reset_inv_2_i_a2_1:Y,3620
SPI_Master_0/un1_count_cry_30:A,
SPI_Master_0/un1_count_cry_30:B,6126
SPI_Master_0/un1_count_cry_30:C,
SPI_Master_0/un1_count_cry_30:CC,4897
SPI_Master_0/un1_count_cry_30:D,
SPI_Master_0/un1_count_cry_30:P,6126
SPI_Master_0/un1_count_cry_30:S,4897
SPI_Master_0/un1_count_cry_30:UB,
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[0],5282
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[1],5092
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[2],5023
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[3],5077
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[4],5046
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[5],5072
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[6],5114
eSRAM_eNVM_RW_0/data_s_71_CC_2:CC[7],5068
eSRAM_eNVM_RW_0/data_s_71_CC_2:CI,5023
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[0],5485
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[10],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[11],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[1],5507
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[2],5722
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[3],5693
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[4],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[5],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[6],6090
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[7],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[8],
eSRAM_eNVM_RW_0/data_s_71_CC_2:P[9],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[0],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[10],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[11],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[1],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[2],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[3],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[4],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[5],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[6],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[7],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[8],
eSRAM_eNVM_RW_0/data_s_71_CC_2:UB[9],
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_4:A,3941
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_4:B,4873
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_4:C,3683
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_0_4:Y,3683
AHB_IF_0/HWDATA[19]:ADn,
AHB_IF_0/HWDATA[19]:ALn,5922
AHB_IF_0/HWDATA[19]:CLK,7507
AHB_IF_0/HWDATA[19]:D,8625
AHB_IF_0/HWDATA[19]:EN,3433
AHB_IF_0/HWDATA[19]:LAT,
AHB_IF_0/HWDATA[19]:Q,7507
AHB_IF_0/HWDATA[19]:SD,
AHB_IF_0/HWDATA[19]:SLn,
AHB_IF_0/HWDATA_int[14]:ADn,
AHB_IF_0/HWDATA_int[14]:ALn,
AHB_IF_0/HWDATA_int[14]:CLK,8625
AHB_IF_0/HWDATA_int[14]:D,8617
AHB_IF_0/HWDATA_int[14]:EN,6922
AHB_IF_0/HWDATA_int[14]:LAT,
AHB_IF_0/HWDATA_int[14]:Q,8625
AHB_IF_0/HWDATA_int[14]:SD,
AHB_IF_0/HWDATA_int[14]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:CLK,2643
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:D,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:Q,2643
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[14]:SLn,
eSRAM_eNVM_RW_0/data[4]:ADn,
eSRAM_eNVM_RW_0/data[4]:ALn,5922
eSRAM_eNVM_RW_0/data[4]:CLK,6359
eSRAM_eNVM_RW_0/data[4]:D,4662
eSRAM_eNVM_RW_0/data[4]:EN,3406
eSRAM_eNVM_RW_0/data[4]:LAT,
eSRAM_eNVM_RW_0/data[4]:Q,6359
eSRAM_eNVM_RW_0/data[4]:SD,
eSRAM_eNVM_RW_0/data[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
eSRAM_eNVM_RW_0/data_lm_0[13]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[13]:B,5310
eSRAM_eNVM_RW_0/data_lm_0[13]:Y,4806
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:CLK,2716
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:D,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:Q,2716
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[7]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
eSRAM_eNVM_RW_0/addr_temp_cry[19]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[19]:B,6359
eSRAM_eNVM_RW_0/addr_temp_cry[19]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[19]:CC,5290
eSRAM_eNVM_RW_0/addr_temp_cry[19]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[19]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[19]:S,5290
eSRAM_eNVM_RW_0/addr_temp_cry[19]:UB,
SPI_Master_0/un1_count_s_31:A,
SPI_Master_0/un1_count_s_31:B,6359
SPI_Master_0/un1_count_s_31:C,
SPI_Master_0/un1_count_s_31:CC,4826
SPI_Master_0/un1_count_s_31:D,
SPI_Master_0/un1_count_s_31:P,
SPI_Master_0/un1_count_s_31:S,4826
SPI_Master_0/un1_count_s_31:UB,
SPI_Master_0/PRDATA_buf[4]:ADn,
SPI_Master_0/PRDATA_buf[4]:ALn,
SPI_Master_0/PRDATA_buf[4]:CLK,8617
SPI_Master_0/PRDATA_buf[4]:D,8617
SPI_Master_0/PRDATA_buf[4]:EN,3329
SPI_Master_0/PRDATA_buf[4]:LAT,
SPI_Master_0/PRDATA_buf[4]:Q,8617
SPI_Master_0/PRDATA_buf[4]:SD,
SPI_Master_0/PRDATA_buf[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,4745
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,4745
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
AHB_IF_0/HADDR[6]:ADn,
AHB_IF_0/HADDR[6]:ALn,5922
AHB_IF_0/HADDR[6]:CLK,6740
AHB_IF_0/HADDR[6]:D,7341
AHB_IF_0/HADDR[6]:EN,3183
AHB_IF_0/HADDR[6]:LAT,
AHB_IF_0/HADDR[6]:Q,6740
AHB_IF_0/HADDR[6]:SD,
AHB_IF_0/HADDR[6]:SLn,
eSRAM_eNVM_RW_0/data[20]:ADn,
eSRAM_eNVM_RW_0/data[20]:ALn,5922
eSRAM_eNVM_RW_0/data[20]:CLK,5583
eSRAM_eNVM_RW_0/data[20]:D,4750
eSRAM_eNVM_RW_0/data[20]:EN,3406
eSRAM_eNVM_RW_0/data[20]:LAT,
eSRAM_eNVM_RW_0/data[20]:Q,5583
eSRAM_eNVM_RW_0/data[20]:SD,
eSRAM_eNVM_RW_0/data[20]:SLn,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
eSRAM_eNVM_RW_0/addr_temp[11]:ADn,
eSRAM_eNVM_RW_0/addr_temp[11]:ALn,
eSRAM_eNVM_RW_0/addr_temp[11]:CLK,5299
eSRAM_eNVM_RW_0/addr_temp[11]:D,3414
eSRAM_eNVM_RW_0/addr_temp[11]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[11]:LAT,
eSRAM_eNVM_RW_0/addr_temp[11]:Q,5299
eSRAM_eNVM_RW_0/addr_temp[11]:SD,
eSRAM_eNVM_RW_0/addr_temp[11]:SLn,
SPI_Master_0/clk_toggles[5]:ADn,
SPI_Master_0/clk_toggles[5]:ALn,
SPI_Master_0/clk_toggles[5]:CLK,3515
SPI_Master_0/clk_toggles[5]:D,1743
SPI_Master_0/clk_toggles[5]:EN,
SPI_Master_0/clk_toggles[5]:LAT,
SPI_Master_0/clk_toggles[5]:Q,3515
SPI_Master_0/clk_toggles[5]:SD,
SPI_Master_0/clk_toggles[5]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_19:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_19:B,5206
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_19:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_19:Y,4891
SPI_Master_0/PRDATA[3]:ADn,
SPI_Master_0/PRDATA[3]:ALn,5922
SPI_Master_0/PRDATA[3]:CLK,
SPI_Master_0/PRDATA[3]:D,8617
SPI_Master_0/PRDATA[3]:EN,3476
SPI_Master_0/PRDATA[3]:LAT,
SPI_Master_0/PRDATA[3]:Q,
SPI_Master_0/PRDATA[3]:SD,
SPI_Master_0/PRDATA[3]:SLn,
eSRAM_eNVM_RW_0/data_cry[2]:A,
eSRAM_eNVM_RW_0/data_cry[2]:B,5239
eSRAM_eNVM_RW_0/data_cry[2]:C,
eSRAM_eNVM_RW_0/data_cry[2]:CC,5879
eSRAM_eNVM_RW_0/data_cry[2]:D,
eSRAM_eNVM_RW_0/data_cry[2]:P,5239
eSRAM_eNVM_RW_0/data_cry[2]:S,5879
eSRAM_eNVM_RW_0/data_cry[2]:UB,
SPI_Master_0/PWDATA_buf[21]:ADn,
SPI_Master_0/PWDATA_buf[21]:ALn,
SPI_Master_0/PWDATA_buf[21]:CLK,7526
SPI_Master_0/PWDATA_buf[21]:D,4707
SPI_Master_0/PWDATA_buf[21]:EN,2112
SPI_Master_0/PWDATA_buf[21]:LAT,
SPI_Master_0/PWDATA_buf[21]:Q,7526
SPI_Master_0/PWDATA_buf[21]:SD,
SPI_Master_0/PWDATA_buf[21]:SLn,
SPI_Master_0/count_0[9]:A,5279
SPI_Master_0/count_0[9]:B,5765
SPI_Master_0/count_0[9]:Y,5279
eSRAM_eNVM_RW_0/ram_wdata[30]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[30]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[30]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[30]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[30]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[30]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[30]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[30]:SD,
eSRAM_eNVM_RW_0/ram_wdata[30]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_RNO[3]:A,7469
eSRAM_eNVM_RW_0/ram_waddr_RNO[3]:B,7475
eSRAM_eNVM_RW_0/ram_waddr_RNO[3]:C,5300
eSRAM_eNVM_RW_0/ram_waddr_RNO[3]:D,3634
eSRAM_eNVM_RW_0/ram_waddr_RNO[3]:Y,3634
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_19:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI94J01[0]:A,6660
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI94J01[0]:B,4019
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI94J01[0]:C,6814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI94J01[0]:D,6703
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI94J01[0]:Y,4019
eSRAM_eNVM_RW_0/data[31]:ADn,
eSRAM_eNVM_RW_0/data[31]:ALn,5922
eSRAM_eNVM_RW_0/data[31]:CLK,6359
eSRAM_eNVM_RW_0/data[31]:D,4750
eSRAM_eNVM_RW_0/data[31]:EN,3406
eSRAM_eNVM_RW_0/data[31]:LAT,
eSRAM_eNVM_RW_0/data[31]:Q,6359
eSRAM_eNVM_RW_0/data[31]:SD,
eSRAM_eNVM_RW_0/data[31]:SLn,
AHB_IF_0/ahb_fsm_current_state_ns_0[0]:A,4951
AHB_IF_0/ahb_fsm_current_state_ns_0[0]:B,3766
AHB_IF_0/ahb_fsm_current_state_ns_0[0]:C,6360
AHB_IF_0/ahb_fsm_current_state_ns_0[0]:D,4738
AHB_IF_0/ahb_fsm_current_state_ns_0[0]:Y,3766
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_11:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_11:IPENn,
eSRAM_eNVM_RW_0/WRITE_RNO_0:A,6254
eSRAM_eNVM_RW_0/WRITE_RNO_0:B,7336
eSRAM_eNVM_RW_0/WRITE_RNO_0:C,2485
eSRAM_eNVM_RW_0/WRITE_RNO_0:D,3843
eSRAM_eNVM_RW_0/WRITE_RNO_0:Y,2485
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_13:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_13:B,5281
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_13:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_13:Y,4891
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:CLK,2665
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:D,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:Q,2665
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[5]:SLn,
PRDATA_obuf[14]/U0/U_IOPAD:D,
PRDATA_obuf[14]/U0/U_IOPAD:E,
PRDATA_obuf[14]/U0/U_IOPAD:PAD,
SPI_Master_0/PRDATA[14]:ADn,
SPI_Master_0/PRDATA[14]:ALn,5922
SPI_Master_0/PRDATA[14]:CLK,
SPI_Master_0/PRDATA[14]:D,8617
SPI_Master_0/PRDATA[14]:EN,3476
SPI_Master_0/PRDATA[14]:LAT,
SPI_Master_0/PRDATA[14]:Q,
SPI_Master_0/PRDATA[14]:SD,
SPI_Master_0/PRDATA[14]:SLn,
SPI_Master_0/PWDATA_buf[2]:ADn,
SPI_Master_0/PWDATA_buf[2]:ALn,
SPI_Master_0/PWDATA_buf[2]:CLK,7526
SPI_Master_0/PWDATA_buf[2]:D,4707
SPI_Master_0/PWDATA_buf[2]:EN,2112
SPI_Master_0/PWDATA_buf[2]:LAT,
SPI_Master_0/PWDATA_buf[2]:Q,7526
SPI_Master_0/PWDATA_buf[2]:SD,
SPI_Master_0/PWDATA_buf[2]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SPI_Master_0/CLKOUT_8_1_iv_0_0:A,
SPI_Master_0/CLKOUT_8_1_iv_0_0:B,4889
SPI_Master_0/CLKOUT_8_1_iv_0_0:C,4445
SPI_Master_0/CLKOUT_8_1_iv_0_0:D,962
SPI_Master_0/CLKOUT_8_1_iv_0_0:Y,962
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_17:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_17:B,5284
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_17:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_17:Y,4891
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIFG98[1]:A,3990
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIFG98[1]:B,3934
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIFG98[1]:C,3854
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIFG98[1]:D,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIFG98[1]:Y,3736
AHB_IF_0/DATAOUT[13]:ADn,
AHB_IF_0/DATAOUT[13]:ALn,5922
AHB_IF_0/DATAOUT[13]:CLK,8625
AHB_IF_0/DATAOUT[13]:D,4891
AHB_IF_0/DATAOUT[13]:EN,3425
AHB_IF_0/DATAOUT[13]:LAT,
AHB_IF_0/DATAOUT[13]:Q,8625
AHB_IF_0/DATAOUT[13]:SD,
AHB_IF_0/DATAOUT[13]:SLn,
SPI_Master_0/PWDATA_buf[25]:ADn,
SPI_Master_0/PWDATA_buf[25]:ALn,
SPI_Master_0/PWDATA_buf[25]:CLK,7526
SPI_Master_0/PWDATA_buf[25]:D,4707
SPI_Master_0/PWDATA_buf[25]:EN,2112
SPI_Master_0/PWDATA_buf[25]:LAT,
SPI_Master_0/PWDATA_buf[25]:Q,7526
SPI_Master_0/PWDATA_buf[25]:SD,
SPI_Master_0/PWDATA_buf[25]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[18]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[18]:B,5333
eSRAM_eNVM_RW_0/data_lm_0[18]:Y,4806
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
AHB_IF_0/HADDR[7]:ADn,
AHB_IF_0/HADDR[7]:ALn,5922
AHB_IF_0/HADDR[7]:CLK,6718
AHB_IF_0/HADDR[7]:D,7341
AHB_IF_0/HADDR[7]:EN,3183
AHB_IF_0/HADDR[7]:LAT,
AHB_IF_0/HADDR[7]:Q,6718
AHB_IF_0/HADDR[7]:SD,
AHB_IF_0/HADDR[7]:SLn,
RD_obuf[3]/U0/U_IOENFF:A,
RD_obuf[3]/U0/U_IOENFF:Y,
SPI_Master_0/continue_RNI7VVF:A,3476
SPI_Master_0/continue_RNI7VVF:B,7136
SPI_Master_0/continue_RNI7VVF:Y,3476
eSRAM_eNVM_RW_0/data_cnt_RNO[1]:A,7562
eSRAM_eNVM_RW_0/data_cnt_RNO[1]:B,7498
eSRAM_eNVM_RW_0/data_cnt_RNO[1]:C,5164
eSRAM_eNVM_RW_0/data_cnt_RNO[1]:Y,5164
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[29]:A,7350
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[29]:B,7505
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[29]:Y,7350
SPI_Master_0/PWDATA_buf_RNO[28]:A,7616
SPI_Master_0/PWDATA_buf_RNO[28]:B,7526
SPI_Master_0/PWDATA_buf_RNO[28]:C,4707
SPI_Master_0/PWDATA_buf_RNO[28]:D,6878
SPI_Master_0/PWDATA_buf_RNO[28]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0:A,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0:B,3228
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/d_masterRegAddrSel_0:Y,2407
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI745A1[0]:A,6659
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI745A1[0]:B,4018
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI745A1[0]:C,6813
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI745A1[0]:D,6702
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI745A1[0]:Y,4018
PRDATA_obuf[4]/U0/U_IOPAD:D,
PRDATA_obuf[4]/U0/U_IOPAD:E,
PRDATA_obuf[4]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
eSRAM_eNVM_RW_0/data[8]:ADn,
eSRAM_eNVM_RW_0/data[8]:ALn,5922
eSRAM_eNVM_RW_0/data[8]:CLK,5365
eSRAM_eNVM_RW_0/data[8]:D,4662
eSRAM_eNVM_RW_0/data[8]:EN,3406
eSRAM_eNVM_RW_0/data[8]:LAT,
eSRAM_eNVM_RW_0/data[8]:Q,5365
eSRAM_eNVM_RW_0/data[8]:SD,
eSRAM_eNVM_RW_0/data[8]:SLn,
SPI_Master_0/PWDATA_buf[13]:ADn,
SPI_Master_0/PWDATA_buf[13]:ALn,
SPI_Master_0/PWDATA_buf[13]:CLK,7526
SPI_Master_0/PWDATA_buf[13]:D,4707
SPI_Master_0/PWDATA_buf[13]:EN,2112
SPI_Master_0/PWDATA_buf[13]:LAT,
SPI_Master_0/PWDATA_buf[13]:Q,7526
SPI_Master_0/PWDATA_buf[13]:SD,
SPI_Master_0/PWDATA_buf[13]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[0]:A,7240
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[0]:B,7395
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[0]:Y,7240
SPI_Master_0/assert_data_RNO:A,7539
SPI_Master_0/assert_data_RNO:B,7088
SPI_Master_0/assert_data_RNO:C,3689
SPI_Master_0/assert_data_RNO:Y,3689
PRDATA_obuf[11]/U0/U_IOOUTFF:A,
PRDATA_obuf[11]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:CLK,6814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:Q,6814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[8]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_26:B,8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_26:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_26:IPB,8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_26:IPC,
SPI_Master_0/PWDATA_buf_RNO[26]:A,7616
SPI_Master_0/PWDATA_buf_RNO[26]:B,7526
SPI_Master_0/PWDATA_buf_RNO[26]:C,4707
SPI_Master_0/PWDATA_buf_RNO[26]:D,6878
SPI_Master_0/PWDATA_buf_RNO[26]:Y,4707
eSRAM_eNVM_RW_0/addr_temp_lm_0[29]:A,7332
eSRAM_eNVM_RW_0/addr_temp_lm_0[29]:B,5128
eSRAM_eNVM_RW_0/addr_temp_lm_0[29]:C,5067
eSRAM_eNVM_RW_0/addr_temp_lm_0[29]:D,3304
eSRAM_eNVM_RW_0/addr_temp_lm_0[29]:Y,3304
SPI_Master_0/MOSI_1_RNO:A,3714
SPI_Master_0/MOSI_1_RNO:B,4679
SPI_Master_0/MOSI_1_RNO:Y,3714
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
eSRAM_eNVM_RW_0/ram_wdata[13]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[13]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[13]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[13]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[13]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[13]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[13]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[13]:SD,
eSRAM_eNVM_RW_0/ram_wdata[13]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
eSRAM_eNVM_RW_0/current_state_RNIHICS[7]:A,4898
eSRAM_eNVM_RW_0/current_state_RNIHICS[7]:B,5922
eSRAM_eNVM_RW_0/current_state_RNIHICS[7]:Y,4898
SPI_Master_0/PRDATA[7]:ADn,
SPI_Master_0/PRDATA[7]:ALn,5922
SPI_Master_0/PRDATA[7]:CLK,
SPI_Master_0/PRDATA[7]:D,8617
SPI_Master_0/PRDATA[7]:EN,3476
SPI_Master_0/PRDATA[7]:LAT,
SPI_Master_0/PRDATA[7]:Q,
SPI_Master_0/PRDATA[7]:SD,
SPI_Master_0/PRDATA[7]:SLn,
PRDATA_obuf[23]/U0/U_IOPAD:D,
PRDATA_obuf[23]/U0/U_IOPAD:E,
PRDATA_obuf[23]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/data_cry[25]:A,
eSRAM_eNVM_RW_0/data_cry[25]:B,5507
eSRAM_eNVM_RW_0/data_cry[25]:C,
eSRAM_eNVM_RW_0/data_cry[25]:CC,5092
eSRAM_eNVM_RW_0/data_cry[25]:D,
eSRAM_eNVM_RW_0/data_cry[25]:P,5507
eSRAM_eNVM_RW_0/data_cry[25]:S,5092
eSRAM_eNVM_RW_0/data_cry[25]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SPI_Master_0/PWDATA_buf_RNO[10]:A,7616
SPI_Master_0/PWDATA_buf_RNO[10]:B,7526
SPI_Master_0/PWDATA_buf_RNO[10]:C,4707
SPI_Master_0/PWDATA_buf_RNO[10]:D,6878
SPI_Master_0/PWDATA_buf_RNO[10]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
eSRAM_eNVM_RW_0/data[3]:ADn,
eSRAM_eNVM_RW_0/data[3]:ALn,5922
eSRAM_eNVM_RW_0/data[3]:CLK,5209
eSRAM_eNVM_RW_0/data[3]:D,4806
eSRAM_eNVM_RW_0/data[3]:EN,3406
eSRAM_eNVM_RW_0/data[3]:LAT,
eSRAM_eNVM_RW_0/data[3]:Q,5209
eSRAM_eNVM_RW_0/data[3]:SD,
eSRAM_eNVM_RW_0/data[3]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[3]:A,7353
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[3]:B,7508
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[3]:Y,7353
eSRAM_eNVM_RW_0/addr_temp[27]:ADn,
eSRAM_eNVM_RW_0/addr_temp[27]:ALn,
eSRAM_eNVM_RW_0/addr_temp[27]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[27]:D,3558
eSRAM_eNVM_RW_0/addr_temp[27]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[27]:LAT,
eSRAM_eNVM_RW_0/addr_temp[27]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[27]:SD,
eSRAM_eNVM_RW_0/addr_temp[27]:SLn,
AHB_IF_0/DATAOUT[11]:ADn,
AHB_IF_0/DATAOUT[11]:ALn,5922
AHB_IF_0/DATAOUT[11]:CLK,8625
AHB_IF_0/DATAOUT[11]:D,4891
AHB_IF_0/DATAOUT[11]:EN,3425
AHB_IF_0/DATAOUT[11]:LAT,
AHB_IF_0/DATAOUT[11]:Q,8625
AHB_IF_0/DATAOUT[11]:SD,
AHB_IF_0/DATAOUT[11]:SLn,
eSRAM_eNVM_RW_0/ram_waddr[2]:ADn,
eSRAM_eNVM_RW_0/ram_waddr[2]:ALn,5922
eSRAM_eNVM_RW_0/ram_waddr[2]:CLK,3294
eSRAM_eNVM_RW_0/ram_waddr[2]:D,3634
eSRAM_eNVM_RW_0/ram_waddr[2]:EN,4734
eSRAM_eNVM_RW_0/ram_waddr[2]:LAT,
eSRAM_eNVM_RW_0/ram_waddr[2]:Q,3294
eSRAM_eNVM_RW_0/ram_waddr[2]:SD,
eSRAM_eNVM_RW_0/ram_waddr[2]:SLn,
eSRAM_eNVM_RW_0/current_state_RNI2FBF1[16]:A,5104
eSRAM_eNVM_RW_0/current_state_RNI2FBF1[16]:B,5063
eSRAM_eNVM_RW_0/current_state_RNI2FBF1[16]:C,3764
eSRAM_eNVM_RW_0/current_state_RNI2FBF1[16]:D,4781
eSRAM_eNVM_RW_0/current_state_RNI2FBF1[16]:Y,3764
eSRAM_eNVM_RW_0/current_state[16]:ADn,
eSRAM_eNVM_RW_0/current_state[16]:ALn,5922
eSRAM_eNVM_RW_0/current_state[16]:CLK,3395
eSRAM_eNVM_RW_0/current_state[16]:D,6125
eSRAM_eNVM_RW_0/current_state[16]:EN,
eSRAM_eNVM_RW_0/current_state[16]:LAT,
eSRAM_eNVM_RW_0/current_state[16]:Q,3395
eSRAM_eNVM_RW_0/current_state[16]:SD,
eSRAM_eNVM_RW_0/current_state[16]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
eSRAM_eNVM_RW_0/addr_temp_cry[22]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[22]:B,5534
eSRAM_eNVM_RW_0/addr_temp_cry[22]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[22]:CC,5118
eSRAM_eNVM_RW_0/addr_temp_cry[22]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[22]:P,5534
eSRAM_eNVM_RW_0/addr_temp_cry[22]:S,5118
eSRAM_eNVM_RW_0/addr_temp_cry[22]:UB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIH38K[0]:A,4573
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIH38K[0]:B,5986
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIH38K[0]:Y,4573
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[10]:A,7372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[10]:B,7527
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[10]:Y,7372
SPI_Master_0/count_0[16]:A,5119
SPI_Master_0/count_0[16]:B,5765
SPI_Master_0/count_0[16]:Y,5119
SPI_Master_0/un2_count_29:A,1191
SPI_Master_0/un2_count_29:B,1093
SPI_Master_0/un2_count_29:C,1042
SPI_Master_0/un2_count_29:D,962
SPI_Master_0/un2_count_29:Y,962
eSRAM_eNVM_RW_0/data_cry[15]:A,
eSRAM_eNVM_RW_0/data_cry[15]:B,5427
eSRAM_eNVM_RW_0/data_cry[15]:C,
eSRAM_eNVM_RW_0/data_cry[15]:CC,5445
eSRAM_eNVM_RW_0/data_cry[15]:D,
eSRAM_eNVM_RW_0/data_cry[15]:P,5427
eSRAM_eNVM_RW_0/data_cry[15]:S,5445
eSRAM_eNVM_RW_0/data_cry[15]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI767A1[0]:A,6996
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI767A1[0]:B,4355
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI767A1[0]:C,7150
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI767A1[0]:D,7039
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI767A1[0]:Y,4355
eSRAM_eNVM_RW_0/start_envm_reg1:ADn,
eSRAM_eNVM_RW_0/start_envm_reg1:ALn,5922
eSRAM_eNVM_RW_0/start_envm_reg1:CLK,6404
eSRAM_eNVM_RW_0/start_envm_reg1:D,8187
eSRAM_eNVM_RW_0/start_envm_reg1:EN,
eSRAM_eNVM_RW_0/start_envm_reg1:LAT,
eSRAM_eNVM_RW_0/start_envm_reg1:Q,6404
eSRAM_eNVM_RW_0/start_envm_reg1:SD,
eSRAM_eNVM_RW_0/start_envm_reg1:SLn,
eSRAM_eNVM_RW_0/data_cry[1]:A,
eSRAM_eNVM_RW_0/data_cry[1]:B,5023
eSRAM_eNVM_RW_0/data_cry[1]:C,
eSRAM_eNVM_RW_0/data_cry[1]:CC,5953
eSRAM_eNVM_RW_0/data_cry[1]:D,
eSRAM_eNVM_RW_0/data_cry[1]:P,5023
eSRAM_eNVM_RW_0/data_cry[1]:S,5953
eSRAM_eNVM_RW_0/data_cry[1]:UB,
SPI_Master_0/PRDATA[13]:ADn,
SPI_Master_0/PRDATA[13]:ALn,5922
SPI_Master_0/PRDATA[13]:CLK,
SPI_Master_0/PRDATA[13]:D,8617
SPI_Master_0/PRDATA[13]:EN,3476
SPI_Master_0/PRDATA[13]:LAT,
SPI_Master_0/PRDATA[13]:Q,
SPI_Master_0/PRDATA[13]:SD,
SPI_Master_0/PRDATA[13]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVPI01[0]:A,6680
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVPI01[0]:B,4039
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVPI01[0]:C,6834
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVPI01[0]:D,6723
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIVPI01[0]:Y,4039
SPI_Master_0/un1_count_cry_28:A,
SPI_Master_0/un1_count_cry_28:B,6359
SPI_Master_0/un1_count_cry_28:C,
SPI_Master_0/un1_count_cry_28:CC,4901
SPI_Master_0/un1_count_cry_28:D,
SPI_Master_0/un1_count_cry_28:P,
SPI_Master_0/un1_count_cry_28:S,4901
SPI_Master_0/un1_count_cry_28:UB,
AHB_IF_0/HWDATA[8]:ADn,
AHB_IF_0/HWDATA[8]:ALn,5922
AHB_IF_0/HWDATA[8]:CLK,7524
AHB_IF_0/HWDATA[8]:D,8625
AHB_IF_0/HWDATA[8]:EN,3433
AHB_IF_0/HWDATA[8]:LAT,
AHB_IF_0/HWDATA[8]:Q,7524
AHB_IF_0/HWDATA[8]:SD,
AHB_IF_0/HWDATA[8]:SLn,
SPI_Master_0/slv_select[1]:ADn,
SPI_Master_0/slv_select[1]:ALn,
SPI_Master_0/slv_select[1]:CLK,6458
SPI_Master_0/slv_select[1]:D,8586
SPI_Master_0/slv_select[1]:EN,6755
SPI_Master_0/slv_select[1]:LAT,
SPI_Master_0/slv_select[1]:Q,6458
SPI_Master_0/slv_select[1]:SD,
SPI_Master_0/slv_select[1]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_34:B,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_34:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
AHB_IF_0/DATAOUT[31]:ADn,
AHB_IF_0/DATAOUT[31]:ALn,5922
AHB_IF_0/DATAOUT[31]:CLK,8625
AHB_IF_0/DATAOUT[31]:D,4891
AHB_IF_0/DATAOUT[31]:EN,3425
AHB_IF_0/DATAOUT[31]:LAT,
AHB_IF_0/DATAOUT[31]:Q,8625
AHB_IF_0/DATAOUT[31]:SD,
AHB_IF_0/DATAOUT[31]:SLn,
AHB_IF_0/HADDR_6[27]:A,7341
AHB_IF_0/HADDR_6[27]:B,7518
AHB_IF_0/HADDR_6[27]:Y,7341
SPI_Master_0/CLKOUT_cl:ADn,
SPI_Master_0/CLKOUT_cl:ALn,
SPI_Master_0/CLKOUT_cl:CLK,6475
SPI_Master_0/CLKOUT_cl:D,2549
SPI_Master_0/CLKOUT_cl:EN,8266
SPI_Master_0/CLKOUT_cl:LAT,
SPI_Master_0/CLKOUT_cl:Q,6475
SPI_Master_0/CLKOUT_cl:SD,
SPI_Master_0/CLKOUT_cl:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:CLK,7150
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:Q,7150
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[25]:SLn,
AHB_IF_0/HWDATA[7]:ADn,
AHB_IF_0/HWDATA[7]:ALn,5922
AHB_IF_0/HWDATA[7]:CLK,7533
AHB_IF_0/HWDATA[7]:D,8625
AHB_IF_0/HWDATA[7]:EN,3433
AHB_IF_0/HWDATA[7]:LAT,
AHB_IF_0/HWDATA[7]:Q,7533
AHB_IF_0/HWDATA[7]:SD,
AHB_IF_0/HWDATA[7]:SLn,
SPI_Master_0/PRDATA_buf[9]:ADn,
SPI_Master_0/PRDATA_buf[9]:ALn,
SPI_Master_0/PRDATA_buf[9]:CLK,8617
SPI_Master_0/PRDATA_buf[9]:D,8617
SPI_Master_0/PRDATA_buf[9]:EN,3329
SPI_Master_0/PRDATA_buf[9]:LAT,
SPI_Master_0/PRDATA_buf[9]:Q,8617
SPI_Master_0/PRDATA_buf[9]:SD,
SPI_Master_0/PRDATA_buf[9]:SLn,
PRDATA_obuf[31]/U0/U_IOPAD:D,
PRDATA_obuf[31]/U0/U_IOPAD:E,
PRDATA_obuf[31]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/data[25]:ADn,
eSRAM_eNVM_RW_0/data[25]:ALn,5922
eSRAM_eNVM_RW_0/data[25]:CLK,5507
eSRAM_eNVM_RW_0/data[25]:D,4806
eSRAM_eNVM_RW_0/data[25]:EN,3406
eSRAM_eNVM_RW_0/data[25]:LAT,
eSRAM_eNVM_RW_0/data[25]:Q,5507
eSRAM_eNVM_RW_0/data[25]:SD,
eSRAM_eNVM_RW_0/data[25]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SPI_Master_0/PWDATA_buf[16]:ADn,
SPI_Master_0/PWDATA_buf[16]:ALn,
SPI_Master_0/PWDATA_buf[16]:CLK,7526
SPI_Master_0/PWDATA_buf[16]:D,4707
SPI_Master_0/PWDATA_buf[16]:EN,2112
SPI_Master_0/PWDATA_buf[16]:LAT,
SPI_Master_0/PWDATA_buf[16]:Q,7526
SPI_Master_0/PWDATA_buf[16]:SD,
SPI_Master_0/PWDATA_buf[16]:SLn,
eSRAM_eNVM_RW_0/WRITE_RNO:A,5125
eSRAM_eNVM_RW_0/WRITE_RNO:B,5145
eSRAM_eNVM_RW_0/WRITE_RNO:C,5004
eSRAM_eNVM_RW_0/WRITE_RNO:D,3741
eSRAM_eNVM_RW_0/WRITE_RNO:Y,3741
CS_obuf/U0/U_IOENFF:A,
CS_obuf/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,
AHB_IF_0/ahb_fsm_current_state_RNO[1]:A,7341
AHB_IF_0/ahb_fsm_current_state_RNO[1]:B,7495
AHB_IF_0/ahb_fsm_current_state_RNO[1]:Y,7341
eSRAM_eNVM_RW_0/ram_wdata[25]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[25]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[25]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[25]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[25]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[25]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[25]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[25]:SD,
eSRAM_eNVM_RW_0/ram_wdata[25]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SPI_Master_0/count[16]:ADn,
SPI_Master_0/count[16]:ALn,
SPI_Master_0/count[16]:CLK,1289
SPI_Master_0/count[16]:D,5119
SPI_Master_0/count[16]:EN,
SPI_Master_0/count[16]:LAT,
SPI_Master_0/count[16]:Q,1289
SPI_Master_0/count[16]:SD,
SPI_Master_0/count[16]:SLn,
AHB_IF_0/HADDR[23]:ADn,
AHB_IF_0/HADDR[23]:ALn,5922
AHB_IF_0/HADDR[23]:CLK,7123
AHB_IF_0/HADDR[23]:D,7341
AHB_IF_0/HADDR[23]:EN,3183
AHB_IF_0/HADDR[23]:LAT,
AHB_IF_0/HADDR[23]:Q,7123
AHB_IF_0/HADDR[23]:SD,
AHB_IF_0/HADDR[23]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[7]:A,7378
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[7]:B,7533
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[7]:Y,7378
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_o2:A,6107
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_o2:B,6065
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_o2:C,4730
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_o2:D,5822
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_o2:Y,4730
SPI_Master_0/PWDATA_buf_RNO[39]:A,7132
SPI_Master_0/PWDATA_buf_RNO[39]:B,4785
SPI_Master_0/PWDATA_buf_RNO[39]:C,7475
SPI_Master_0/PWDATA_buf_RNO[39]:D,7380
SPI_Master_0/PWDATA_buf_RNO[39]:Y,4785
SPI_Master_0/PWDATA_buf_RNO_0[33]:A,6469
SPI_Master_0/PWDATA_buf_RNO_0[33]:B,6458
SPI_Master_0/PWDATA_buf_RNO_0[33]:C,3620
SPI_Master_0/PWDATA_buf_RNO_0[33]:D,5793
SPI_Master_0/PWDATA_buf_RNO_0[33]:Y,3620
SPI_Master_0/count[21]:ADn,
SPI_Master_0/count[21]:ALn,
SPI_Master_0/count[21]:CLK,1301
SPI_Master_0/count[21]:D,5060
SPI_Master_0/count[21]:EN,
SPI_Master_0/count[21]:LAT,
SPI_Master_0/count[21]:Q,1301
SPI_Master_0/count[21]:SD,
SPI_Master_0/count[21]:SLn,
PRDATA_obuf[5]/U0/U_IOENFF:A,
PRDATA_obuf[5]/U0/U_IOENFF:Y,
AHB_IF_0/HADDR[5]:ADn,
AHB_IF_0/HADDR[5]:ALn,5922
AHB_IF_0/HADDR[5]:CLK,6790
AHB_IF_0/HADDR[5]:D,7341
AHB_IF_0/HADDR[5]:EN,3183
AHB_IF_0/HADDR[5]:LAT,
AHB_IF_0/HADDR[5]:Q,6790
AHB_IF_0/HADDR[5]:SD,
AHB_IF_0/HADDR[5]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[29]:A,5072
eSRAM_eNVM_RW_0/data_lm_0[29]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[29]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[29]:Y,4750
SPI_Master_0/PRDATA_buf[23]:ADn,
SPI_Master_0/PRDATA_buf[23]:ALn,
SPI_Master_0/PRDATA_buf[23]:CLK,8617
SPI_Master_0/PRDATA_buf[23]:D,8617
SPI_Master_0/PRDATA_buf[23]:EN,3329
SPI_Master_0/PRDATA_buf[23]:LAT,
SPI_Master_0/PRDATA_buf[23]:Q,8617
SPI_Master_0/PRDATA_buf[23]:SD,
SPI_Master_0/PRDATA_buf[23]:SLn,
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:A,5987
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:B,5671
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:C,3750
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:CC,1802
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:D,1734
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:P,
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:S,1802
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIKK8M1:UB,1734
PRDATA_obuf[25]/U0/U_IOENFF:A,
PRDATA_obuf[25]/U0/U_IOENFF:Y,
AHB_IF_0/HADDR_6[6]:A,7341
AHB_IF_0/HADDR_6[6]:B,7518
AHB_IF_0/HADDR_6[6]:Y,7341
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,
SPI_Master_0/count_0[11]:A,5329
SPI_Master_0/count_0[11]:B,5765
SPI_Master_0/count_0[11]:Y,5329
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
RD_obuf[0]/U0/U_IOOUTFF:A,
RD_obuf[0]/U0/U_IOOUTFF:Y,
PRDATA_obuf[0]/U0/U_IOENFF:A,
PRDATA_obuf[0]/U0/U_IOENFF:Y,
PRDATA_obuf[30]/U0/U_IOOUTFF:A,
PRDATA_obuf[30]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:CLK,6784
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:Q,6784
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[12]:SLn,
PRDATA_obuf[18]/U0/U_IOPAD:D,
PRDATA_obuf[18]/U0/U_IOPAD:E,
PRDATA_obuf[18]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1U4A1[0]:A,6533
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1U4A1[0]:B,3892
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1U4A1[0]:C,6687
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1U4A1[0]:D,6576
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1U4A1[0]:Y,3892
AHB_IF_0/HADDR_6[29]:A,7341
AHB_IF_0/HADDR_6[29]:B,7518
AHB_IF_0/HADDR_6[29]:Y,7341
SPI_Master_0/count_0[2]:A,5433
SPI_Master_0/count_0[2]:B,5765
SPI_Master_0/count_0[2]:Y,5433
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_6:A,2643
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_6:B,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_6:C,2499
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_6:D,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_6:Y,2407
eSRAM_eNVM_RW_0/addr_temp_lm_0[12]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[12]:B,5353
eSRAM_eNVM_RW_0/addr_temp_lm_0[12]:Y,3558
PRDATA_obuf[12]/U0/U_IOOUTFF:A,
PRDATA_obuf[12]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
AHB_IF_0/DATAOUT[26]:ADn,
AHB_IF_0/DATAOUT[26]:ALn,5922
AHB_IF_0/DATAOUT[26]:CLK,8625
AHB_IF_0/DATAOUT[26]:D,4891
AHB_IF_0/DATAOUT[26]:EN,3425
AHB_IF_0/DATAOUT[26]:LAT,
AHB_IF_0/DATAOUT[26]:Q,8625
AHB_IF_0/DATAOUT[26]:SD,
AHB_IF_0/DATAOUT[26]:SLn,
AHB_IF_0/un1_ahb_fsm_current_state_4_0_o3_0_o2:A,5070
AHB_IF_0/un1_ahb_fsm_current_state_4_0_o3_0_o2:B,4987
AHB_IF_0/un1_ahb_fsm_current_state_4_0_o3_0_o2:Y,4987
AHB_IF_0/HWDATA_int[10]:ADn,
AHB_IF_0/HWDATA_int[10]:ALn,
AHB_IF_0/HWDATA_int[10]:CLK,8625
AHB_IF_0/HWDATA_int[10]:D,8617
AHB_IF_0/HWDATA_int[10]:EN,6922
AHB_IF_0/HWDATA_int[10]:LAT,
AHB_IF_0/HWDATA_int[10]:Q,8625
AHB_IF_0/HWDATA_int[10]:SD,
AHB_IF_0/HWDATA_int[10]:SLn,
AHB_IF_0/HWDATA[14]:ADn,
AHB_IF_0/HWDATA[14]:ALn,5922
AHB_IF_0/HWDATA[14]:CLK,7218
AHB_IF_0/HWDATA[14]:D,8625
AHB_IF_0/HWDATA[14]:EN,3433
AHB_IF_0/HWDATA[14]:LAT,
AHB_IF_0/HWDATA[14]:Q,7218
AHB_IF_0/HWDATA[14]:SD,
AHB_IF_0/HWDATA[14]:SLn,
SPI_Master_0/slv_select[2]:ADn,
SPI_Master_0/slv_select[2]:ALn,
SPI_Master_0/slv_select[2]:CLK,6458
SPI_Master_0/slv_select[2]:D,8578
SPI_Master_0/slv_select[2]:EN,6755
SPI_Master_0/slv_select[2]:LAT,
SPI_Master_0/slv_select[2]:Q,6458
SPI_Master_0/slv_select[2]:SD,
SPI_Master_0/slv_select[2]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[3]:A,6051
eSRAM_eNVM_RW_0/addr_temp_lm_0[3]:B,7288
eSRAM_eNVM_RW_0/addr_temp_lm_0[3]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[3]:D,3813
eSRAM_eNVM_RW_0/addr_temp_lm_0[3]:Y,3414
eSRAM_eNVM_RW_0/data_cry[8]:A,
eSRAM_eNVM_RW_0/data_cry[8]:B,5365
eSRAM_eNVM_RW_0/data_cry[8]:C,
eSRAM_eNVM_RW_0/data_cry[8]:CC,5436
eSRAM_eNVM_RW_0/data_cry[8]:D,
eSRAM_eNVM_RW_0/data_cry[8]:P,5365
eSRAM_eNVM_RW_0/data_cry[8]:S,5436
eSRAM_eNVM_RW_0/data_cry[8]:UB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[31]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[31]:B,4974
eSRAM_eNVM_RW_0/addr_temp_lm_0[31]:Y,3558
eSRAM_eNVM_RW_0/ram_wdata[20]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[20]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[20]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[20]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[20]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[20]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[20]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[20]:SD,
eSRAM_eNVM_RW_0/ram_wdata[20]:SLn,
AHB_IF_0/HADDR_6[22]:A,7341
AHB_IF_0/HADDR_6[22]:B,7518
AHB_IF_0/HADDR_6[22]:Y,7341
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_13:EN,
AHB_IF_0/VALID:ADn,
AHB_IF_0/VALID:ALn,5922
AHB_IF_0/VALID:CLK,4894
AHB_IF_0/VALID:D,3576
AHB_IF_0/VALID:EN,3406
AHB_IF_0/VALID:LAT,
AHB_IF_0/VALID:Q,4894
AHB_IF_0/VALID:SD,
AHB_IF_0/VALID:SLn,
PRDATA_obuf[22]/U0/U_IOPAD:D,
PRDATA_obuf[22]/U0/U_IOPAD:E,
PRDATA_obuf[22]/U0/U_IOPAD:PAD,
SPI_Master_0/PWDATA_buf_RNO[25]:A,7616
SPI_Master_0/PWDATA_buf_RNO[25]:B,7526
SPI_Master_0/PWDATA_buf_RNO[25]:C,4707
SPI_Master_0/PWDATA_buf_RNO[25]:D,6878
SPI_Master_0/PWDATA_buf_RNO[25]:Y,4707
SPI_Master_0/PRDATA[20]:ADn,
SPI_Master_0/PRDATA[20]:ALn,5922
SPI_Master_0/PRDATA[20]:CLK,
SPI_Master_0/PRDATA[20]:D,8617
SPI_Master_0/PRDATA[20]:EN,3476
SPI_Master_0/PRDATA[20]:LAT,
SPI_Master_0/PRDATA[20]:Q,
SPI_Master_0/PRDATA[20]:SD,
SPI_Master_0/PRDATA[20]:SLn,
PRDATA_obuf[4]/U0/U_IOOUTFF:A,
PRDATA_obuf[4]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/addr_temp[17]:ADn,
eSRAM_eNVM_RW_0/addr_temp[17]:ALn,
eSRAM_eNVM_RW_0/addr_temp[17]:CLK,5378
eSRAM_eNVM_RW_0/addr_temp[17]:D,3294
eSRAM_eNVM_RW_0/addr_temp[17]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[17]:LAT,
eSRAM_eNVM_RW_0/addr_temp[17]:Q,5378
eSRAM_eNVM_RW_0/addr_temp[17]:SD,
eSRAM_eNVM_RW_0/addr_temp[17]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:CLK,7305
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:Q,7305
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[21]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:CLK,2499
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:D,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:Q,2499
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[9]:SLn,
AHB_IF_0/HWDATA_int[30]:ADn,
AHB_IF_0/HWDATA_int[30]:ALn,
AHB_IF_0/HWDATA_int[30]:CLK,8625
AHB_IF_0/HWDATA_int[30]:D,8617
AHB_IF_0/HWDATA_int[30]:EN,6922
AHB_IF_0/HWDATA_int[30]:LAT,
AHB_IF_0/HWDATA_int[30]:Q,8625
AHB_IF_0/HWDATA_int[30]:SD,
AHB_IF_0/HWDATA_int[30]:SLn,
AHB_IF_0/DATAOUT[8]:ADn,
AHB_IF_0/DATAOUT[8]:ALn,5922
AHB_IF_0/DATAOUT[8]:CLK,8625
AHB_IF_0/DATAOUT[8]:D,4891
AHB_IF_0/DATAOUT[8]:EN,3425
AHB_IF_0/DATAOUT[8]:LAT,
AHB_IF_0/DATAOUT[8]:Q,8625
AHB_IF_0/DATAOUT[8]:SD,
AHB_IF_0/DATAOUT[8]:SLn,
SPI_Master_0/un1_count_cry_14:A,
SPI_Master_0/un1_count_cry_14:B,5402
SPI_Master_0/un1_count_cry_14:C,
SPI_Master_0/un1_count_cry_14:CC,5274
SPI_Master_0/un1_count_cry_14:D,
SPI_Master_0/un1_count_cry_14:P,5402
SPI_Master_0/un1_count_cry_14:S,5274
SPI_Master_0/un1_count_cry_14:UB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[8]:A,5615
eSRAM_eNVM_RW_0/addr_temp_lm_0[8]:B,7288
eSRAM_eNVM_RW_0/addr_temp_lm_0[8]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[8]:D,4774
eSRAM_eNVM_RW_0/addr_temp_lm_0[8]:Y,3414
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
AHB_IF_0/DATAOUT[1]:ADn,
AHB_IF_0/DATAOUT[1]:ALn,5922
AHB_IF_0/DATAOUT[1]:CLK,3380
AHB_IF_0/DATAOUT[1]:D,4891
AHB_IF_0/DATAOUT[1]:EN,3425
AHB_IF_0/DATAOUT[1]:LAT,
AHB_IF_0/DATAOUT[1]:Q,3380
AHB_IF_0/DATAOUT[1]:SD,
AHB_IF_0/DATAOUT[1]:SLn,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3:A,3535
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3:B,3444
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3:C,3352
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3:D,3307
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3:Y,3307
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11]:A,6210
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11]:B,6142
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11]:C,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[11]:Y,5998
PRDATA_obuf[20]/U0/U_IOPAD:D,
PRDATA_obuf[20]/U0/U_IOPAD:E,
PRDATA_obuf[20]/U0/U_IOPAD:PAD,
AHB_IF_0/HADDR[14]:ADn,
AHB_IF_0/HADDR[14]:ALn,5922
AHB_IF_0/HADDR[14]:CLK,6691
AHB_IF_0/HADDR[14]:D,7341
AHB_IF_0/HADDR[14]:EN,3183
AHB_IF_0/HADDR[14]:LAT,
AHB_IF_0/HADDR[14]:Q,6691
AHB_IF_0/HADDR[14]:SD,
AHB_IF_0/HADDR[14]:SLn,
eSRAM_eNVM_RW_0/addr_temp_s[31]:A,
eSRAM_eNVM_RW_0/addr_temp_s[31]:B,6261
eSRAM_eNVM_RW_0/addr_temp_s[31]:C,
eSRAM_eNVM_RW_0/addr_temp_s[31]:CC,4974
eSRAM_eNVM_RW_0/addr_temp_s[31]:D,
eSRAM_eNVM_RW_0/addr_temp_s[31]:P,
eSRAM_eNVM_RW_0/addr_temp_s[31]:S,4974
eSRAM_eNVM_RW_0/addr_temp_s[31]:UB,
SPI_Master_0/clk_toggles_0_sqmuxa_1_0:A,4955
SPI_Master_0/clk_toggles_0_sqmuxa_1_0:B,5094
SPI_Master_0/clk_toggles_0_sqmuxa_1_0:C,2571
SPI_Master_0/clk_toggles_0_sqmuxa_1_0:D,4378
SPI_Master_0/clk_toggles_0_sqmuxa_1_0:Y,2571
PRDATA_obuf[0]/U0/U_IOPAD:D,
PRDATA_obuf[0]/U0/U_IOPAD:E,
PRDATA_obuf[0]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/addr_temp_lm_0[2]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[2]:B,7498
eSRAM_eNVM_RW_0/addr_temp_lm_0[2]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[2]:D,3889
eSRAM_eNVM_RW_0/addr_temp_lm_0[2]:Y,3414
RD_obuf[5]/U0/U_IOOUTFF:A,
RD_obuf[5]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_cry[29]:A,
eSRAM_eNVM_RW_0/data_cry[29]:B,6359
eSRAM_eNVM_RW_0/data_cry[29]:C,
eSRAM_eNVM_RW_0/data_cry[29]:CC,5072
eSRAM_eNVM_RW_0/data_cry[29]:D,
eSRAM_eNVM_RW_0/data_cry[29]:P,
eSRAM_eNVM_RW_0/data_cry[29]:S,5072
eSRAM_eNVM_RW_0/data_cry[29]:UB,
SPI_Master_0/PRDATA_buf[31]:ADn,
SPI_Master_0/PRDATA_buf[31]:ALn,
SPI_Master_0/PRDATA_buf[31]:CLK,8625
SPI_Master_0/PRDATA_buf[31]:D,8617
SPI_Master_0/PRDATA_buf[31]:EN,3329
SPI_Master_0/PRDATA_buf[31]:LAT,
SPI_Master_0/PRDATA_buf[31]:Q,8625
SPI_Master_0/PRDATA_buf[31]:SD,
SPI_Master_0/PRDATA_buf[31]:SLn,
SPI_Master_0/PRDATA_buf[26]:ADn,
SPI_Master_0/PRDATA_buf[26]:ALn,
SPI_Master_0/PRDATA_buf[26]:CLK,8617
SPI_Master_0/PRDATA_buf[26]:D,8617
SPI_Master_0/PRDATA_buf[26]:EN,3329
SPI_Master_0/PRDATA_buf[26]:LAT,
SPI_Master_0/PRDATA_buf[26]:Q,8617
SPI_Master_0/PRDATA_buf[26]:SD,
SPI_Master_0/PRDATA_buf[26]:SLn,
SPI_Master_0/count_0[15]:A,5191
SPI_Master_0/count_0[15]:B,5765
SPI_Master_0/count_0[15]:Y,5191
eSRAM_eNVM_RW_0/ram_waddr_n4_0_o2:A,4285
eSRAM_eNVM_RW_0/ram_waddr_n4_0_o2:B,6325
eSRAM_eNVM_RW_0/ram_waddr_n4_0_o2:Y,4285
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,4019
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,3893
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,4019
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,3893
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:CLK,7093
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:Q,7093
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[27]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1SI01[0]:A,6677
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1SI01[0]:B,4036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1SI01[0]:C,6831
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1SI01[0]:D,6720
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI1SI01[0]:Y,4036
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,7378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,7063
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,7378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,7063
PRDATA_obuf[23]/U0/U_IOENFF:A,
PRDATA_obuf[23]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/data_cry[19]:A,
eSRAM_eNVM_RW_0/data_cry[19]:B,5500
eSRAM_eNVM_RW_0/data_cry[19]:C,
eSRAM_eNVM_RW_0/data_cry[19]:CC,5189
eSRAM_eNVM_RW_0/data_cry[19]:D,
eSRAM_eNVM_RW_0/data_cry[19]:P,5500
eSRAM_eNVM_RW_0/data_cry[19]:S,5189
eSRAM_eNVM_RW_0/data_cry[19]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,7330
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,7330
AHB_IF_0/DATAOUT[20]:ADn,
AHB_IF_0/DATAOUT[20]:ALn,5922
AHB_IF_0/DATAOUT[20]:CLK,8625
AHB_IF_0/DATAOUT[20]:D,4891
AHB_IF_0/DATAOUT[20]:EN,3425
AHB_IF_0/DATAOUT[20]:LAT,
AHB_IF_0/DATAOUT[20]:Q,8625
AHB_IF_0/DATAOUT[20]:SD,
AHB_IF_0/DATAOUT[20]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_n3_0_o2:A,4285
eSRAM_eNVM_RW_0/ram_waddr_n3_0_o2:B,5300
eSRAM_eNVM_RW_0/ram_waddr_n3_0_o2:Y,4285
eSRAM_eNVM_RW_0/data[5]:ADn,
eSRAM_eNVM_RW_0/data[5]:ALn,5922
eSRAM_eNVM_RW_0/data[5]:CLK,6359
eSRAM_eNVM_RW_0/data[5]:D,4662
eSRAM_eNVM_RW_0/data[5]:EN,3406
eSRAM_eNVM_RW_0/data[5]:LAT,
eSRAM_eNVM_RW_0/data[5]:Q,6359
eSRAM_eNVM_RW_0/data[5]:SD,
eSRAM_eNVM_RW_0/data[5]:SLn,
SPI_Master_0/count[0]:ADn,
SPI_Master_0/count[0]:ALn,
SPI_Master_0/count[0]:CLK,1191
SPI_Master_0/count[0]:D,5765
SPI_Master_0/count[0]:EN,
SPI_Master_0/count[0]:LAT,
SPI_Master_0/count[0]:Q,1191
SPI_Master_0/count[0]:SD,
SPI_Master_0/count[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
AHB_IF_0/HADDR_6[28]:A,7341
AHB_IF_0/HADDR_6[28]:B,7518
AHB_IF_0/HADDR_6[28]:Y,7341
AHB_IF_0/HADDR_6[23]:A,7341
AHB_IF_0/HADDR_6[23]:B,7518
AHB_IF_0/HADDR_6[23]:Y,7341
AHB_IF_0/HADDR[4]:ADn,
AHB_IF_0/HADDR[4]:ALn,5922
AHB_IF_0/HADDR[4]:CLK,6720
AHB_IF_0/HADDR[4]:D,7341
AHB_IF_0/HADDR[4]:EN,3183
AHB_IF_0/HADDR[4]:LAT,
AHB_IF_0/HADDR[4]:Q,6720
AHB_IF_0/HADDR[4]:SD,
AHB_IF_0/HADDR[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_11:B,8483
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_11:IPB,8483
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,7247
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,7368
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,7247
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,7368
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:CLK,6851
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:Q,6851
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[6]:SLn,
AHB_IF_0/HADDR[22]:ADn,
AHB_IF_0/HADDR[22]:ALn,5922
AHB_IF_0/HADDR[22]:CLK,7138
AHB_IF_0/HADDR[22]:D,7341
AHB_IF_0/HADDR[22]:EN,3183
AHB_IF_0/HADDR[22]:LAT,
AHB_IF_0/HADDR[22]:Q,7138
AHB_IF_0/HADDR[22]:SD,
AHB_IF_0/HADDR[22]:SLn,
SPI_Master_0/count_0[28]:A,4901
SPI_Master_0/count_0[28]:B,5765
SPI_Master_0/count_0[28]:Y,4901
eSRAM_eNVM_RW_0/ram_waddr_RNO[0]:A,7515
eSRAM_eNVM_RW_0/ram_waddr_RNO[0]:B,7448
eSRAM_eNVM_RW_0/ram_waddr_RNO[0]:C,3748
eSRAM_eNVM_RW_0/ram_waddr_RNO[0]:D,7271
eSRAM_eNVM_RW_0/ram_waddr_RNO[0]:Y,3748
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,7345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,7345
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_31:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_31:IPENn,
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1_0[8]:A,3414
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1_0[8]:B,3235
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1_0[8]:C,3301
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1_0[8]:Y,3235
SPI_Master_0/un1_count_cry_11:A,
SPI_Master_0/un1_count_cry_11:B,5275
SPI_Master_0/un1_count_cry_11:C,
SPI_Master_0/un1_count_cry_11:CC,5329
SPI_Master_0/un1_count_cry_11:D,
SPI_Master_0/un1_count_cry_11:P,5275
SPI_Master_0/un1_count_cry_11:S,5329
SPI_Master_0/un1_count_cry_11:UB,
eSRAM_eNVM_RW_0/WRITE:ADn,
eSRAM_eNVM_RW_0/WRITE:ALn,5922
eSRAM_eNVM_RW_0/WRITE:CLK,4992
eSRAM_eNVM_RW_0/WRITE:D,3741
eSRAM_eNVM_RW_0/WRITE:EN,2485
eSRAM_eNVM_RW_0/WRITE:LAT,
eSRAM_eNVM_RW_0/WRITE:Q,4992
eSRAM_eNVM_RW_0/WRITE:SD,
eSRAM_eNVM_RW_0/WRITE:SLn,
eSRAM_eNVM_RW_0/addr_temp[9]:ADn,
eSRAM_eNVM_RW_0/addr_temp[9]:ALn,
eSRAM_eNVM_RW_0/addr_temp[9]:CLK,5233
eSRAM_eNVM_RW_0/addr_temp[9]:D,3558
eSRAM_eNVM_RW_0/addr_temp[9]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[9]:LAT,
eSRAM_eNVM_RW_0/addr_temp[9]:Q,5233
eSRAM_eNVM_RW_0/addr_temp[9]:SD,
eSRAM_eNVM_RW_0/addr_temp[9]:SLn,
SPI_Master_0/PRDATA[21]:ADn,
SPI_Master_0/PRDATA[21]:ALn,5922
SPI_Master_0/PRDATA[21]:CLK,
SPI_Master_0/PRDATA[21]:D,8617
SPI_Master_0/PRDATA[21]:EN,3476
SPI_Master_0/PRDATA[21]:LAT,
SPI_Master_0/PRDATA[21]:Q,
SPI_Master_0/PRDATA[21]:SD,
SPI_Master_0/PRDATA[21]:SLn,
PRDATA_obuf[6]/U0/U_IOPAD:D,
PRDATA_obuf[6]/U0/U_IOPAD:E,
PRDATA_obuf[6]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[15]:A,7301
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[15]:B,7456
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[15]:Y,7301
eSRAM_eNVM_RW_0/data[11]:ADn,
eSRAM_eNVM_RW_0/data[11]:ALn,5922
eSRAM_eNVM_RW_0/data[11]:CLK,6261
eSRAM_eNVM_RW_0/data[11]:D,4092
eSRAM_eNVM_RW_0/data[11]:EN,3406
eSRAM_eNVM_RW_0/data[11]:LAT,
eSRAM_eNVM_RW_0/data[11]:Q,6261
eSRAM_eNVM_RW_0/data[11]:SD,
eSRAM_eNVM_RW_0/data[11]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[14]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[14]:B,5402
eSRAM_eNVM_RW_0/addr_temp_lm_0[14]:Y,3558
RD_obuf[6]/U0/U_IOOUTFF:A,
RD_obuf[6]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[1]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[1]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[1]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[1]:D,8586
eSRAM_eNVM_RW_0/ram_wdata[1]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[1]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[1]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[1]:SD,
eSRAM_eNVM_RW_0/ram_wdata[1]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SPI_Master_0/un1_count_cry_1:A,
SPI_Master_0/un1_count_cry_1:B,5212
SPI_Master_0/un1_count_cry_1:C,
SPI_Master_0/un1_count_cry_1:CC,5606
SPI_Master_0/un1_count_cry_1:D,
SPI_Master_0/un1_count_cry_1:P,5212
SPI_Master_0/un1_count_cry_1:S,5606
SPI_Master_0/un1_count_cry_1:UB,
SPI_Master_0/PRDATA[12]:ADn,
SPI_Master_0/PRDATA[12]:ALn,5922
SPI_Master_0/PRDATA[12]:CLK,
SPI_Master_0/PRDATA[12]:D,8617
SPI_Master_0/PRDATA[12]:EN,3476
SPI_Master_0/PRDATA[12]:LAT,
SPI_Master_0/PRDATA[12]:Q,
SPI_Master_0/PRDATA[12]:SD,
SPI_Master_0/PRDATA[12]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SPI_Master_0/PWDATA_buf[14]:ADn,
SPI_Master_0/PWDATA_buf[14]:ALn,
SPI_Master_0/PWDATA_buf[14]:CLK,7526
SPI_Master_0/PWDATA_buf[14]:D,4707
SPI_Master_0/PWDATA_buf[14]:EN,2112
SPI_Master_0/PWDATA_buf[14]:LAT,
SPI_Master_0/PWDATA_buf[14]:Q,7526
SPI_Master_0/PWDATA_buf[14]:SD,
SPI_Master_0/PWDATA_buf[14]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
CFG0_GND_INST:Y,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_16:EN,
eSRAM_eNVM_RW_0/ram_waddr[0]:ADn,
eSRAM_eNVM_RW_0/ram_waddr[0]:ALn,5922
eSRAM_eNVM_RW_0/ram_waddr[0]:CLK,3472
eSRAM_eNVM_RW_0/ram_waddr[0]:D,3748
eSRAM_eNVM_RW_0/ram_waddr[0]:EN,4734
eSRAM_eNVM_RW_0/ram_waddr[0]:LAT,
eSRAM_eNVM_RW_0/ram_waddr[0]:Q,3472
eSRAM_eNVM_RW_0/ram_waddr[0]:SD,
eSRAM_eNVM_RW_0/ram_waddr[0]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_23:B,8467
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_23:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_23:IPB,8467
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_23:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
AHB_IF_0/HWDATA_int[4]:ADn,
AHB_IF_0/HWDATA_int[4]:ALn,
AHB_IF_0/HWDATA_int[4]:CLK,8625
AHB_IF_0/HWDATA_int[4]:D,8617
AHB_IF_0/HWDATA_int[4]:EN,6922
AHB_IF_0/HWDATA_int[4]:LAT,
AHB_IF_0/HWDATA_int[4]:Q,8625
AHB_IF_0/HWDATA_int[4]:SD,
AHB_IF_0/HWDATA_int[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_12:EN,
PRDATA_obuf[15]/U0/U_IOENFF:A,
PRDATA_obuf[15]/U0/U_IOENFF:Y,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_18:EN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
AHB_IF_0/HWDATA_int[16]:ADn,
AHB_IF_0/HWDATA_int[16]:ALn,
AHB_IF_0/HWDATA_int[16]:CLK,8625
AHB_IF_0/HWDATA_int[16]:D,8617
AHB_IF_0/HWDATA_int[16]:EN,6922
AHB_IF_0/HWDATA_int[16]:LAT,
AHB_IF_0/HWDATA_int[16]:Q,8625
AHB_IF_0/HWDATA_int[16]:SD,
AHB_IF_0/HWDATA_int[16]:SLn,
SPI_Master_0/un2_count_18:A,1445
SPI_Master_0/un2_count_18:B,1389
SPI_Master_0/un2_count_18:C,1301
SPI_Master_0/un2_count_18:D,1191
SPI_Master_0/un2_count_18:Y,1191
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[20]:A,7334
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[20]:B,7489
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[20]:Y,7334
eSRAM_eNVM_RW_0/un1_current_state_13_i_0_0_a2_0:A,6357
eSRAM_eNVM_RW_0/un1_current_state_13_i_0_0_a2_0:B,6348
eSRAM_eNVM_RW_0/un1_current_state_13_i_0_0_a2_0:Y,6348
RD_obuf[5]/U0/U_IOPAD:D,
RD_obuf[5]/U0/U_IOPAD:E,
RD_obuf[5]/U0/U_IOPAD:PAD,
PRDATA_obuf[21]/U0/U_IOOUTFF:A,
PRDATA_obuf[21]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_cnt[3]:ADn,
eSRAM_eNVM_RW_0/data_cnt[3]:ALn,5922
eSRAM_eNVM_RW_0/data_cnt[3]:CLK,6163
eSRAM_eNVM_RW_0/data_cnt[3]:D,5039
eSRAM_eNVM_RW_0/data_cnt[3]:EN,4898
eSRAM_eNVM_RW_0/data_cnt[3]:LAT,
eSRAM_eNVM_RW_0/data_cnt[3]:Q,6163
eSRAM_eNVM_RW_0/data_cnt[3]:SD,
eSRAM_eNVM_RW_0/data_cnt[3]:SLn,
eSRAM_eNVM_RW_0/current_state_RNIHJVS3[2]:A,4709
eSRAM_eNVM_RW_0/current_state_RNIHJVS3[2]:B,4542
eSRAM_eNVM_RW_0/current_state_RNIHJVS3[2]:C,4664
eSRAM_eNVM_RW_0/current_state_RNIHJVS3[2]:D,4595
eSRAM_eNVM_RW_0/current_state_RNIHJVS3[2]:Y,4542
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,4642
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,4642
SPI_Master_0/CS:ADn,
SPI_Master_0/CS:ALn,5922
SPI_Master_0/CS:CLK,
SPI_Master_0/CS:D,3728
SPI_Master_0/CS:EN,
SPI_Master_0/CS:LAT,
SPI_Master_0/CS:Q,
SPI_Master_0/CS:SD,
SPI_Master_0/CS:SLn,
eSRAM_eNVM_RW_0/ram_wdata[28]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[28]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[28]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[28]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[28]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[28]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[28]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[28]:SD,
eSRAM_eNVM_RW_0/ram_wdata[28]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0[8]:A,7531
eSRAM_eNVM_RW_0/current_state_ns_0[8]:B,7464
eSRAM_eNVM_RW_0/current_state_ns_0[8]:C,7340
eSRAM_eNVM_RW_0/current_state_ns_0[8]:D,7075
eSRAM_eNVM_RW_0/current_state_ns_0[8]:Y,7075
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select4:A,7481
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select4:B,7398
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select4:Y,7398
SPI_Master_0/count[20]:ADn,
SPI_Master_0/count[20]:ALn,
SPI_Master_0/count[20]:CLK,1191
SPI_Master_0/count[20]:D,5159
SPI_Master_0/count[20]:EN,
SPI_Master_0/count[20]:LAT,
SPI_Master_0/count[20]:Q,1191
SPI_Master_0/count[20]:SD,
SPI_Master_0/count[20]:SLn,
eSRAM_eNVM_RW_0/ram_wen:ADn,
eSRAM_eNVM_RW_0/ram_wen:ALn,5922
eSRAM_eNVM_RW_0/ram_wen:CLK,
eSRAM_eNVM_RW_0/ram_wen:D,6109
eSRAM_eNVM_RW_0/ram_wen:EN,4797
eSRAM_eNVM_RW_0/ram_wen:LAT,
eSRAM_eNVM_RW_0/ram_wen:Q,
eSRAM_eNVM_RW_0/ram_wen:SD,
eSRAM_eNVM_RW_0/ram_wen:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
AHB_IF_0/HADDR[25]:ADn,
AHB_IF_0/HADDR[25]:ALn,5922
AHB_IF_0/HADDR[25]:CLK,7039
AHB_IF_0/HADDR[25]:D,7341
AHB_IF_0/HADDR[25]:EN,3183
AHB_IF_0/HADDR[25]:LAT,
AHB_IF_0/HADDR[25]:Q,7039
AHB_IF_0/HADDR[25]:SD,
AHB_IF_0/HADDR[25]:SLn,
eSRAM_eNVM_RW_0/envm_release_reg_RNIKPH21:A,3767
eSRAM_eNVM_RW_0/envm_release_reg_RNIKPH21:B,3765
eSRAM_eNVM_RW_0/envm_release_reg_RNIKPH21:C,3546
eSRAM_eNVM_RW_0/envm_release_reg_RNIKPH21:D,3505
eSRAM_eNVM_RW_0/envm_release_reg_RNIKPH21:Y,3505
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2:A,5854
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2:B,4730
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2:C,3329
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2:Y,3329
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_3:A,4994
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_3:B,4907
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_3:C,4865
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_3:D,4747
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_3:Y,4747
eSRAM_eNVM_RW_0/data[0]:ADn,
eSRAM_eNVM_RW_0/data[0]:ALn,5922
eSRAM_eNVM_RW_0/data[0]:CLK,5074
eSRAM_eNVM_RW_0/data[0]:D,4552
eSRAM_eNVM_RW_0/data[0]:EN,3406
eSRAM_eNVM_RW_0/data[0]:LAT,
eSRAM_eNVM_RW_0/data[0]:Q,5074
eSRAM_eNVM_RW_0/data[0]:SD,
eSRAM_eNVM_RW_0/data[0]:SLn,
SPI_Master_0/PWDATA_buf[7]:ADn,
SPI_Master_0/PWDATA_buf[7]:ALn,
SPI_Master_0/PWDATA_buf[7]:CLK,7526
SPI_Master_0/PWDATA_buf[7]:D,4707
SPI_Master_0/PWDATA_buf[7]:EN,2112
SPI_Master_0/PWDATA_buf[7]:LAT,
SPI_Master_0/PWDATA_buf[7]:Q,7526
SPI_Master_0/PWDATA_buf[7]:SD,
SPI_Master_0/PWDATA_buf[7]:SLn,
RD_obuf[5]/U0/U_IOENFF:A,
RD_obuf[5]/U0/U_IOENFF:Y,
FAB_RESET_N_ibuf/U0/U_IOINFF:A,
FAB_RESET_N_ibuf/U0/U_IOINFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
RD_obuf[6]/U0/U_IOENFF:A,
RD_obuf[6]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,4355
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,4478
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,4355
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,4478
AHB_IF_0/HWDATA_int[23]:ADn,
AHB_IF_0/HWDATA_int[23]:ALn,
AHB_IF_0/HWDATA_int[23]:CLK,8625
AHB_IF_0/HWDATA_int[23]:D,8617
AHB_IF_0/HWDATA_int[23]:EN,6922
AHB_IF_0/HWDATA_int[23]:LAT,
AHB_IF_0/HWDATA_int[23]:Q,8625
AHB_IF_0/HWDATA_int[23]:SD,
AHB_IF_0/HWDATA_int[23]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,4036
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,4020
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,4036
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,4020
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
PRDATA_obuf[0]/U0/U_IOOUTFF:A,
PRDATA_obuf[0]/U0/U_IOOUTFF:Y,
FAB_RESET_N_ibuf/U0/U_IOPAD:PAD,
FAB_RESET_N_ibuf/U0/U_IOPAD:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_6:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_6:B,5321
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_6:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_6:Y,4891
eSRAM_eNVM_RW_0/data[22]:ADn,
eSRAM_eNVM_RW_0/data[22]:ALn,5922
eSRAM_eNVM_RW_0/data[22]:CLK,6261
eSRAM_eNVM_RW_0/data[22]:D,4806
eSRAM_eNVM_RW_0/data[22]:EN,3406
eSRAM_eNVM_RW_0/data[22]:LAT,
eSRAM_eNVM_RW_0/data[22]:Q,6261
eSRAM_eNVM_RW_0/data[22]:SD,
eSRAM_eNVM_RW_0/data[22]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,4454
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,4573
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,4454
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,4573
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
AHB_IF_0/HADDR_6[5]:A,7341
AHB_IF_0/HADDR_6[5]:B,7518
AHB_IF_0/HADDR_6[5]:Y,7341
PRDATA_obuf[7]/U0/U_IOENFF:A,
PRDATA_obuf[7]/U0/U_IOENFF:Y,
SPI_Master_0/PWDATA_buf_RNO[0]:A,7616
SPI_Master_0/PWDATA_buf_RNO[0]:B,7076
SPI_Master_0/PWDATA_buf_RNO[0]:C,4707
SPI_Master_0/PWDATA_buf_RNO[0]:Y,4707
MISO_ibuf/U0/U_IOPAD:PAD,
MISO_ibuf/U0/U_IOPAD:Y,
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_0:A,6381
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_0:B,6309
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_0:C,5104
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_0:D,3764
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_0:Y,3764
eSRAM_eNVM_RW_0/addr_temp[22]:ADn,
eSRAM_eNVM_RW_0/addr_temp[22]:ALn,
eSRAM_eNVM_RW_0/addr_temp[22]:CLK,5534
eSRAM_eNVM_RW_0/addr_temp[22]:D,3558
eSRAM_eNVM_RW_0/addr_temp[22]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[22]:LAT,
eSRAM_eNVM_RW_0/addr_temp[22]:Q,5534
eSRAM_eNVM_RW_0/addr_temp[22]:SD,
eSRAM_eNVM_RW_0/addr_temp[22]:SLn,
AHB_IF_0/HWDATA_int[7]:ADn,
AHB_IF_0/HWDATA_int[7]:ALn,
AHB_IF_0/HWDATA_int[7]:CLK,8625
AHB_IF_0/HWDATA_int[7]:D,8617
AHB_IF_0/HWDATA_int[7]:EN,6922
AHB_IF_0/HWDATA_int[7]:LAT,
AHB_IF_0/HWDATA_int[7]:Q,8625
AHB_IF_0/HWDATA_int[7]:SD,
AHB_IF_0/HWDATA_int[7]:SLn,
RD_obuf[2]/U0/U_IOOUTFF:A,
RD_obuf[2]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[6]:A,7361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[6]:B,7516
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[6]:Y,7361
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
eSRAM_eNVM_RW_0/data_lm_0[1]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[1]:B,5953
eSRAM_eNVM_RW_0/data_lm_0[1]:Y,4806
PRDATA_obuf[11]/U0/U_IOPAD:D,
PRDATA_obuf[11]/U0/U_IOPAD:E,
PRDATA_obuf[11]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI327A1[0]:A,7080
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI327A1[0]:B,4439
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI327A1[0]:C,7234
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI327A1[0]:D,7123
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI327A1[0]:Y,4439
SPI_Master_0/count[11]:ADn,
SPI_Master_0/count[11]:ALn,
SPI_Master_0/count[11]:CLK,1296
SPI_Master_0/count[11]:D,5329
SPI_Master_0/count[11]:EN,
SPI_Master_0/count[11]:LAT,
SPI_Master_0/count[11]:Q,1296
SPI_Master_0/count[11]:SD,
SPI_Master_0/count[11]:SLn,
SPI_Master_0/clk_toggles_r[3]:A,1882
SPI_Master_0/clk_toggles_r[3]:B,2571
SPI_Master_0/clk_toggles_r[3]:Y,1882
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,7373
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,7308
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,7373
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,7308
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SPI_Master_0/PRDATA[28]:ADn,
SPI_Master_0/PRDATA[28]:ALn,5922
SPI_Master_0/PRDATA[28]:CLK,
SPI_Master_0/PRDATA[28]:D,8617
SPI_Master_0/PRDATA[28]:EN,3476
SPI_Master_0/PRDATA[28]:LAT,
SPI_Master_0/PRDATA[28]:Q,
SPI_Master_0/PRDATA[28]:SD,
SPI_Master_0/PRDATA[28]:SLn,
SPI_Master_0/PWDATA_buf_RNO[38]:A,7132
SPI_Master_0/PWDATA_buf_RNO[38]:B,4795
SPI_Master_0/PWDATA_buf_RNO[38]:C,7475
SPI_Master_0/PWDATA_buf_RNO[38]:Y,4795
PRDATA_obuf[10]/U0/U_IOOUTFF:A,
PRDATA_obuf[10]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SPI_Master_0/un1_count_cry_17:A,
SPI_Master_0/un1_count_cry_17:B,5428
SPI_Master_0/un1_count_cry_17:C,
SPI_Master_0/un1_count_cry_17:CC,5260
SPI_Master_0/un1_count_cry_17:D,
SPI_Master_0/un1_count_cry_17:P,5428
SPI_Master_0/un1_count_cry_17:S,5260
SPI_Master_0/un1_count_cry_17:UB,
SPI_Master_0/PWDATA_buf[33]:ADn,
SPI_Master_0/PWDATA_buf[33]:ALn,
SPI_Master_0/PWDATA_buf[33]:CLK,7475
SPI_Master_0/PWDATA_buf[33]:D,3620
SPI_Master_0/PWDATA_buf[33]:EN,2112
SPI_Master_0/PWDATA_buf[33]:LAT,
SPI_Master_0/PWDATA_buf[33]:Q,7475
SPI_Master_0/PWDATA_buf[33]:SD,
SPI_Master_0/PWDATA_buf[33]:SLn,
PRDATA_obuf[13]/U0/U_IOENFF:A,
PRDATA_obuf[13]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,7337
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,7337
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SPI_Master_0/count_0[23]:A,5111
SPI_Master_0/count_0[23]:B,5765
SPI_Master_0/count_0[23]:Y,5111
eSRAM_eNVM_RW_0/data[19]:ADn,
eSRAM_eNVM_RW_0/data[19]:ALn,5922
eSRAM_eNVM_RW_0/data[19]:CLK,5500
eSRAM_eNVM_RW_0/data[19]:D,4806
eSRAM_eNVM_RW_0/data[19]:EN,3406
eSRAM_eNVM_RW_0/data[19]:LAT,
eSRAM_eNVM_RW_0/data[19]:Q,5500
eSRAM_eNVM_RW_0/data[19]:SD,
eSRAM_eNVM_RW_0/data[19]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SPI_Master_0/PRDATA_buf[24]:ADn,
SPI_Master_0/PRDATA_buf[24]:ALn,
SPI_Master_0/PRDATA_buf[24]:CLK,8617
SPI_Master_0/PRDATA_buf[24]:D,8617
SPI_Master_0/PRDATA_buf[24]:EN,3329
SPI_Master_0/PRDATA_buf[24]:LAT,
SPI_Master_0/PRDATA_buf[24]:Q,8617
SPI_Master_0/PRDATA_buf[24]:SD,
SPI_Master_0/PRDATA_buf[24]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[27]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[27]:B,5092
eSRAM_eNVM_RW_0/addr_temp_lm_0[27]:Y,3558
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_7:A,2814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_7:B,2716
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_7:C,2665
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_7:D,2585
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_7:Y,2585
PRDATA_obuf[1]/U0/U_IOENFF:A,
PRDATA_obuf[1]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[5]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[5]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[5]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[5]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[5]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[5]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[5]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[5]:SD,
eSRAM_eNVM_RW_0/ram_wdata[5]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:CLK,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:D,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:Q,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel:SLn,
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[0],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[1],2278
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[2],2204
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[3],1882
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[4],1802
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[5],1743
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CC[6],1708
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:CI,
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[0],1743
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[10],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[11],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[1],5607
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[2],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[3],5809
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[4],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[5],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[6],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[7],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[8],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:P[9],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[0],1708
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[10],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[11],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[1],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[2],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[3],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[4],1734
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[5],1854
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[6],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[7],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[8],
SPI_Master_0/clk_toggles_RNIKLQI[0]_CC_0:UB[9],
RD_obuf[2]/U0/U_IOENFF:A,
RD_obuf[2]/U0/U_IOENFF:Y,
PRDATA_obuf[16]/U0/U_IOOUTFF:A,
PRDATA_obuf[16]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SPI_Master_0/PWDATA_buf_RNO[36]:A,4851
SPI_Master_0/PWDATA_buf_RNO[36]:B,3620
SPI_Master_0/PWDATA_buf_RNO[36]:C,7475
SPI_Master_0/PWDATA_buf_RNO[36]:D,6878
SPI_Master_0/PWDATA_buf_RNO[36]:Y,3620
eSRAM_eNVM_RW_0/data_cnst_o5_0_a2_0_a2[8]:A,3813
eSRAM_eNVM_RW_0/data_cnst_o5_0_a2_0_a2[8]:B,4906
eSRAM_eNVM_RW_0/data_cnst_o5_0_a2_0_a2[8]:Y,3813
eSRAM_eNVM_RW_0/current_state_RNIKLCS[2]:A,4778
eSRAM_eNVM_RW_0/current_state_RNIKLCS[2]:B,4733
eSRAM_eNVM_RW_0/current_state_RNIKLCS[2]:C,4664
eSRAM_eNVM_RW_0/current_state_RNIKLCS[2]:Y,4664
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_24:CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_24:IPCLKn,
SPI_Master_0/PRDATA_buf[3]:ADn,
SPI_Master_0/PRDATA_buf[3]:ALn,
SPI_Master_0/PRDATA_buf[3]:CLK,8617
SPI_Master_0/PRDATA_buf[3]:D,8617
SPI_Master_0/PRDATA_buf[3]:EN,3329
SPI_Master_0/PRDATA_buf[3]:LAT,
SPI_Master_0/PRDATA_buf[3]:Q,8617
SPI_Master_0/PRDATA_buf[3]:SD,
SPI_Master_0/PRDATA_buf[3]:SLn,
eSRAM_eNVM_RW_0/WRITE_RNO_5:A,5438
eSRAM_eNVM_RW_0/WRITE_RNO_5:B,5388
eSRAM_eNVM_RW_0/WRITE_RNO_5:Y,5388
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[8]:A,7369
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[8]:B,7524
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[8]:Y,7369
eSRAM_eNVM_RW_0/data_cry[26]:A,
eSRAM_eNVM_RW_0/data_cry[26]:B,5722
eSRAM_eNVM_RW_0/data_cry[26]:C,
eSRAM_eNVM_RW_0/data_cry[26]:CC,5023
eSRAM_eNVM_RW_0/data_cry[26]:D,
eSRAM_eNVM_RW_0/data_cry[26]:P,5722
eSRAM_eNVM_RW_0/data_cry[26]:S,5023
eSRAM_eNVM_RW_0/data_cry[26]:UB,
eSRAM_eNVM_RW_0/data[27]:ADn,
eSRAM_eNVM_RW_0/data[27]:ALn,5922
eSRAM_eNVM_RW_0/data[27]:CLK,5693
eSRAM_eNVM_RW_0/data[27]:D,4542
eSRAM_eNVM_RW_0/data[27]:EN,3406
eSRAM_eNVM_RW_0/data[27]:LAT,
eSRAM_eNVM_RW_0/data[27]:Q,5693
eSRAM_eNVM_RW_0/data[27]:SD,
eSRAM_eNVM_RW_0/data[27]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
AHB_IF_0/HADDR[11]:ADn,
AHB_IF_0/HADDR[11]:ALn,5922
AHB_IF_0/HADDR[11]:CLK,6704
AHB_IF_0/HADDR[11]:D,7341
AHB_IF_0/HADDR[11]:EN,3183
AHB_IF_0/HADDR[11]:LAT,
AHB_IF_0/HADDR[11]:Q,6704
AHB_IF_0/HADDR[11]:SD,
AHB_IF_0/HADDR[11]:SLn,
SPI_Master_0/PRDATA[2]:ADn,
SPI_Master_0/PRDATA[2]:ALn,5922
SPI_Master_0/PRDATA[2]:CLK,
SPI_Master_0/PRDATA[2]:D,8617
SPI_Master_0/PRDATA[2]:EN,3476
SPI_Master_0/PRDATA[2]:LAT,
SPI_Master_0/PRDATA[2]:Q,
SPI_Master_0/PRDATA[2]:SD,
SPI_Master_0/PRDATA[2]:SLn,
eSRAM_eNVM_RW_0/data[7]:ADn,
eSRAM_eNVM_RW_0/data[7]:ALn,5922
eSRAM_eNVM_RW_0/data[7]:CLK,5282
eSRAM_eNVM_RW_0/data[7]:D,4092
eSRAM_eNVM_RW_0/data[7]:EN,3406
eSRAM_eNVM_RW_0/data[7]:LAT,
eSRAM_eNVM_RW_0/data[7]:Q,5282
eSRAM_eNVM_RW_0/data[7]:SD,
eSRAM_eNVM_RW_0/data[7]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:CLK,6829
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:Q,6829
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[7]:SLn,
eSRAM_eNVM_RW_0/un1_ram_wen_0_sqmuxa_i_0_0_0:A,6157
eSRAM_eNVM_RW_0/un1_ram_wen_0_sqmuxa_i_0_0_0:B,4967
eSRAM_eNVM_RW_0/un1_ram_wen_0_sqmuxa_i_0_0_0:C,3634
eSRAM_eNVM_RW_0/un1_ram_wen_0_sqmuxa_i_0_0_0:Y,3634
SPI_Master_0/PRDATA_buf[19]:ADn,
SPI_Master_0/PRDATA_buf[19]:ALn,
SPI_Master_0/PRDATA_buf[19]:CLK,8617
SPI_Master_0/PRDATA_buf[19]:D,8617
SPI_Master_0/PRDATA_buf[19]:EN,3329
SPI_Master_0/PRDATA_buf[19]:LAT,
SPI_Master_0/PRDATA_buf[19]:Q,8617
SPI_Master_0/PRDATA_buf[19]:SD,
SPI_Master_0/PRDATA_buf[19]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,4034
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,4007
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,4034
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,4007
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SPI_Master_0/PWDATA_buf_RNO[7]:A,7616
SPI_Master_0/PWDATA_buf_RNO[7]:B,7526
SPI_Master_0/PWDATA_buf_RNO[7]:C,4707
SPI_Master_0/PWDATA_buf_RNO[7]:D,6878
SPI_Master_0/PWDATA_buf_RNO[7]:Y,4707
eSRAM_eNVM_RW_0/current_state[2]:ADn,
eSRAM_eNVM_RW_0/current_state[2]:ALn,5922
eSRAM_eNVM_RW_0/current_state[2]:CLK,2485
eSRAM_eNVM_RW_0/current_state[2]:D,7195
eSRAM_eNVM_RW_0/current_state[2]:EN,
eSRAM_eNVM_RW_0/current_state[2]:LAT,
eSRAM_eNVM_RW_0/current_state[2]:Q,2485
eSRAM_eNVM_RW_0/current_state[2]:SD,
eSRAM_eNVM_RW_0/current_state[2]:SLn,
SPI_Master_0/PRDATA_buf[1]:ADn,
SPI_Master_0/PRDATA_buf[1]:ALn,
SPI_Master_0/PRDATA_buf[1]:CLK,8617
SPI_Master_0/PRDATA_buf[1]:D,8617
SPI_Master_0/PRDATA_buf[1]:EN,3329
SPI_Master_0/PRDATA_buf[1]:LAT,
SPI_Master_0/PRDATA_buf[1]:Q,8617
SPI_Master_0/PRDATA_buf[1]:SD,
SPI_Master_0/PRDATA_buf[1]:SLn,
PRDATA_obuf[22]/U0/U_IOENFF:A,
PRDATA_obuf[22]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[29]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[29]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[29]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[29]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[29]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[29]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[29]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[29]:SD,
eSRAM_eNVM_RW_0/ram_wdata[29]:SLn,
RD_obuf[1]/U0/U_IOPAD:D,
RD_obuf[1]/U0/U_IOPAD:E,
RD_obuf[1]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/data_cry[16]:A,
eSRAM_eNVM_RW_0/data_cry[16]:B,6261
eSRAM_eNVM_RW_0/data_cry[16]:C,
eSRAM_eNVM_RW_0/data_cry[16]:CC,5264
eSRAM_eNVM_RW_0/data_cry[16]:D,
eSRAM_eNVM_RW_0/data_cry[16]:P,
eSRAM_eNVM_RW_0/data_cry[16]:S,5264
eSRAM_eNVM_RW_0/data_cry[16]:UB,
AHB_IF_0/HWDATA[4]:ADn,
AHB_IF_0/HWDATA[4]:ALn,5922
AHB_IF_0/HWDATA[4]:CLK,7485
AHB_IF_0/HWDATA[4]:D,8625
AHB_IF_0/HWDATA[4]:EN,3433
AHB_IF_0/HWDATA[4]:LAT,
AHB_IF_0/HWDATA[4]:Q,7485
AHB_IF_0/HWDATA[4]:SD,
AHB_IF_0/HWDATA[4]:SLn,
RD_obuf[2]/U0/U_IOPAD:D,
RD_obuf[2]/U0/U_IOPAD:E,
RD_obuf[2]/U0/U_IOPAD:PAD,
PRDATA_obuf[22]/U0/U_IOOUTFF:A,
PRDATA_obuf[22]/U0/U_IOOUTFF:Y,
RD_obuf[0]/U0/U_IOENFF:A,
RD_obuf[0]/U0/U_IOENFF:Y,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_14:B,8439
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_14:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_14:IPB,8439
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_14:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,7353
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,7353
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
AHB_IF_0/HWDATA[1]:ADn,
AHB_IF_0/HWDATA[1]:ALn,5922
AHB_IF_0/HWDATA[1]:CLK,7436
AHB_IF_0/HWDATA[1]:D,8625
AHB_IF_0/HWDATA[1]:EN,3433
AHB_IF_0/HWDATA[1]:LAT,
AHB_IF_0/HWDATA[1]:Q,7436
AHB_IF_0/HWDATA[1]:SD,
AHB_IF_0/HWDATA[1]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[0]:A,5533
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[0]:B,4659
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[0]:Y,4659
AHB_IF_0/HADDR[10]:ADn,
AHB_IF_0/HADDR[10]:ALn,5922
AHB_IF_0/HADDR[10]:CLK,6728
AHB_IF_0/HADDR[10]:D,7341
AHB_IF_0/HADDR[10]:EN,3183
AHB_IF_0/HADDR[10]:LAT,
AHB_IF_0/HADDR[10]:Q,6728
AHB_IF_0/HADDR[10]:SD,
AHB_IF_0/HADDR[10]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIOAT31[0]:A,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIOAT31[0]:B,5084
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIOAT31[0]:C,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIOAT31[0]:Y,3736
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_33:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_33:IPENn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:CLK,6688
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:Q,6688
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[15]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_15:EN,
SPI_Master_0/PWDATA_buf_RNO[23]:A,7616
SPI_Master_0/PWDATA_buf_RNO[23]:B,7526
SPI_Master_0/PWDATA_buf_RNO[23]:C,4707
SPI_Master_0/PWDATA_buf_RNO[23]:D,6878
SPI_Master_0/PWDATA_buf_RNO[23]:Y,4707
PRDATA_obuf[7]/U0/U_IOPAD:D,
PRDATA_obuf[7]/U0/U_IOPAD:E,
PRDATA_obuf[7]/U0/U_IOPAD:PAD,
AHB_IF_0/DATAOUT[22]:ADn,
AHB_IF_0/DATAOUT[22]:ALn,5922
AHB_IF_0/DATAOUT[22]:CLK,8625
AHB_IF_0/DATAOUT[22]:D,4891
AHB_IF_0/DATAOUT[22]:EN,3425
AHB_IF_0/DATAOUT[22]:LAT,
AHB_IF_0/DATAOUT[22]:Q,8625
AHB_IF_0/DATAOUT[22]:SD,
AHB_IF_0/DATAOUT[22]:SLn,
SPI_Master_0/PWDATA_buf[36]:ADn,
SPI_Master_0/PWDATA_buf[36]:ALn,
SPI_Master_0/PWDATA_buf[36]:CLK,7380
SPI_Master_0/PWDATA_buf[36]:D,3620
SPI_Master_0/PWDATA_buf[36]:EN,2112
SPI_Master_0/PWDATA_buf[36]:LAT,
SPI_Master_0/PWDATA_buf[36]:Q,7380
SPI_Master_0/PWDATA_buf[36]:SD,
SPI_Master_0/PWDATA_buf[36]:SLn,
SPI_Master_0/un1_count_cry_26:A,
SPI_Master_0/un1_count_cry_26:B,5621
SPI_Master_0/un1_count_cry_26:C,
SPI_Master_0/un1_count_cry_26:CC,5055
SPI_Master_0/un1_count_cry_26:D,
SPI_Master_0/un1_count_cry_26:P,5621
SPI_Master_0/un1_count_cry_26:S,5055
SPI_Master_0/un1_count_cry_26:UB,
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0_RNI1K2N5:A,7150
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0_RNI1K2N5:B,4706
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0_RNI1K2N5:C,3505
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0_RNI1K2N5:D,3406
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0_RNI1K2N5:Y,3406
eSRAM_eNVM_RW_0/data_lm_0[27]:A,7531
eSRAM_eNVM_RW_0/data_lm_0[27]:B,7283
eSRAM_eNVM_RW_0/data_lm_0[27]:C,5077
eSRAM_eNVM_RW_0/data_lm_0[27]:D,4542
eSRAM_eNVM_RW_0/data_lm_0[27]:Y,4542
eSRAM_eNVM_RW_0/data[6]:ADn,
eSRAM_eNVM_RW_0/data[6]:ALn,5922
eSRAM_eNVM_RW_0/data[6]:CLK,5223
eSRAM_eNVM_RW_0/data[6]:D,4662
eSRAM_eNVM_RW_0/data[6]:EN,3406
eSRAM_eNVM_RW_0/data[6]:LAT,
eSRAM_eNVM_RW_0/data[6]:Q,5223
eSRAM_eNVM_RW_0/data[6]:SD,
eSRAM_eNVM_RW_0/data[6]:SLn,
AHB_IF_0/HADDR[17]:ADn,
AHB_IF_0/HADDR[17]:ALn,5922
AHB_IF_0/HADDR[17]:CLK,7131
AHB_IF_0/HADDR[17]:D,7341
AHB_IF_0/HADDR[17]:EN,3183
AHB_IF_0/HADDR[17]:LAT,
AHB_IF_0/HADDR[17]:Q,7131
AHB_IF_0/HADDR[17]:SD,
AHB_IF_0/HADDR[17]:SLn,
PRDATA_obuf[26]/U0/U_IOENFF:A,
PRDATA_obuf[26]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/addr_temp_cry[23]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[23]:B,5517
eSRAM_eNVM_RW_0/addr_temp_cry[23]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[23]:CC,5232
eSRAM_eNVM_RW_0/addr_temp_cry[23]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[23]:P,5517
eSRAM_eNVM_RW_0/addr_temp_cry[23]:S,5232
eSRAM_eNVM_RW_0/addr_temp_cry[23]:UB,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_0:A,4881
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_0:B,4864
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_0_4_0:Y,4864
SPI_Master_0/PWDATA_buf[5]:ADn,
SPI_Master_0/PWDATA_buf[5]:ALn,
SPI_Master_0/PWDATA_buf[5]:CLK,7526
SPI_Master_0/PWDATA_buf[5]:D,4707
SPI_Master_0/PWDATA_buf[5]:EN,2112
SPI_Master_0/PWDATA_buf[5]:LAT,
SPI_Master_0/PWDATA_buf[5]:Q,7526
SPI_Master_0/PWDATA_buf[5]:SD,
SPI_Master_0/PWDATA_buf[5]:SLn,
AHB_IF_0/HWDATA_int[0]:ADn,
AHB_IF_0/HWDATA_int[0]:ALn,
AHB_IF_0/HWDATA_int[0]:CLK,8625
AHB_IF_0/HWDATA_int[0]:D,8609
AHB_IF_0/HWDATA_int[0]:EN,6922
AHB_IF_0/HWDATA_int[0]:LAT,
AHB_IF_0/HWDATA_int[0]:Q,8625
AHB_IF_0/HWDATA_int[0]:SD,
AHB_IF_0/HWDATA_int[0]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_27:EN,
eSRAM_eNVM_RW_0/READ:ADn,
eSRAM_eNVM_RW_0/READ:ALn,5922
eSRAM_eNVM_RW_0/READ:CLK,4951
eSRAM_eNVM_RW_0/READ:D,4851
eSRAM_eNVM_RW_0/READ:EN,3683
eSRAM_eNVM_RW_0/READ:LAT,
eSRAM_eNVM_RW_0/READ:Q,4951
eSRAM_eNVM_RW_0/READ:SD,
eSRAM_eNVM_RW_0/READ:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_21:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_21:B,5246
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_21:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_21:Y,4891
eSRAM_eNVM_RW_0/addr_temp[12]:ADn,
eSRAM_eNVM_RW_0/addr_temp[12]:ALn,
eSRAM_eNVM_RW_0/addr_temp[12]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[12]:D,3558
eSRAM_eNVM_RW_0/addr_temp[12]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[12]:LAT,
eSRAM_eNVM_RW_0/addr_temp[12]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[12]:SD,
eSRAM_eNVM_RW_0/addr_temp[12]:SLn,
AHB_IF_0/DATAOUT[18]:ADn,
AHB_IF_0/DATAOUT[18]:ALn,5922
AHB_IF_0/DATAOUT[18]:CLK,8625
AHB_IF_0/DATAOUT[18]:D,4891
AHB_IF_0/DATAOUT[18]:EN,3425
AHB_IF_0/DATAOUT[18]:LAT,
AHB_IF_0/DATAOUT[18]:Q,8625
AHB_IF_0/DATAOUT[18]:SD,
AHB_IF_0/DATAOUT[18]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB6J01[0]:A,6633
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB6J01[0]:B,3992
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB6J01[0]:C,6787
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB6J01[0]:D,6676
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB6J01[0]:Y,3992
SPI_Master_0/clk_toggles_r[6]:A,1708
SPI_Master_0/clk_toggles_r[6]:B,2571
SPI_Master_0/clk_toggles_r[6]:Y,1708
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[25]:A,7331
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[25]:B,7486
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[25]:Y,7331
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:CLK,7234
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:Q,7234
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[23]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_20:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_20:B,5229
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_20:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_20:Y,4891
RD_obuf[1]/U0/U_IOENFF:A,
RD_obuf[1]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:CLK,2644
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:D,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:Q,2644
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[10]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[2]:A,7345
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[2]:B,7500
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[2]:Y,7345
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2[3]:A,2525
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2[3]:B,2485
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2[3]:Y,2485
SPI_Master_0/PRDATA_buf[8]:ADn,
SPI_Master_0/PRDATA_buf[8]:ALn,
SPI_Master_0/PRDATA_buf[8]:CLK,8617
SPI_Master_0/PRDATA_buf[8]:D,8617
SPI_Master_0/PRDATA_buf[8]:EN,3329
SPI_Master_0/PRDATA_buf[8]:LAT,
SPI_Master_0/PRDATA_buf[8]:Q,8617
SPI_Master_0/PRDATA_buf[8]:SD,
SPI_Master_0/PRDATA_buf[8]:SLn,
eSRAM_eNVM_RW_0/current_state_RNO[14]:A,7546
eSRAM_eNVM_RW_0/current_state_RNO[14]:B,7487
eSRAM_eNVM_RW_0/current_state_RNO[14]:C,4938
eSRAM_eNVM_RW_0/current_state_RNO[14]:D,6015
eSRAM_eNVM_RW_0/current_state_RNO[14]:Y,4938
PRDATA_obuf[2]/U0/U_IOENFF:A,
PRDATA_obuf[2]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[9]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[9]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[9]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[9]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[9]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[9]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[9]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[9]:SD,
eSRAM_eNVM_RW_0/ram_wdata[9]:SLn,
eSRAM_eNVM_access_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
AHB_IF_0/HADDR_6[25]:A,7341
AHB_IF_0/HADDR_6[25]:B,7518
AHB_IF_0/HADDR_6[25]:Y,7341
eSRAM_eNVM_RW_0/data[28]:ADn,
eSRAM_eNVM_RW_0/data[28]:ALn,5922
eSRAM_eNVM_RW_0/data[28]:CLK,6261
eSRAM_eNVM_RW_0/data[28]:D,4806
eSRAM_eNVM_RW_0/data[28]:EN,3406
eSRAM_eNVM_RW_0/data[28]:LAT,
eSRAM_eNVM_RW_0/data[28]:Q,6261
eSRAM_eNVM_RW_0/data[28]:SD,
eSRAM_eNVM_RW_0/data[28]:SLn,
SPI_Master_0/PWDATA_buf_RNO[12]:A,7616
SPI_Master_0/PWDATA_buf_RNO[12]:B,7526
SPI_Master_0/PWDATA_buf_RNO[12]:C,4707
SPI_Master_0/PWDATA_buf_RNO[12]:D,6878
SPI_Master_0/PWDATA_buf_RNO[12]:Y,4707
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_4:EN,
SPI_Master_0/PWDATA_buf_RNO[24]:A,7616
SPI_Master_0/PWDATA_buf_RNO[24]:B,7526
SPI_Master_0/PWDATA_buf_RNO[24]:C,4707
SPI_Master_0/PWDATA_buf_RNO[24]:D,6878
SPI_Master_0/PWDATA_buf_RNO[24]:Y,4707
SPI_Master_0/clk_toggles_r[0]:A,2688
SPI_Master_0/clk_toggles_r[0]:B,2571
SPI_Master_0/clk_toggles_r[0]:Y,2571
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
SPI_Master_0/PRDATA[17]:ADn,
SPI_Master_0/PRDATA[17]:ALn,5922
SPI_Master_0/PRDATA[17]:CLK,
SPI_Master_0/PRDATA[17]:D,8617
SPI_Master_0/PRDATA[17]:EN,3476
SPI_Master_0/PRDATA[17]:LAT,
SPI_Master_0/PRDATA[17]:Q,
SPI_Master_0/PRDATA[17]:SD,
SPI_Master_0/PRDATA[17]:SLn,
SPI_Master_0/count_0[29]:A,5041
SPI_Master_0/count_0[29]:B,5765
SPI_Master_0/count_0[29]:Y,5041
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,4445
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,4552
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,4445
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,4552
SPI_Master_0/count_RNO[4]:A,7332
SPI_Master_0/count_RNO[4]:B,5728
SPI_Master_0/count_RNO[4]:C,5145
SPI_Master_0/count_RNO[4]:D,3611
SPI_Master_0/count_RNO[4]:Y,3611
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[30]:A,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[30]:B,5243
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[30]:C,5182
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[30]:Y,5036
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
eSRAM_eNVM_RW_0/current_state[10]:ADn,
eSRAM_eNVM_RW_0/current_state[10]:ALn,5922
eSRAM_eNVM_RW_0/current_state[10]:CLK,3546
eSRAM_eNVM_RW_0/current_state[10]:D,6411
eSRAM_eNVM_RW_0/current_state[10]:EN,
eSRAM_eNVM_RW_0/current_state[10]:LAT,
eSRAM_eNVM_RW_0/current_state[10]:Q,3546
eSRAM_eNVM_RW_0/current_state[10]:SD,
eSRAM_eNVM_RW_0/current_state[10]:SLn,
SPI_Master_0/PWDATA_buf[29]:ADn,
SPI_Master_0/PWDATA_buf[29]:ALn,
SPI_Master_0/PWDATA_buf[29]:CLK,7526
SPI_Master_0/PWDATA_buf[29]:D,4707
SPI_Master_0/PWDATA_buf[29]:EN,2112
SPI_Master_0/PWDATA_buf[29]:LAT,
SPI_Master_0/PWDATA_buf[29]:Q,7526
SPI_Master_0/PWDATA_buf[29]:SD,
SPI_Master_0/PWDATA_buf[29]:SLn,
SPI_Master_0/clk_toggles_RNIKLQI[0]:A,5610
SPI_Master_0/clk_toggles_RNIKLQI[0]:B,5070
SPI_Master_0/clk_toggles_RNIKLQI[0]:C,1708
SPI_Master_0/clk_toggles_RNIKLQI[0]:CC,
SPI_Master_0/clk_toggles_RNIKLQI[0]:D,5018
SPI_Master_0/clk_toggles_RNIKLQI[0]:P,1743
SPI_Master_0/clk_toggles_RNIKLQI[0]:UB,1708
SPI_Master_0/clk_toggles_RNIKLQI[0]:Y,2688
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SPI_Master_0/un1_count_cry_9:A,
SPI_Master_0/un1_count_cry_9:B,6359
SPI_Master_0/un1_count_cry_9:C,
SPI_Master_0/un1_count_cry_9:CC,5279
SPI_Master_0/un1_count_cry_9:D,
SPI_Master_0/un1_count_cry_9:P,
SPI_Master_0/un1_count_cry_9:S,5279
SPI_Master_0/un1_count_cry_9:UB,
SPI_Master_0/count[1]:ADn,
SPI_Master_0/count[1]:ALn,
SPI_Master_0/count[1]:CLK,1350
SPI_Master_0/count[1]:D,3611
SPI_Master_0/count[1]:EN,
SPI_Master_0/count[1]:LAT,
SPI_Master_0/count[1]:Q,1350
SPI_Master_0/count[1]:SD,
SPI_Master_0/count[1]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i[1]:A,5642
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i[1]:B,3767
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i[1]:C,7451
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i[1]:D,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i[1]:Y,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:CLK,6815
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:Q,6815
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[11]:SLn,
AHB_IF_0/HWDATA[25]:ADn,
AHB_IF_0/HWDATA[25]:ALn,5922
AHB_IF_0/HWDATA[25]:CLK,7486
AHB_IF_0/HWDATA[25]:D,8625
AHB_IF_0/HWDATA[25]:EN,3433
AHB_IF_0/HWDATA[25]:LAT,
AHB_IF_0/HWDATA[25]:Q,7486
AHB_IF_0/HWDATA[25]:SD,
AHB_IF_0/HWDATA[25]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SPI_Master_0/count[10]:ADn,
SPI_Master_0/count[10]:ALn,
SPI_Master_0/count[10]:CLK,1240
SPI_Master_0/count[10]:D,5208
SPI_Master_0/count[10]:EN,
SPI_Master_0/count[10]:LAT,
SPI_Master_0/count[10]:Q,1240
SPI_Master_0/count[10]:SD,
SPI_Master_0/count[10]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3_RNIPQK61:A,4717
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3_RNIPQK61:B,4658
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3_RNIPQK61:C,3307
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3_RNIPQK61:D,3294
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_3_RNIPQK61:Y,3294
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_32:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_32:IPENn,
SPI_Master_0/PWDATA_buf_RNO[35]:A,4851
SPI_Master_0/PWDATA_buf_RNO[35]:B,3620
SPI_Master_0/PWDATA_buf_RNO[35]:C,7475
SPI_Master_0/PWDATA_buf_RNO[35]:D,6878
SPI_Master_0/PWDATA_buf_RNO[35]:Y,3620
eSRAM_eNVM_RW_0/current_state_ns_0_0[5]:A,7393
eSRAM_eNVM_RW_0/current_state_ns_0_0[5]:B,5109
eSRAM_eNVM_RW_0/current_state_ns_0_0[5]:C,7420
eSRAM_eNVM_RW_0/current_state_ns_0_0[5]:Y,5109
PRDATA_obuf[1]/U0/U_IOOUTFF:A,
PRDATA_obuf[1]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/addr_temp_s_72:A,
eSRAM_eNVM_RW_0/addr_temp_s_72:B,5025
eSRAM_eNVM_RW_0/addr_temp_s_72:C,
eSRAM_eNVM_RW_0/addr_temp_s_72:CC,
eSRAM_eNVM_RW_0/addr_temp_s_72:D,
eSRAM_eNVM_RW_0/addr_temp_s_72:P,5025
eSRAM_eNVM_RW_0/addr_temp_s_72:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIMUBP:A,4717
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIMUBP:B,7094
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIMUBP:C,5215
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIMUBP:D,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIMUBP:Y,4510
eSRAM_eNVM_RW_0/WRITE_RNO_3:A,6283
eSRAM_eNVM_RW_0/WRITE_RNO_3:B,4902
eSRAM_eNVM_RW_0/WRITE_RNO_3:C,3913
eSRAM_eNVM_RW_0/WRITE_RNO_3:D,2485
eSRAM_eNVM_RW_0/WRITE_RNO_3:Y,2485
eSRAM_eNVM_RW_0/addr_temp_cry[10]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[10]:B,5316
eSRAM_eNVM_RW_0/addr_temp_cry[10]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[10]:CC,5168
eSRAM_eNVM_RW_0/addr_temp_cry[10]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[10]:P,5316
eSRAM_eNVM_RW_0/addr_temp_cry[10]:S,5168
eSRAM_eNVM_RW_0/addr_temp_cry[10]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_11:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_11:B,5185
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_11:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_11:Y,4891
AHB_IF_0/HWDATA[3]:ADn,
AHB_IF_0/HWDATA[3]:ALn,5922
AHB_IF_0/HWDATA[3]:CLK,7508
AHB_IF_0/HWDATA[3]:D,8625
AHB_IF_0/HWDATA[3]:EN,3433
AHB_IF_0/HWDATA[3]:LAT,
AHB_IF_0/HWDATA[3]:Q,7508
AHB_IF_0/HWDATA[3]:SD,
AHB_IF_0/HWDATA[3]:SLn,
SPI_Master_0/un1_count_cry_22:A,
SPI_Master_0/un1_count_cry_22:B,6359
SPI_Master_0/un1_count_cry_22:C,
SPI_Master_0/un1_count_cry_22:CC,4989
SPI_Master_0/un1_count_cry_22:D,
SPI_Master_0/un1_count_cry_22:P,
SPI_Master_0/un1_count_cry_22:S,4989
SPI_Master_0/un1_count_cry_22:UB,
eSRAM_eNVM_RW_0/addr_temp_cry[25]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[25]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[25]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[25]:CC,5062
eSRAM_eNVM_RW_0/addr_temp_cry[25]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[25]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[25]:S,5062
eSRAM_eNVM_RW_0/addr_temp_cry[25]:UB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[19]:A,5290
eSRAM_eNVM_RW_0/addr_temp_lm_0[19]:B,7276
eSRAM_eNVM_RW_0/addr_temp_lm_0[19]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[19]:D,4763
eSRAM_eNVM_RW_0/addr_temp_lm_0[19]:Y,3414
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:CLK,7242
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:Q,7242
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[17]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_10:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_10:B,5346
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_10:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_10:Y,4891
SPI_Master_0/un2_count_20:A,1216
SPI_Master_0/un2_count_20:B,1160
SPI_Master_0/un2_count_20:C,1072
SPI_Master_0/un2_count_20:D,962
SPI_Master_0/un2_count_20:Y,962
PRDATA_obuf[12]/U0/U_IOENFF:A,
PRDATA_obuf[12]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/ram_wdata[15]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[15]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[15]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[15]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[15]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[15]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[15]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[15]:SD,
eSRAM_eNVM_RW_0/ram_wdata[15]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB85A1[0]:A,6899
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB85A1[0]:B,4258
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB85A1[0]:C,7053
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB85A1[0]:D,6942
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIB85A1[0]:Y,4258
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_20:EN,
PRDATA_obuf[24]/U0/U_IOPAD:D,
PRDATA_obuf[24]/U0/U_IOPAD:E,
PRDATA_obuf[24]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/ram_wdata[22]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[22]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[22]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[22]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[22]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[22]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[22]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[22]:SD,
eSRAM_eNVM_RW_0/ram_wdata[22]:SLn,
eSRAM_eNVM_RW_0/current_state_RNI4SUQ[4]:A,4763
eSRAM_eNVM_RW_0/current_state_RNI4SUQ[4]:B,4595
eSRAM_eNVM_RW_0/current_state_RNI4SUQ[4]:C,4619
eSRAM_eNVM_RW_0/current_state_RNI4SUQ[4]:Y,4595
eSRAM_eNVM_RW_0/WRITE_RNO_1:A,5388
eSRAM_eNVM_RW_0/WRITE_RNO_1:B,5145
eSRAM_eNVM_RW_0/WRITE_RNO_1:C,6291
eSRAM_eNVM_RW_0/WRITE_RNO_1:D,6127
eSRAM_eNVM_RW_0/WRITE_RNO_1:Y,5145
AHB_IF_0/HADDR_6[8]:A,7341
AHB_IF_0/HADDR_6[8]:B,7518
AHB_IF_0/HADDR_6[8]:Y,7341
PRDATA_obuf[29]/U0/U_IOENFF:A,
PRDATA_obuf[29]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,8625
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,8625
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
eSRAM_eNVM_access_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[12]:A,7329
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[12]:B,7484
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[12]:Y,7329
AHB_IF_0/AHB_BUSY_RNO_0:A,7473
AHB_IF_0/AHB_BUSY_RNO_0:B,7367
AHB_IF_0/AHB_BUSY_RNO_0:C,7062
AHB_IF_0/AHB_BUSY_RNO_0:D,6089
AHB_IF_0/AHB_BUSY_RNO_0:Y,6089
AHB_IF_0/HWDATA_1_sqmuxa_0_a3_0_a2:A,3433
AHB_IF_0/HWDATA_1_sqmuxa_0_a3_0_a2:B,7113
AHB_IF_0/HWDATA_1_sqmuxa_0_a3_0_a2:C,4536
AHB_IF_0/HWDATA_1_sqmuxa_0_a3_0_a2:Y,3433
AHB_IF_0/HWDATA[28]:ADn,
AHB_IF_0/HWDATA[28]:ALn,5922
AHB_IF_0/HWDATA[28]:CLK,7470
AHB_IF_0/HWDATA[28]:D,8625
AHB_IF_0/HWDATA[28]:EN,3433
AHB_IF_0/HWDATA[28]:LAT,
AHB_IF_0/HWDATA[28]:Q,7470
AHB_IF_0/HWDATA[28]:SD,
AHB_IF_0/HWDATA[28]:SLn,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3:A,4687
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3:B,4638
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3:C,3236
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3:D,4325
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3:Y,3236
RD_obuf[4]/U0/U_IOPAD:D,
RD_obuf[4]/U0/U_IOPAD:E,
RD_obuf[4]/U0/U_IOPAD:PAD,
PRDATA_obuf[16]/U0/U_IOENFF:A,
PRDATA_obuf[16]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/current_state[3]:ADn,
eSRAM_eNVM_RW_0/current_state[3]:ALn,5922
eSRAM_eNVM_RW_0/current_state[3]:CLK,3683
eSRAM_eNVM_RW_0/current_state[3]:D,6420
eSRAM_eNVM_RW_0/current_state[3]:EN,
eSRAM_eNVM_RW_0/current_state[3]:LAT,
eSRAM_eNVM_RW_0/current_state[3]:Q,3683
eSRAM_eNVM_RW_0/current_state[3]:SD,
eSRAM_eNVM_RW_0/current_state[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,8457
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,8457
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2:A,4378
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2:B,4478
SPI_Master_0/clk_toggles_0_sqmuxa_1_0_a2:Y,4378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SPI_Master_0/count[8]:ADn,
SPI_Master_0/count[8]:ALn,
SPI_Master_0/count[8]:CLK,1042
SPI_Master_0/count[8]:D,5379
SPI_Master_0/count[8]:EN,
SPI_Master_0/count[8]:LAT,
SPI_Master_0/count[8]:Q,1042
SPI_Master_0/count[8]:SD,
SPI_Master_0/count[8]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SPI_Master_0/PWDATA_buf[34]:ADn,
SPI_Master_0/PWDATA_buf[34]:ALn,
SPI_Master_0/PWDATA_buf[34]:CLK,7475
SPI_Master_0/PWDATA_buf[34]:D,3620
SPI_Master_0/PWDATA_buf[34]:EN,2112
SPI_Master_0/PWDATA_buf[34]:LAT,
SPI_Master_0/PWDATA_buf[34]:Q,7475
SPI_Master_0/PWDATA_buf[34]:SD,
SPI_Master_0/PWDATA_buf[34]:SLn,
eSRAM_eNVM_RW_0/data_cry[4]:A,
eSRAM_eNVM_RW_0/data_cry[4]:B,6359
eSRAM_eNVM_RW_0/data_cry[4]:C,
eSRAM_eNVM_RW_0/data_cry[4]:CC,5575
eSRAM_eNVM_RW_0/data_cry[4]:D,
eSRAM_eNVM_RW_0/data_cry[4]:P,
eSRAM_eNVM_RW_0/data_cry[4]:S,5575
eSRAM_eNVM_RW_0/data_cry[4]:UB,
eSRAM_eNVM_RW_0/data_cnt[2]:ADn,
eSRAM_eNVM_RW_0/data_cnt[2]:ALn,5922
eSRAM_eNVM_RW_0/data_cnt[2]:CLK,6102
eSRAM_eNVM_RW_0/data_cnt[2]:D,5164
eSRAM_eNVM_RW_0/data_cnt[2]:EN,4898
eSRAM_eNVM_RW_0/data_cnt[2]:LAT,
eSRAM_eNVM_RW_0/data_cnt[2]:Q,6102
eSRAM_eNVM_RW_0/data_cnt[2]:SD,
eSRAM_eNVM_RW_0/data_cnt[2]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
PRDATA_obuf[16]/U0/U_IOPAD:D,
PRDATA_obuf[16]/U0/U_IOPAD:E,
PRDATA_obuf[16]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/ram_wdata[10]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[10]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[10]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[10]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[10]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[10]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[10]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[10]:SD,
eSRAM_eNVM_RW_0/ram_wdata[10]:SLn,
AHB_IF_0/HADDR[31]:ADn,
AHB_IF_0/HADDR[31]:ALn,5922
AHB_IF_0/HADDR[31]:CLK,3827
AHB_IF_0/HADDR[31]:D,7341
AHB_IF_0/HADDR[31]:EN,3183
AHB_IF_0/HADDR[31]:LAT,
AHB_IF_0/HADDR[31]:Q,3827
AHB_IF_0/HADDR[31]:SD,
AHB_IF_0/HADDR[31]:SLn,
eSRAM_eNVM_RW_0/addr_temp[25]:ADn,
eSRAM_eNVM_RW_0/addr_temp[25]:ALn,
eSRAM_eNVM_RW_0/addr_temp[25]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[25]:D,3558
eSRAM_eNVM_RW_0/addr_temp[25]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[25]:LAT,
eSRAM_eNVM_RW_0/addr_temp[25]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[25]:SD,
eSRAM_eNVM_RW_0/addr_temp[25]:SLn,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0:An,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0:ENn,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0:YWn,
PRDATA_obuf[20]/U0/U_IOOUTFF:A,
PRDATA_obuf[20]/U0/U_IOOUTFF:Y,
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_24:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_24:B,5227
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_24:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_24:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
AHB_IF_0/HTRANS_1_RNO[1]:A,6283
AHB_IF_0/HTRANS_1_RNO[1]:B,7367
AHB_IF_0/HTRANS_1_RNO[1]:C,3524
AHB_IF_0/HTRANS_1_RNO[1]:D,4656
AHB_IF_0/HTRANS_1_RNO[1]:Y,3524
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
PRDATA_obuf[26]/U0/U_IOOUTFF:A,
PRDATA_obuf[26]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_lm_0[14]:A,5339
eSRAM_eNVM_RW_0/data_lm_0[14]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[14]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[14]:Y,4750
AHB_IF_0/HADDR_6[17]:A,7341
AHB_IF_0/HADDR_6[17]:B,7518
AHB_IF_0/HADDR_6[17]:Y,7341
AHB_IF_0/HADDR[16]:ADn,
AHB_IF_0/HADDR[16]:ALn,5922
AHB_IF_0/HADDR[16]:CLK,6702
AHB_IF_0/HADDR[16]:D,7341
AHB_IF_0/HADDR[16]:EN,3183
AHB_IF_0/HADDR[16]:LAT,
AHB_IF_0/HADDR[16]:Q,6702
AHB_IF_0/HADDR[16]:SD,
AHB_IF_0/HADDR[16]:SLn,
SPI_Master_0/PRDATA[15]:ADn,
SPI_Master_0/PRDATA[15]:ALn,5922
SPI_Master_0/PRDATA[15]:CLK,
SPI_Master_0/PRDATA[15]:D,8617
SPI_Master_0/PRDATA[15]:EN,3476
SPI_Master_0/PRDATA[15]:LAT,
SPI_Master_0/PRDATA[15]:Q,
SPI_Master_0/PRDATA[15]:SD,
SPI_Master_0/PRDATA[15]:SLn,
SPI_Master_0/PRDATA[24]:ADn,
SPI_Master_0/PRDATA[24]:ALn,5922
SPI_Master_0/PRDATA[24]:CLK,
SPI_Master_0/PRDATA[24]:D,8617
SPI_Master_0/PRDATA[24]:EN,3476
SPI_Master_0/PRDATA[24]:LAT,
SPI_Master_0/PRDATA[24]:Q,
SPI_Master_0/PRDATA[24]:SD,
SPI_Master_0/PRDATA[24]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
eSRAM_eNVM_RW_0/data_cry[20]:A,
eSRAM_eNVM_RW_0/data_cry[20]:B,5583
eSRAM_eNVM_RW_0/data_cry[20]:C,
eSRAM_eNVM_RW_0/data_cry[20]:CC,5216
eSRAM_eNVM_RW_0/data_cry[20]:D,
eSRAM_eNVM_RW_0/data_cry[20]:P,5583
eSRAM_eNVM_RW_0/data_cry[20]:S,5216
eSRAM_eNVM_RW_0/data_cry[20]:UB,
AHB_IF_0/HADDR[30]:ADn,
AHB_IF_0/HADDR[30]:ALn,5922
AHB_IF_0/HADDR[30]:CLK,5182
AHB_IF_0/HADDR[30]:D,7341
AHB_IF_0/HADDR[30]:EN,3183
AHB_IF_0/HADDR[30]:LAT,
AHB_IF_0/HADDR[30]:Q,5182
AHB_IF_0/HADDR[30]:SD,
AHB_IF_0/HADDR[30]:SLn,
SPI_Master_0/continue_4_iv_0_a2_0_1:A,6365
SPI_Master_0/continue_4_iv_0_a2_0_1:B,5179
SPI_Master_0/continue_4_iv_0_a2_0_1:C,4978
SPI_Master_0/continue_4_iv_0_a2_0_1:Y,4978
eSRAM_eNVM_RW_0/addr_temp_lm_0[30]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[30]:B,6065
eSRAM_eNVM_RW_0/addr_temp_lm_0[30]:C,4995
eSRAM_eNVM_RW_0/addr_temp_lm_0[30]:Y,3558
AHB_IF_0/HADDR[28]:ADn,
AHB_IF_0/HADDR[28]:ALn,5922
AHB_IF_0/HADDR[28]:CLK,3971
AHB_IF_0/HADDR[28]:D,7341
AHB_IF_0/HADDR[28]:EN,3183
AHB_IF_0/HADDR[28]:LAT,
AHB_IF_0/HADDR[28]:Q,3971
AHB_IF_0/HADDR[28]:SD,
AHB_IF_0/HADDR[28]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SPI_Master_0/count[22]:ADn,
SPI_Master_0/count[22]:ALn,
SPI_Master_0/count[22]:CLK,1389
SPI_Master_0/count[22]:D,4989
SPI_Master_0/count[22]:EN,
SPI_Master_0/count[22]:LAT,
SPI_Master_0/count[22]:Q,1389
SPI_Master_0/count[22]:SD,
SPI_Master_0/count[22]:SLn,
eSRAM_eNVM_RW_0/start_esram_reg2:ADn,
eSRAM_eNVM_RW_0/start_esram_reg2:ALn,5922
eSRAM_eNVM_RW_0/start_esram_reg2:CLK,5154
eSRAM_eNVM_RW_0/start_esram_reg2:D,8617
eSRAM_eNVM_RW_0/start_esram_reg2:EN,
eSRAM_eNVM_RW_0/start_esram_reg2:LAT,
eSRAM_eNVM_RW_0/start_esram_reg2:Q,5154
eSRAM_eNVM_RW_0/start_esram_reg2:SD,
eSRAM_eNVM_RW_0/start_esram_reg2:SLn,
AHB_IF_0/DATAOUT[24]:ADn,
AHB_IF_0/DATAOUT[24]:ALn,5922
AHB_IF_0/DATAOUT[24]:CLK,8625
AHB_IF_0/DATAOUT[24]:D,4891
AHB_IF_0/DATAOUT[24]:EN,3425
AHB_IF_0/DATAOUT[24]:LAT,
AHB_IF_0/DATAOUT[24]:Q,8625
AHB_IF_0/DATAOUT[24]:SD,
AHB_IF_0/DATAOUT[24]:SLn,
PRDATA_obuf[3]/U0/U_IOPAD:D,
PRDATA_obuf[3]/U0/U_IOPAD:E,
PRDATA_obuf[3]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/WRITE_RNO_6:A,3836
eSRAM_eNVM_RW_0/WRITE_RNO_6:B,3741
eSRAM_eNVM_RW_0/WRITE_RNO_6:C,4961
eSRAM_eNVM_RW_0/WRITE_RNO_6:D,4759
eSRAM_eNVM_RW_0/WRITE_RNO_6:Y,3741
MOSI_obuft/U0/U_IOPAD:D,
MOSI_obuft/U0/U_IOPAD:E,
MOSI_obuft/U0/U_IOPAD:PAD,
SPI_Master_0/PWDATA_buf_RNO_0[32]:A,6453
SPI_Master_0/PWDATA_buf_RNO_0[32]:B,6458
SPI_Master_0/PWDATA_buf_RNO_0[32]:C,3620
SPI_Master_0/PWDATA_buf_RNO_0[32]:D,5793
SPI_Master_0/PWDATA_buf_RNO_0[32]:Y,3620
SPI_Master_0/count_0[18]:A,5116
SPI_Master_0/count_0[18]:B,5765
SPI_Master_0/count_0[18]:Y,5116
eSRAM_eNVM_RW_0/data_cry[28]:A,
eSRAM_eNVM_RW_0/data_cry[28]:B,6261
eSRAM_eNVM_RW_0/data_cry[28]:C,
eSRAM_eNVM_RW_0/data_cry[28]:CC,5046
eSRAM_eNVM_RW_0/data_cry[28]:D,
eSRAM_eNVM_RW_0/data_cry[28]:P,
eSRAM_eNVM_RW_0/data_cry[28]:S,5046
eSRAM_eNVM_RW_0/data_cry[28]:UB,
eSRAM_eNVM_RW_0/data_cnt[4]:ADn,
eSRAM_eNVM_RW_0/data_cnt[4]:ALn,5922
eSRAM_eNVM_RW_0/data_cnt[4]:CLK,6262
eSRAM_eNVM_RW_0/data_cnt[4]:D,5100
eSRAM_eNVM_RW_0/data_cnt[4]:EN,4898
eSRAM_eNVM_RW_0/data_cnt[4]:LAT,
eSRAM_eNVM_RW_0/data_cnt[4]:Q,6262
eSRAM_eNVM_RW_0/data_cnt[4]:SD,
eSRAM_eNVM_RW_0/data_cnt[4]:SLn,
eSRAM_eNVM_RW_0/current_state[9]:ADn,
eSRAM_eNVM_RW_0/current_state[9]:ALn,5922
eSRAM_eNVM_RW_0/current_state[9]:CLK,3236
eSRAM_eNVM_RW_0/current_state[9]:D,6082
eSRAM_eNVM_RW_0/current_state[9]:EN,
eSRAM_eNVM_RW_0/current_state[9]:LAT,
eSRAM_eNVM_RW_0/current_state[9]:Q,3236
eSRAM_eNVM_RW_0/current_state[9]:SD,
eSRAM_eNVM_RW_0/current_state[9]:SLn,
eSRAM_eNVM_RW_0/data[1]:ADn,
eSRAM_eNVM_RW_0/data[1]:ALn,5922
eSRAM_eNVM_RW_0/data[1]:CLK,5023
eSRAM_eNVM_RW_0/data[1]:D,4806
eSRAM_eNVM_RW_0/data[1]:EN,3406
eSRAM_eNVM_RW_0/data[1]:LAT,
eSRAM_eNVM_RW_0/data[1]:Q,5023
eSRAM_eNVM_RW_0/data[1]:SD,
eSRAM_eNVM_RW_0/data[1]:SLn,
eSRAM_eNVM_RW_0/data_cry[10]:A,
eSRAM_eNVM_RW_0/data_cry[10]:B,6261
eSRAM_eNVM_RW_0/data_cry[10]:C,
eSRAM_eNVM_RW_0/data_cry[10]:CC,5353
eSRAM_eNVM_RW_0/data_cry[10]:D,
eSRAM_eNVM_RW_0/data_cry[10]:P,
eSRAM_eNVM_RW_0/data_cry[10]:S,5353
eSRAM_eNVM_RW_0/data_cry[10]:UB,
eSRAM_eNVM_RW_0/data_cnt_n0_i_a2:A,5308
eSRAM_eNVM_RW_0/data_cnt_n0_i_a2:B,7498
eSRAM_eNVM_RW_0/data_cnt_n0_i_a2:Y,5308
SPI_Master_0/PWDATA_buf_RNO[17]:A,7616
SPI_Master_0/PWDATA_buf_RNO[17]:B,7526
SPI_Master_0/PWDATA_buf_RNO[17]:C,4707
SPI_Master_0/PWDATA_buf_RNO[17]:D,6878
SPI_Master_0/PWDATA_buf_RNO[17]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4:A,6046
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4:B,4747
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4:C,5972
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4:D,5846
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4:Y,4747
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_21:B,8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_21:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_21:IPB,8459
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_21:IPC,
eSRAM_eNVM_RW_0/data_lm_0[3]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[3]:B,5557
eSRAM_eNVM_RW_0/data_lm_0[3]:Y,4806
SPI_Master_0/un2_count_19:A,1543
SPI_Master_0/un2_count_19:B,1487
SPI_Master_0/un2_count_19:C,1399
SPI_Master_0/un2_count_19:D,1289
SPI_Master_0/un2_count_19:Y,1289
eSRAM_eNVM_RW_0/data[9]:ADn,
eSRAM_eNVM_RW_0/data[9]:ALn,5922
eSRAM_eNVM_RW_0/data[9]:CLK,5348
eSRAM_eNVM_RW_0/data[9]:D,4662
eSRAM_eNVM_RW_0/data[9]:EN,3406
eSRAM_eNVM_RW_0/data[9]:LAT,
eSRAM_eNVM_RW_0/data[9]:Q,5348
eSRAM_eNVM_RW_0/data[9]:SD,
eSRAM_eNVM_RW_0/data[9]:SLn,
AHB_IF_0/ahb_fsm_current_state_ns_0_o2[0]:A,6164
AHB_IF_0/ahb_fsm_current_state_ns_0_o2[0]:B,6089
AHB_IF_0/ahb_fsm_current_state_ns_0_o2[0]:Y,6089
eSRAM_eNVM_RW_0/ram_wdata[4]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[4]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[4]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[4]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[4]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[4]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[4]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[4]:SD,
eSRAM_eNVM_RW_0/ram_wdata[4]:SLn,
PRDATA_obuf[9]/U0/U_IOENFF:A,
PRDATA_obuf[9]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/data_lm_0[25]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[25]:B,5092
eSRAM_eNVM_RW_0/data_lm_0[25]:Y,4806
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:CLK,2788
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:D,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:Q,2788
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[15]:SLn,
eSRAM_eNVM_RW_0/addr_temp[23]:ADn,
eSRAM_eNVM_RW_0/addr_temp[23]:ALn,
eSRAM_eNVM_RW_0/addr_temp[23]:CLK,5517
eSRAM_eNVM_RW_0/addr_temp[23]:D,3558
eSRAM_eNVM_RW_0/addr_temp[23]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[23]:LAT,
eSRAM_eNVM_RW_0/addr_temp[23]:Q,5517
eSRAM_eNVM_RW_0/addr_temp[23]:SD,
eSRAM_eNVM_RW_0/addr_temp[23]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[11]:A,4092
eSRAM_eNVM_RW_0/data_lm_0[11]:B,5281
eSRAM_eNVM_RW_0/data_lm_0[11]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[11]:Y,4092
eSRAM_eNVM_RW_0/data_cry[18]:A,
eSRAM_eNVM_RW_0/data_cry[18]:B,5441
eSRAM_eNVM_RW_0/data_cry[18]:C,
eSRAM_eNVM_RW_0/data_cry[18]:CC,5333
eSRAM_eNVM_RW_0/data_cry[18]:D,
eSRAM_eNVM_RW_0/data_cry[18]:P,5441
eSRAM_eNVM_RW_0/data_cry[18]:S,5333
eSRAM_eNVM_RW_0/data_cry[18]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,4473
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,4473
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_35:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_35:IPENn,
eSRAM_eNVM_RW_0/current_state_ns_0[15]:A,7585
eSRAM_eNVM_RW_0/current_state_ns_0[15]:B,6239
eSRAM_eNVM_RW_0/current_state_ns_0[15]:C,5017
eSRAM_eNVM_RW_0/current_state_ns_0[15]:Y,5017
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,7616
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:D,8625
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,7616
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,7361
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,7256
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,7361
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,7256
AHB_IF_0/HADDR_6[19]:A,7341
AHB_IF_0/HADDR_6[19]:B,7518
AHB_IF_0/HADDR_6[19]:Y,7341
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_35:B,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_35:IPB,
eSRAM_eNVM_RW_0/data_lm_0[12]:A,5500
eSRAM_eNVM_RW_0/data_lm_0[12]:B,5109
eSRAM_eNVM_RW_0/data_lm_0[12]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[12]:Y,4662
eSRAM_eNVM_RW_0/ram_waddr[1]:ADn,
eSRAM_eNVM_RW_0/ram_waddr[1]:ALn,5922
eSRAM_eNVM_RW_0/ram_waddr[1]:CLK,3444
eSRAM_eNVM_RW_0/ram_waddr[1]:D,3748
eSRAM_eNVM_RW_0/ram_waddr[1]:EN,4734
eSRAM_eNVM_RW_0/ram_waddr[1]:LAT,
eSRAM_eNVM_RW_0/ram_waddr[1]:Q,3444
eSRAM_eNVM_RW_0/ram_waddr[1]:SD,
eSRAM_eNVM_RW_0/ram_waddr[1]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[16]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[16]:B,5264
eSRAM_eNVM_RW_0/data_lm_0[16]:Y,4806
AHB_IF_0/HWDATA[6]:ADn,
AHB_IF_0/HWDATA[6]:ALn,5922
AHB_IF_0/HWDATA[6]:CLK,7516
AHB_IF_0/HWDATA[6]:D,8625
AHB_IF_0/HWDATA[6]:EN,3433
AHB_IF_0/HWDATA[6]:LAT,
AHB_IF_0/HWDATA[6]:Q,7516
AHB_IF_0/HWDATA[6]:SD,
AHB_IF_0/HWDATA[6]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_3:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_3:B,5258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_3:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_3:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIDA5A1[0]:A,7114
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIDA5A1[0]:B,4473
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIDA5A1[0]:C,7268
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIDA5A1[0]:D,7157
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIDA5A1[0]:Y,4473
SPI_Master_0/un1_count_s_0_73:A,
SPI_Master_0/un1_count_s_0_73:B,4826
SPI_Master_0/un1_count_s_0_73:C,
SPI_Master_0/un1_count_s_0_73:CC,
SPI_Master_0/un1_count_s_0_73:D,
SPI_Master_0/un1_count_s_0_73:P,4826
SPI_Master_0/un1_count_s_0_73:UB,
eSRAM_eNVM_RW_0/current_state_RNIDPOE[12]:A,3911
eSRAM_eNVM_RW_0/current_state_RNIDPOE[12]:B,3843
eSRAM_eNVM_RW_0/current_state_RNIDPOE[12]:Y,3843
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9E151[0]:A,7105
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9E151[0]:B,4478
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9E151[0]:C,7273
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9E151[0]:D,7162
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9E151[0]:Y,4478
AHB_IF_0/DATAOUT[29]:ADn,
AHB_IF_0/DATAOUT[29]:ALn,5922
AHB_IF_0/DATAOUT[29]:CLK,8625
AHB_IF_0/DATAOUT[29]:D,4891
AHB_IF_0/DATAOUT[29]:EN,3425
AHB_IF_0/DATAOUT[29]:LAT,
AHB_IF_0/DATAOUT[29]:Q,8625
AHB_IF_0/DATAOUT[29]:SD,
AHB_IF_0/DATAOUT[29]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
PRDATA_obuf[19]/U0/U_IOENFF:A,
PRDATA_obuf[19]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2:A,6502
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2:B,6436
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2:C,6325
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2:D,6178
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_2:Y,6178
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_14:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_14:B,5334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_14:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_14:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,4510
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,4510
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_7:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_7:IPENn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,7378
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,7378
AHB_IF_0/HADDR_6[12]:A,7341
AHB_IF_0/HADDR_6[12]:B,7518
AHB_IF_0/HADDR_6[12]:Y,7341
PRDATA_obuf[28]/U0/U_IOPAD:D,
PRDATA_obuf[28]/U0/U_IOPAD:E,
PRDATA_obuf[28]/U0/U_IOPAD:PAD,
SPI_Master_0/count_0[24]:A,5019
SPI_Master_0/count_0[24]:B,5765
SPI_Master_0/count_0[24]:Y,5019
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_6:B,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_6:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_6:IPB,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_6:IPC,
eSRAM_eNVM_RW_0/addr_temp_lm_0[26]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[26]:B,5184
eSRAM_eNVM_RW_0/addr_temp_lm_0[26]:Y,3558
SPI_Master_0/PRDATA[23]:ADn,
SPI_Master_0/PRDATA[23]:ALn,5922
SPI_Master_0/PRDATA[23]:CLK,
SPI_Master_0/PRDATA[23]:D,8617
SPI_Master_0/PRDATA[23]:EN,3476
SPI_Master_0/PRDATA[23]:LAT,
SPI_Master_0/PRDATA[23]:Q,
SPI_Master_0/PRDATA[23]:SD,
SPI_Master_0/PRDATA[23]:SLn,
eSRAM_eNVM_RW_0/addr_temp[26]:ADn,
eSRAM_eNVM_RW_0/addr_temp[26]:ALn,
eSRAM_eNVM_RW_0/addr_temp[26]:CLK,5426
eSRAM_eNVM_RW_0/addr_temp[26]:D,3558
eSRAM_eNVM_RW_0/addr_temp[26]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[26]:LAT,
eSRAM_eNVM_RW_0/addr_temp[26]:Q,5426
eSRAM_eNVM_RW_0/addr_temp[26]:SD,
eSRAM_eNVM_RW_0/addr_temp[26]:SLn,
SPI_Master_0/PRDATA[1]:ADn,
SPI_Master_0/PRDATA[1]:ALn,5922
SPI_Master_0/PRDATA[1]:CLK,
SPI_Master_0/PRDATA[1]:D,8617
SPI_Master_0/PRDATA[1]:EN,3476
SPI_Master_0/PRDATA[1]:LAT,
SPI_Master_0/PRDATA[1]:Q,
SPI_Master_0/PRDATA[1]:SD,
SPI_Master_0/PRDATA[1]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[14]:A,7063
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[14]:B,7218
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[14]:Y,7063
SPI_Master_0/count[5]:ADn,
SPI_Master_0/count[5]:ALn,
SPI_Master_0/count[5]:CLK,1499
SPI_Master_0/count[5]:D,3611
SPI_Master_0/count[5]:EN,
SPI_Master_0/count[5]:LAT,
SPI_Master_0/count[5]:Q,1499
SPI_Master_0/count[5]:SD,
SPI_Master_0/count[5]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_a6_0_o2[6]:A,4982
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_a6_0_o2[6]:B,6188
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_a6_0_o2[6]:C,5950
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_a6_0_o2[6]:Y,4982
SPI_Master_0/count_0[22]:A,4989
SPI_Master_0/count_0[22]:B,5765
SPI_Master_0/count_0[22]:Y,4989
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[9]:A,7373
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[9]:B,7528
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[9]:Y,7373
AHB_IF_0/HADDR_6[26]:A,7341
AHB_IF_0/HADDR_6[26]:B,7518
AHB_IF_0/HADDR_6[26]:Y,7341
SPI_Master_0/un1_count_cry_6:A,
SPI_Master_0/un1_count_cry_6:B,5236
SPI_Master_0/un1_count_cry_6:C,
SPI_Master_0/un1_count_cry_6:CC,5336
SPI_Master_0/un1_count_cry_6:D,
SPI_Master_0/un1_count_cry_6:P,5236
SPI_Master_0/un1_count_cry_6:S,5336
SPI_Master_0/un1_count_cry_6:UB,
eSRAM_eNVM_RW_0/addr_temp_lm_0[23]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[23]:B,5232
eSRAM_eNVM_RW_0/addr_temp_lm_0[23]:Y,3558
PWRITE_ibuf/U0/U_IOINFF:A,
PWRITE_ibuf/U0/U_IOINFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
eSRAM_eNVM_RW_0/ram_wdata[18]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[18]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[18]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[18]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[18]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[18]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[18]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[18]:SD,
eSRAM_eNVM_RW_0/ram_wdata[18]:SLn,
eSRAM_eNVM_RW_0/current_state[6]:ADn,
eSRAM_eNVM_RW_0/current_state[6]:ALn,5922
eSRAM_eNVM_RW_0/current_state[6]:CLK,3630
eSRAM_eNVM_RW_0/current_state[6]:D,4981
eSRAM_eNVM_RW_0/current_state[6]:EN,
eSRAM_eNVM_RW_0/current_state[6]:LAT,
eSRAM_eNVM_RW_0/current_state[6]:Q,3630
eSRAM_eNVM_RW_0/current_state[6]:SD,
eSRAM_eNVM_RW_0/current_state[6]:SLn,
eSRAM_eNVM_RW_0/addr_temp[15]:ADn,
eSRAM_eNVM_RW_0/addr_temp[15]:ALn,
eSRAM_eNVM_RW_0/addr_temp[15]:CLK,5192
eSRAM_eNVM_RW_0/addr_temp[15]:D,3294
eSRAM_eNVM_RW_0/addr_temp[15]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[15]:LAT,
eSRAM_eNVM_RW_0/addr_temp[15]:Q,5192
eSRAM_eNVM_RW_0/addr_temp[15]:SD,
eSRAM_eNVM_RW_0/addr_temp[15]:SLn,
RD_obuf[4]/U0/U_IOENFF:A,
RD_obuf[4]/U0/U_IOENFF:Y,
SPI_Master_0/count[4]:ADn,
SPI_Master_0/count[4]:ALn,
SPI_Master_0/count[4]:CLK,1401
SPI_Master_0/count[4]:D,3611
SPI_Master_0/count[4]:EN,
SPI_Master_0/count[4]:LAT,
SPI_Master_0/count[4]:Q,1401
SPI_Master_0/count[4]:SD,
SPI_Master_0/count[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
AHB_IF_0/ahb_fsm_current_state[6]:ADn,
AHB_IF_0/ahb_fsm_current_state[6]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[6]:CLK,6164
AHB_IF_0/ahb_fsm_current_state[6]:D,8594
AHB_IF_0/ahb_fsm_current_state[6]:EN,3663
AHB_IF_0/ahb_fsm_current_state[6]:LAT,
AHB_IF_0/ahb_fsm_current_state[6]:Q,6164
AHB_IF_0/ahb_fsm_current_state[6]:SD,
AHB_IF_0/ahb_fsm_current_state[6]:SLn,
SPI_Master_0/PWDATA_buf[10]:ADn,
SPI_Master_0/PWDATA_buf[10]:ALn,
SPI_Master_0/PWDATA_buf[10]:CLK,7526
SPI_Master_0/PWDATA_buf[10]:D,4707
SPI_Master_0/PWDATA_buf[10]:EN,2112
SPI_Master_0/PWDATA_buf[10]:LAT,
SPI_Master_0/PWDATA_buf[10]:Q,7526
SPI_Master_0/PWDATA_buf[10]:SD,
SPI_Master_0/PWDATA_buf[10]:SLn,
SPI_Master_0/PRDATA[9]:ADn,
SPI_Master_0/PRDATA[9]:ALn,5922
SPI_Master_0/PRDATA[9]:CLK,
SPI_Master_0/PRDATA[9]:D,8617
SPI_Master_0/PRDATA[9]:EN,3476
SPI_Master_0/PRDATA[9]:LAT,
SPI_Master_0/PRDATA[9]:Q,
SPI_Master_0/PRDATA[9]:SD,
SPI_Master_0/PRDATA[9]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
eSRAM_eNVM_RW_0/ram_wdata[8]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[8]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[8]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[8]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[8]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[8]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[8]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[8]:SD,
eSRAM_eNVM_RW_0/ram_wdata[8]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[12]:A,7484
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[12]:B,7440
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[12]:C,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[12]:D,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[12]:Y,5050
SPI_Master_0/PWDATA_buf[0]:ADn,
SPI_Master_0/PWDATA_buf[0]:ALn,
SPI_Master_0/PWDATA_buf[0]:CLK,7526
SPI_Master_0/PWDATA_buf[0]:D,4707
SPI_Master_0/PWDATA_buf[0]:EN,2112
SPI_Master_0/PWDATA_buf[0]:LAT,
SPI_Master_0/PWDATA_buf[0]:Q,7526
SPI_Master_0/PWDATA_buf[0]:SD,
SPI_Master_0/PWDATA_buf[0]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_8:A,2788
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_8:B,2697
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_8:C,2644
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_8:D,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_8:Y,2552
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_4:A,7616
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_4:B,7526
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_4:C,7467
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_4:Y,7467
SPI_Master_0/un1_count_cry_18:A,
SPI_Master_0/un1_count_cry_18:B,5455
SPI_Master_0/un1_count_cry_18:C,
SPI_Master_0/un1_count_cry_18:CC,5116
SPI_Master_0/un1_count_cry_18:D,
SPI_Master_0/un1_count_cry_18:P,5455
SPI_Master_0/un1_count_cry_18:S,5116
SPI_Master_0/un1_count_cry_18:UB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_2:EN,
eSRAM_eNVM_RW_0/data_cry[7]:A,
eSRAM_eNVM_RW_0/data_cry[7]:B,5282
eSRAM_eNVM_RW_0/data_cry[7]:C,
eSRAM_eNVM_RW_0/data_cry[7]:CC,5409
eSRAM_eNVM_RW_0/data_cry[7]:D,
eSRAM_eNVM_RW_0/data_cry[7]:P,5282
eSRAM_eNVM_RW_0/data_cry[7]:S,5409
eSRAM_eNVM_RW_0/data_cry[7]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_22:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_22:B,5256
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_22:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_22:Y,4891
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:CLK,8625
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:D,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:EN,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:Q,8625
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:SD,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_q1:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
AHB_IF_0/HADDR_6[18]:A,7341
AHB_IF_0/HADDR_6[18]:B,7518
AHB_IF_0/HADDR_6[18]:Y,7341
AHB_IF_0/HADDR_6[13]:A,7341
AHB_IF_0/HADDR_6[13]:B,7518
AHB_IF_0/HADDR_6[13]:Y,7341
start_esram_ibuf/U0/U_IOINFF:A,
start_esram_ibuf/U0/U_IOINFF:Y,
SPI_Master_0/continue_0_sqmuxa_i_o2:A,3473
SPI_Master_0/continue_0_sqmuxa_i_o2:B,5517
SPI_Master_0/continue_0_sqmuxa_i_o2:C,3329
SPI_Master_0/continue_0_sqmuxa_i_o2:Y,3329
PRDATA_obuf[15]/U0/U_IOPAD:D,
PRDATA_obuf[15]/U0/U_IOPAD:E,
PRDATA_obuf[15]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_8:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_8:B,5353
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_8:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_8:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SPI_Master_0/PWDATA_buf_RNO[33]:A,4851
SPI_Master_0/PWDATA_buf_RNO[33]:B,3620
SPI_Master_0/PWDATA_buf_RNO[33]:C,7475
SPI_Master_0/PWDATA_buf_RNO[33]:D,6878
SPI_Master_0/PWDATA_buf_RNO[33]:Y,3620
SPI_Master_0/count_0[13]:A,5168
SPI_Master_0/count_0[13]:B,5765
SPI_Master_0/count_0[13]:Y,5168
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[22]:A,7290
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[22]:B,7445
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[22]:Y,7290
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,7240
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,7240
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0[0]:A,6253
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0[0]:B,6181
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0[0]:C,4987
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0[0]:D,4738
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0[0]:Y,4738
eSRAM_eNVM_RW_0/addr_temp_cry[6]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[6]:B,6359
eSRAM_eNVM_RW_0/addr_temp_cry[6]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[6]:CC,5575
eSRAM_eNVM_RW_0/addr_temp_cry[6]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[6]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[6]:S,5575
eSRAM_eNVM_RW_0/addr_temp_cry[6]:UB,
SPI_Master_0/PWDATA_buf_RNO[11]:A,7616
SPI_Master_0/PWDATA_buf_RNO[11]:B,7526
SPI_Master_0/PWDATA_buf_RNO[11]:C,4707
SPI_Master_0/PWDATA_buf_RNO[11]:D,6878
SPI_Master_0/PWDATA_buf_RNO[11]:Y,4707
SPI_Master_0/clk_toggles_r_RNO[6]:A,
SPI_Master_0/clk_toggles_r_RNO[6]:B,6320
SPI_Master_0/clk_toggles_r_RNO[6]:C,
SPI_Master_0/clk_toggles_r_RNO[6]:CC,1708
SPI_Master_0/clk_toggles_r_RNO[6]:D,
SPI_Master_0/clk_toggles_r_RNO[6]:P,
SPI_Master_0/clk_toggles_r_RNO[6]:S,1708
SPI_Master_0/clk_toggles_r_RNO[6]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
AHB_IF_0/HADDR[2]:ADn,
AHB_IF_0/HADDR[2]:ALn,5922
AHB_IF_0/HADDR[2]:CLK,7326
AHB_IF_0/HADDR[2]:D,7341
AHB_IF_0/HADDR[2]:EN,3183
AHB_IF_0/HADDR[2]:LAT,
AHB_IF_0/HADDR[2]:Q,7326
AHB_IF_0/HADDR[2]:SD,
AHB_IF_0/HADDR[2]:SLn,
SPI_Master_0/un1_count_cry_20:A,
SPI_Master_0/un1_count_cry_20:B,5543
SPI_Master_0/un1_count_cry_20:C,
SPI_Master_0/un1_count_cry_20:CC,5159
SPI_Master_0/un1_count_cry_20:D,
SPI_Master_0/un1_count_cry_20:P,5543
SPI_Master_0/un1_count_cry_20:S,5159
SPI_Master_0/un1_count_cry_20:UB,
eSRAM_eNVM_RW_0/envm_release_reg_RNI8QJR:A,3586
eSRAM_eNVM_RW_0/envm_release_reg_RNI8QJR:B,3464
eSRAM_eNVM_RW_0/envm_release_reg_RNI8QJR:C,3395
eSRAM_eNVM_RW_0/envm_release_reg_RNI8QJR:D,3275
eSRAM_eNVM_RW_0/envm_release_reg_RNI8QJR:Y,3275
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:CLK,6687
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:Q,6687
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[13]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,7334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,7334
eSRAM_eNVM_RW_0/data_cnt[0]:ADn,
eSRAM_eNVM_RW_0/data_cnt[0]:ALn,5922
eSRAM_eNVM_RW_0/data_cnt[0]:CLK,4919
eSRAM_eNVM_RW_0/data_cnt[0]:D,5308
eSRAM_eNVM_RW_0/data_cnt[0]:EN,4898
eSRAM_eNVM_RW_0/data_cnt[0]:LAT,
eSRAM_eNVM_RW_0/data_cnt[0]:Q,4919
eSRAM_eNVM_RW_0/data_cnt[0]:SD,
eSRAM_eNVM_RW_0/data_cnt[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,7345
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,7345
eSRAM_eNVM_RW_0/addr_temp[13]:ADn,
eSRAM_eNVM_RW_0/addr_temp[13]:ALn,
eSRAM_eNVM_RW_0/addr_temp[13]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[13]:D,3558
eSRAM_eNVM_RW_0/addr_temp[13]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[13]:LAT,
eSRAM_eNVM_RW_0/addr_temp[13]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[13]:SD,
eSRAM_eNVM_RW_0/addr_temp[13]:SLn,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_0:A,6060
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_0:B,4851
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_0:C,6091
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_0:D,5945
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_0:Y,4851
SPI_Master_0/count_0[27]:A,4973
SPI_Master_0/count_0[27]:B,5765
SPI_Master_0/count_0[27]:Y,4973
eSRAM_eNVM_RW_0/addr_temp_cry[9]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[9]:B,5233
eSRAM_eNVM_RW_0/addr_temp_cry[9]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[9]:CC,5409
eSRAM_eNVM_RW_0/addr_temp_cry[9]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[9]:P,5233
eSRAM_eNVM_RW_0/addr_temp_cry[9]:S,5409
eSRAM_eNVM_RW_0/addr_temp_cry[9]:UB,
AHB_IF_0/HWDATA_int[29]:ADn,
AHB_IF_0/HWDATA_int[29]:ALn,
AHB_IF_0/HWDATA_int[29]:CLK,8625
AHB_IF_0/HWDATA_int[29]:D,8617
AHB_IF_0/HWDATA_int[29]:EN,6922
AHB_IF_0/HWDATA_int[29]:LAT,
AHB_IF_0/HWDATA_int[29]:Q,8625
AHB_IF_0/HWDATA_int[29]:SD,
AHB_IF_0/HWDATA_int[29]:SLn,
SPI_Master_0/PRDATA[30]:ADn,
SPI_Master_0/PRDATA[30]:ALn,5922
SPI_Master_0/PRDATA[30]:CLK,
SPI_Master_0/PRDATA[30]:D,8617
SPI_Master_0/PRDATA[30]:EN,3476
SPI_Master_0/PRDATA[30]:LAT,
SPI_Master_0/PRDATA[30]:Q,
SPI_Master_0/PRDATA[30]:SD,
SPI_Master_0/PRDATA[30]:SLn,
eSRAM_eNVM_RW_0/current_state[7]:ADn,
eSRAM_eNVM_RW_0/current_state[7]:ALn,5922
eSRAM_eNVM_RW_0/current_state[7]:CLK,3414
eSRAM_eNVM_RW_0/current_state[7]:D,4952
eSRAM_eNVM_RW_0/current_state[7]:EN,
eSRAM_eNVM_RW_0/current_state[7]:LAT,
eSRAM_eNVM_RW_0/current_state[7]:Q,3414
eSRAM_eNVM_RW_0/current_state[7]:SD,
eSRAM_eNVM_RW_0/current_state[7]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,7374
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,7374
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[10]:A,7484
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[10]:B,7440
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[10]:C,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[10]:D,7325
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[10]:Y,5036
PRDATA_obuf[6]/U0/U_IOENFF:A,
PRDATA_obuf[6]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/addr_temp_cry[26]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[26]:B,5426
eSRAM_eNVM_RW_0/addr_temp_cry[26]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[26]:CC,5184
eSRAM_eNVM_RW_0/addr_temp_cry[26]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[26]:P,5426
eSRAM_eNVM_RW_0/addr_temp_cry[26]:S,5184
eSRAM_eNVM_RW_0/addr_temp_cry[26]:UB,
AHB_IF_0/ahb_fsm_current_state[1]:ADn,
AHB_IF_0/ahb_fsm_current_state[1]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[1]:CLK,5070
AHB_IF_0/ahb_fsm_current_state[1]:D,7341
AHB_IF_0/ahb_fsm_current_state[1]:EN,
AHB_IF_0/ahb_fsm_current_state[1]:LAT,
AHB_IF_0/ahb_fsm_current_state[1]:Q,5070
AHB_IF_0/ahb_fsm_current_state[1]:SD,
AHB_IF_0/ahb_fsm_current_state[1]:SLn,
RD_obuf[3]/U0/U_IOPAD:D,
RD_obuf[3]/U0/U_IOPAD:E,
RD_obuf[3]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SPI_Master_0/PRDATA[4]:ADn,
SPI_Master_0/PRDATA[4]:ALn,5922
SPI_Master_0/PRDATA[4]:CLK,
SPI_Master_0/PRDATA[4]:D,8617
SPI_Master_0/PRDATA[4]:EN,3476
SPI_Master_0/PRDATA[4]:LAT,
SPI_Master_0/PRDATA[4]:Q,
SPI_Master_0/PRDATA[4]:SD,
SPI_Master_0/PRDATA[4]:SLn,
SPI_Master_0/clk_toggles[2]:ADn,
SPI_Master_0/clk_toggles[2]:ALn,
SPI_Master_0/clk_toggles[2]:CLK,4047
SPI_Master_0/clk_toggles[2]:D,2204
SPI_Master_0/clk_toggles[2]:EN,
SPI_Master_0/clk_toggles[2]:LAT,
SPI_Master_0/clk_toggles[2]:Q,4047
SPI_Master_0/clk_toggles[2]:SD,
SPI_Master_0/clk_toggles[2]:SLn,
SPI_Master_0/PWDATA_buf_RNO[34]:A,4851
SPI_Master_0/PWDATA_buf_RNO[34]:B,3620
SPI_Master_0/PWDATA_buf_RNO[34]:C,7475
SPI_Master_0/PWDATA_buf_RNO[34]:D,6878
SPI_Master_0/PWDATA_buf_RNO[34]:Y,3620
SPI_Master_0/un2_count_23:A,1499
SPI_Master_0/un2_count_23:B,1401
SPI_Master_0/un2_count_23:C,1350
SPI_Master_0/un2_count_23:D,1191
SPI_Master_0/un2_count_23:Y,1191
AHB_IF_0/HWDATA[23]:ADn,
AHB_IF_0/HWDATA[23]:ALn,5922
AHB_IF_0/HWDATA[23]:CLK,7533
AHB_IF_0/HWDATA[23]:D,8625
AHB_IF_0/HWDATA[23]:EN,3433
AHB_IF_0/HWDATA[23]:LAT,
AHB_IF_0/HWDATA[23]:Q,7533
AHB_IF_0/HWDATA[23]:SD,
AHB_IF_0/HWDATA[23]:SLn,
SPI_Master_0/slv_select[4]:ADn,
SPI_Master_0/slv_select[4]:ALn,
SPI_Master_0/slv_select[4]:CLK,6458
SPI_Master_0/slv_select[4]:D,8594
SPI_Master_0/slv_select[4]:EN,6755
SPI_Master_0/slv_select[4]:LAT,
SPI_Master_0/slv_select[4]:Q,6458
SPI_Master_0/slv_select[4]:SD,
SPI_Master_0/slv_select[4]:SLn,
PRDATA_obuf[18]/U0/U_IOOUTFF:A,
PRDATA_obuf[18]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/addr_temp[16]:ADn,
eSRAM_eNVM_RW_0/addr_temp[16]:ALn,
eSRAM_eNVM_RW_0/addr_temp[16]:CLK,5408
eSRAM_eNVM_RW_0/addr_temp[16]:D,3294
eSRAM_eNVM_RW_0/addr_temp[16]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[16]:LAT,
eSRAM_eNVM_RW_0/addr_temp[16]:Q,5408
eSRAM_eNVM_RW_0/addr_temp[16]:SD,
eSRAM_eNVM_RW_0/addr_temp[16]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_3:B,8484
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_3:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_3:IPB,8484
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_3:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_12:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_12:B,5181
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_12:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_12:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
AHB_IF_0/HWDATA[27]:ADn,
AHB_IF_0/HWDATA[27]:ALn,5922
AHB_IF_0/HWDATA[27]:CLK,7423
AHB_IF_0/HWDATA[27]:D,8625
AHB_IF_0/HWDATA[27]:EN,3433
AHB_IF_0/HWDATA[27]:LAT,
AHB_IF_0/HWDATA[27]:Q,7423
AHB_IF_0/HWDATA[27]:SD,
AHB_IF_0/HWDATA[27]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_24:B,8453
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_24:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_24:IPB,8453
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_24:IPC,
AHB_IF_0/HWDATA_int[9]:ADn,
AHB_IF_0/HWDATA_int[9]:ALn,
AHB_IF_0/HWDATA_int[9]:CLK,8625
AHB_IF_0/HWDATA_int[9]:D,8617
AHB_IF_0/HWDATA_int[9]:EN,6922
AHB_IF_0/HWDATA_int[9]:LAT,
AHB_IF_0/HWDATA_int[9]:Q,8625
AHB_IF_0/HWDATA_int[9]:SD,
AHB_IF_0/HWDATA_int[9]:SLn,
SPI_Master_0/PRDATA_buf[13]:ADn,
SPI_Master_0/PRDATA_buf[13]:ALn,
SPI_Master_0/PRDATA_buf[13]:CLK,8617
SPI_Master_0/PRDATA_buf[13]:D,8617
SPI_Master_0/PRDATA_buf[13]:EN,3329
SPI_Master_0/PRDATA_buf[13]:LAT,
SPI_Master_0/PRDATA_buf[13]:Q,8617
SPI_Master_0/PRDATA_buf[13]:SD,
SPI_Master_0/PRDATA_buf[13]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SPI_Master_0/PRDATA_buf[20]:ADn,
SPI_Master_0/PRDATA_buf[20]:ALn,
SPI_Master_0/PRDATA_buf[20]:CLK,8617
SPI_Master_0/PRDATA_buf[20]:D,8617
SPI_Master_0/PRDATA_buf[20]:EN,3329
SPI_Master_0/PRDATA_buf[20]:LAT,
SPI_Master_0/PRDATA_buf[20]:Q,8617
SPI_Master_0/PRDATA_buf[20]:SD,
SPI_Master_0/PRDATA_buf[20]:SLn,
eSRAM_eNVM_RW_0/data_cry[6]:A,
eSRAM_eNVM_RW_0/data_cry[6]:B,5223
eSRAM_eNVM_RW_0/data_cry[6]:C,
eSRAM_eNVM_RW_0/data_cry[6]:CC,5615
eSRAM_eNVM_RW_0/data_cry[6]:D,
eSRAM_eNVM_RW_0/data_cry[6]:P,5223
eSRAM_eNVM_RW_0/data_cry[6]:S,5615
eSRAM_eNVM_RW_0/data_cry[6]:UB,
SPI_Master_0/un1_count_cry_7:A,
SPI_Master_0/un1_count_cry_7:B,5332
SPI_Master_0/un1_count_cry_7:C,
SPI_Master_0/un1_count_cry_7:CC,5264
SPI_Master_0/un1_count_cry_7:D,
SPI_Master_0/un1_count_cry_7:P,5332
SPI_Master_0/un1_count_cry_7:S,5264
SPI_Master_0/un1_count_cry_7:UB,
eSRAM_eNVM_RW_0/ram_wdata[19]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[19]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[19]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[19]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[19]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[19]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[19]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[19]:SD,
eSRAM_eNVM_RW_0/ram_wdata[19]:SLn,
AHB_IF_0/HWDATA_int[13]:ADn,
AHB_IF_0/HWDATA_int[13]:ALn,
AHB_IF_0/HWDATA_int[13]:CLK,8625
AHB_IF_0/HWDATA_int[13]:D,8617
AHB_IF_0/HWDATA_int[13]:EN,6922
AHB_IF_0/HWDATA_int[13]:LAT,
AHB_IF_0/HWDATA_int[13]:Q,8625
AHB_IF_0/HWDATA_int[13]:SD,
AHB_IF_0/HWDATA_int[13]:SLn,
eSRAM_eNVM_RW_0/addr_temp[5]:ADn,
eSRAM_eNVM_RW_0/addr_temp[5]:ALn,
eSRAM_eNVM_RW_0/addr_temp[5]:CLK,5160
eSRAM_eNVM_RW_0/addr_temp[5]:D,3414
eSRAM_eNVM_RW_0/addr_temp[5]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[5]:LAT,
eSRAM_eNVM_RW_0/addr_temp[5]:Q,5160
eSRAM_eNVM_RW_0/addr_temp[5]:SD,
eSRAM_eNVM_RW_0/addr_temp[5]:SLn,
PRDATA_obuf[17]/U0/U_IOOUTFF:A,
PRDATA_obuf[17]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data[16]:ADn,
eSRAM_eNVM_RW_0/data[16]:ALn,5922
eSRAM_eNVM_RW_0/data[16]:CLK,6261
eSRAM_eNVM_RW_0/data[16]:D,4806
eSRAM_eNVM_RW_0/data[16]:EN,3406
eSRAM_eNVM_RW_0/data[16]:LAT,
eSRAM_eNVM_RW_0/data[16]:Q,6261
eSRAM_eNVM_RW_0/data[16]:SD,
eSRAM_eNVM_RW_0/data[16]:SLn,
AHB_IF_0/AHB_BUSY:ADn,
AHB_IF_0/AHB_BUSY:ALn,5922
AHB_IF_0/AHB_BUSY:CLK,3235
AHB_IF_0/AHB_BUSY:D,3797
AHB_IF_0/AHB_BUSY:EN,6089
AHB_IF_0/AHB_BUSY:LAT,
AHB_IF_0/AHB_BUSY:Q,3235
AHB_IF_0/AHB_BUSY:SD,
AHB_IF_0/AHB_BUSY:SLn,
AHB_IF_0/HWDATA_int[28]:ADn,
AHB_IF_0/HWDATA_int[28]:ALn,
AHB_IF_0/HWDATA_int[28]:CLK,8625
AHB_IF_0/HWDATA_int[28]:D,8617
AHB_IF_0/HWDATA_int[28]:EN,6922
AHB_IF_0/HWDATA_int[28]:LAT,
AHB_IF_0/HWDATA_int[28]:Q,8625
AHB_IF_0/HWDATA_int[28]:SD,
AHB_IF_0/HWDATA_int[28]:SLn,
SPI_Master_0/PWDATA_buf_RNO_0[36]:A,6477
SPI_Master_0/PWDATA_buf_RNO_0[36]:B,6458
SPI_Master_0/PWDATA_buf_RNO_0[36]:C,3620
SPI_Master_0/PWDATA_buf_RNO_0[36]:D,5793
SPI_Master_0/PWDATA_buf_RNO_0[36]:Y,3620
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_RNI2KC11:A,2534
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_RNI2KC11:B,3151
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_RNI2KC11:C,4790
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_RNI2KC11:D,4649
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2_RNI2KC11:Y,2534
SPI_Master_0/count[12]:ADn,
SPI_Master_0/count[12]:ALn,
SPI_Master_0/count[12]:CLK,962
SPI_Master_0/count[12]:D,5237
SPI_Master_0/count[12]:EN,
SPI_Master_0/count[12]:LAT,
SPI_Master_0/count[12]:Q,962
SPI_Master_0/count[12]:SD,
SPI_Master_0/count[12]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[17]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[17]:B,5347
eSRAM_eNVM_RW_0/addr_temp_lm_0[17]:C,5058
eSRAM_eNVM_RW_0/addr_temp_lm_0[17]:D,3294
eSRAM_eNVM_RW_0/addr_temp_lm_0[17]:Y,3294
eSRAM_eNVM_RW_0/addr_temp_cry[14]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[14]:B,5251
eSRAM_eNVM_RW_0/addr_temp_cry[14]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[14]:CC,5402
eSRAM_eNVM_RW_0/addr_temp_cry[14]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[14]:P,5251
eSRAM_eNVM_RW_0/addr_temp_cry[14]:S,5402
eSRAM_eNVM_RW_0/addr_temp_cry[14]:UB,
eSRAM_eNVM_RW_0/data_cnt_n2_i_o2:A,4919
eSRAM_eNVM_RW_0/data_cnt_n2_i_o2:B,4871
eSRAM_eNVM_RW_0/data_cnt_n2_i_o2:Y,4871
eSRAM_eNVM_RW_0/current_state[12]:ADn,
eSRAM_eNVM_RW_0/current_state[12]:ALn,5922
eSRAM_eNVM_RW_0/current_state[12]:CLK,3377
eSRAM_eNVM_RW_0/current_state[12]:D,4952
eSRAM_eNVM_RW_0/current_state[12]:EN,
eSRAM_eNVM_RW_0/current_state[12]:LAT,
eSRAM_eNVM_RW_0/current_state[12]:Q,3377
eSRAM_eNVM_RW_0/current_state[12]:SD,
eSRAM_eNVM_RW_0/current_state[12]:SLn,
eSRAM_eNVM_RW_0/WRITE_RNO_2:A,6304
eSRAM_eNVM_RW_0/WRITE_RNO_2:B,5142
eSRAM_eNVM_RW_0/WRITE_RNO_2:C,5004
eSRAM_eNVM_RW_0/WRITE_RNO_2:D,5025
eSRAM_eNVM_RW_0/WRITE_RNO_2:Y,5004
eSRAM_eNVM_RW_0/data[2]:ADn,
eSRAM_eNVM_RW_0/data[2]:ALn,5922
eSRAM_eNVM_RW_0/data[2]:CLK,5239
eSRAM_eNVM_RW_0/data[2]:D,4806
eSRAM_eNVM_RW_0/data[2]:EN,3406
eSRAM_eNVM_RW_0/data[2]:LAT,
eSRAM_eNVM_RW_0/data[2]:Q,5239
eSRAM_eNVM_RW_0/data[2]:SD,
eSRAM_eNVM_RW_0/data[2]:SLn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:ALn,8508
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:CLK,8457
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:D,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:EN,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:Q,8457
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:SD,
eSRAM_eNVM_access_0/CORERESETP_0/RESET_N_F2M_int:SLn,
SPI_Master_0/command[0]:ADn,
SPI_Master_0/command[0]:ALn,
SPI_Master_0/command[0]:CLK,7475
SPI_Master_0/command[0]:D,
SPI_Master_0/command[0]:EN,6755
SPI_Master_0/command[0]:LAT,
SPI_Master_0/command[0]:Q,7475
SPI_Master_0/command[0]:SD,
SPI_Master_0/command[0]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[20]:A,5216
eSRAM_eNVM_RW_0/data_lm_0[20]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[20]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[20]:Y,4750
SPI_Master_0/un1_count_s_0_73_CC_0:CC[0],
SPI_Master_0/un1_count_s_0_73_CC_0:CC[10],5279
SPI_Master_0/un1_count_s_0_73_CC_0:CC[11],5208
SPI_Master_0/un1_count_s_0_73_CC_0:CC[1],5829
SPI_Master_0/un1_count_s_0_73_CC_0:CC[2],5606
SPI_Master_0/un1_count_s_0_73_CC_0:CC[3],5433
SPI_Master_0/un1_count_s_0_73_CC_0:CC[4],5353
SPI_Master_0/un1_count_s_0_73_CC_0:CC[5],5145
SPI_Master_0/un1_count_s_0_73_CC_0:CC[6],5293
SPI_Master_0/un1_count_s_0_73_CC_0:CC[7],5336
SPI_Master_0/un1_count_s_0_73_CC_0:CC[8],5264
SPI_Master_0/un1_count_s_0_73_CC_0:CC[9],5379
SPI_Master_0/un1_count_s_0_73_CC_0:CI,
SPI_Master_0/un1_count_s_0_73_CC_0:CO,4826
SPI_Master_0/un1_count_s_0_73_CC_0:P[0],4826
SPI_Master_0/un1_count_s_0_73_CC_0:P[10],
SPI_Master_0/un1_count_s_0_73_CC_0:P[11],
SPI_Master_0/un1_count_s_0_73_CC_0:P[1],4997
SPI_Master_0/un1_count_s_0_73_CC_0:P[2],5212
SPI_Master_0/un1_count_s_0_73_CC_0:P[3],5183
SPI_Master_0/un1_count_s_0_73_CC_0:P[4],
SPI_Master_0/un1_count_s_0_73_CC_0:P[5],
SPI_Master_0/un1_count_s_0_73_CC_0:P[6],5209
SPI_Master_0/un1_count_s_0_73_CC_0:P[7],5236
SPI_Master_0/un1_count_s_0_73_CC_0:P[8],5332
SPI_Master_0/un1_count_s_0_73_CC_0:P[9],5324
SPI_Master_0/un1_count_s_0_73_CC_0:UB[0],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[10],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[11],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[1],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[2],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[3],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[4],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[5],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[6],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[7],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[8],
SPI_Master_0/un1_count_s_0_73_CC_0:UB[9],
SPI_Master_0/PRDATA_buf[6]:ADn,
SPI_Master_0/PRDATA_buf[6]:ALn,
SPI_Master_0/PRDATA_buf[6]:CLK,8617
SPI_Master_0/PRDATA_buf[6]:D,8617
SPI_Master_0/PRDATA_buf[6]:EN,3329
SPI_Master_0/PRDATA_buf[6]:LAT,
SPI_Master_0/PRDATA_buf[6]:Q,8617
SPI_Master_0/PRDATA_buf[6]:SD,
SPI_Master_0/PRDATA_buf[6]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,7239
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,7329
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,7239
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,7329
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:CLK,7240
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:Q,7240
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[24]:SLn,
AHB_IF_0/ahb_fsm_current_state[2]:ADn,
AHB_IF_0/ahb_fsm_current_state[2]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[2]:CLK,4832
AHB_IF_0/ahb_fsm_current_state[2]:D,3648
AHB_IF_0/ahb_fsm_current_state[2]:EN,
AHB_IF_0/ahb_fsm_current_state[2]:LAT,
AHB_IF_0/ahb_fsm_current_state[2]:Q,4832
AHB_IF_0/ahb_fsm_current_state[2]:SD,
AHB_IF_0/ahb_fsm_current_state[2]:SLn,
PRDATA_obuf[8]/U0/U_IOENFF:A,
PRDATA_obuf[8]/U0/U_IOENFF:Y,
AHB_IF_0/HWDATA_int[6]:ADn,
AHB_IF_0/HWDATA_int[6]:ALn,
AHB_IF_0/HWDATA_int[6]:CLK,8625
AHB_IF_0/HWDATA_int[6]:D,8617
AHB_IF_0/HWDATA_int[6]:EN,6922
AHB_IF_0/HWDATA_int[6]:LAT,
AHB_IF_0/HWDATA_int[6]:Q,8625
AHB_IF_0/HWDATA_int[6]:SD,
AHB_IF_0/HWDATA_int[6]:SLn,
SPI_Master_0/count_0[7]:A,5264
SPI_Master_0/count_0[7]:B,5765
SPI_Master_0/count_0[7]:Y,5264
SPI_Master_0/PWDATA_buf[12]:ADn,
SPI_Master_0/PWDATA_buf[12]:ALn,
SPI_Master_0/PWDATA_buf[12]:CLK,7526
SPI_Master_0/PWDATA_buf[12]:D,4707
SPI_Master_0/PWDATA_buf[12]:EN,2112
SPI_Master_0/PWDATA_buf[12]:LAT,
SPI_Master_0/PWDATA_buf[12]:Q,7526
SPI_Master_0/PWDATA_buf[12]:SD,
SPI_Master_0/PWDATA_buf[12]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SPI_Master_0/PRDATA[31]:ADn,
SPI_Master_0/PRDATA[31]:ALn,5922
SPI_Master_0/PRDATA[31]:CLK,
SPI_Master_0/PRDATA[31]:D,8625
SPI_Master_0/PRDATA[31]:EN,3476
SPI_Master_0/PRDATA[31]:LAT,
SPI_Master_0/PRDATA[31]:Q,
SPI_Master_0/PRDATA[31]:SD,
SPI_Master_0/PRDATA[31]:SLn,
AHB_IF_0/HADDR_6[24]:A,7341
AHB_IF_0/HADDR_6[24]:B,7518
AHB_IF_0/HADDR_6[24]:Y,7341
AHB_IF_0/HADDR[29]:ADn,
AHB_IF_0/HADDR[29]:ALn,5922
AHB_IF_0/HADDR[29]:CLK,6070
AHB_IF_0/HADDR[29]:D,7341
AHB_IF_0/HADDR[29]:EN,3183
AHB_IF_0/HADDR[29]:LAT,
AHB_IF_0/HADDR[29]:Q,6070
AHB_IF_0/HADDR[29]:SD,
AHB_IF_0/HADDR[29]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_18:B,8434
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_18:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_18:IPB,8434
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_18:IPC,
SPI_Master_0/PWDATA_buf_RNO[8]:A,7616
SPI_Master_0/PWDATA_buf_RNO[8]:B,7526
SPI_Master_0/PWDATA_buf_RNO[8]:C,4707
SPI_Master_0/PWDATA_buf_RNO[8]:D,6878
SPI_Master_0/PWDATA_buf_RNO[8]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SPI_Master_0/CLKOUT_cl_1_u_0_0_1:A,6501
SPI_Master_0/CLKOUT_cl_1_u_0_0_1:B,5977
SPI_Master_0/CLKOUT_cl_1_u_0_0_1:C,3887
SPI_Master_0/CLKOUT_cl_1_u_0_0_1:D,2549
SPI_Master_0/CLKOUT_cl_1_u_0_0_1:Y,2549
eSRAM_eNVM_RW_0/addr_temp_lm_0_1_0[2]:A,3889
eSRAM_eNVM_RW_0/addr_temp_lm_0_1_0[2]:B,4859
eSRAM_eNVM_RW_0/addr_temp_lm_0_1_0[2]:Y,3889
SPI_Master_0/PRDATA[22]:ADn,
SPI_Master_0/PRDATA[22]:ALn,5922
SPI_Master_0/PRDATA[22]:CLK,
SPI_Master_0/PRDATA[22]:D,8617
SPI_Master_0/PRDATA[22]:EN,3476
SPI_Master_0/PRDATA[22]:LAT,
SPI_Master_0/PRDATA[22]:Q,
SPI_Master_0/PRDATA[22]:SD,
SPI_Master_0/PRDATA[22]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0_0[12]:A,7569
eSRAM_eNVM_RW_0/current_state_ns_0_0[12]:B,7448
eSRAM_eNVM_RW_0/current_state_ns_0_0[12]:C,7195
eSRAM_eNVM_RW_0/current_state_ns_0_0[12]:D,4952
eSRAM_eNVM_RW_0/current_state_ns_0_0[12]:Y,4952
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,7290
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,7290
PRDATA_obuf[21]/U0/U_IOPAD:D,
PRDATA_obuf[21]/U0/U_IOPAD:E,
PRDATA_obuf[21]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2_RNI27Q61[3]:A,3865
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2_RNI27Q61[3]:B,3809
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2_RNI27Q61[3]:C,3644
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2_RNI27Q61[3]:D,2485
eSRAM_eNVM_RW_0/current_state_ns_0_0_o2_RNI27Q61[3]:Y,2485
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:CLK,2814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:D,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:Q,2814
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[12]:SLn,
eSRAM_eNVM_RW_0/current_state[5]:ADn,
eSRAM_eNVM_RW_0/current_state[5]:ALn,5922
eSRAM_eNVM_RW_0/current_state[5]:CLK,3667
eSRAM_eNVM_RW_0/current_state[5]:D,5109
eSRAM_eNVM_RW_0/current_state[5]:EN,
eSRAM_eNVM_RW_0/current_state[5]:LAT,
eSRAM_eNVM_RW_0/current_state[5]:Q,3667
eSRAM_eNVM_RW_0/current_state[5]:SD,
eSRAM_eNVM_RW_0/current_state[5]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[27]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[27]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[27]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[27]:CC,5092
eSRAM_eNVM_RW_0/addr_temp_cry[27]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[27]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[27]:S,5092
eSRAM_eNVM_RW_0/addr_temp_cry[27]:UB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[30]:A,7374
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[30]:B,7529
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[30]:Y,7374
SPI_Master_0/count_0[19]:A,5045
SPI_Master_0/count_0[19]:B,5765
SPI_Master_0/count_0[19]:Y,5045
AHB_IF_0/DATAOUT[25]:ADn,
AHB_IF_0/DATAOUT[25]:ALn,5922
AHB_IF_0/DATAOUT[25]:CLK,8625
AHB_IF_0/DATAOUT[25]:D,4891
AHB_IF_0/DATAOUT[25]:EN,3425
AHB_IF_0/DATAOUT[25]:LAT,
AHB_IF_0/DATAOUT[25]:Q,8625
AHB_IF_0/DATAOUT[25]:SD,
AHB_IF_0/DATAOUT[25]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_i_0_0_0[13]:A,6525
eSRAM_eNVM_RW_0/current_state_ns_i_0_0_0[13]:B,6490
eSRAM_eNVM_RW_0/current_state_ns_i_0_0_0[13]:C,6180
eSRAM_eNVM_RW_0/current_state_ns_i_0_0_0[13]:D,6221
eSRAM_eNVM_RW_0/current_state_ns_i_0_0_0[13]:Y,6180
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SPI_Master_0/count[7]:ADn,
SPI_Master_0/count[7]:ALn,
SPI_Master_0/count[7]:CLK,1347
SPI_Master_0/count[7]:D,5264
SPI_Master_0/count[7]:EN,
SPI_Master_0/count[7]:LAT,
SPI_Master_0/count[7]:Q,1347
SPI_Master_0/count[7]:SD,
SPI_Master_0/count[7]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0_1[7]:A,6365
eSRAM_eNVM_RW_0/addr_temp_lm_0_1[7]:B,6089
eSRAM_eNVM_RW_0/addr_temp_lm_0_1[7]:C,6164
eSRAM_eNVM_RW_0/addr_temp_lm_0_1[7]:D,4746
eSRAM_eNVM_RW_0/addr_temp_lm_0_1[7]:Y,4746
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITP4A1[0]:A,6661
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITP4A1[0]:B,4020
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITP4A1[0]:C,6815
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITP4A1[0]:D,6704
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITP4A1[0]:Y,4020
SPI_Master_0/PWDATA_buf_RNO[20]:A,7616
SPI_Master_0/PWDATA_buf_RNO[20]:B,7526
SPI_Master_0/PWDATA_buf_RNO[20]:C,4707
SPI_Master_0/PWDATA_buf_RNO[20]:D,6878
SPI_Master_0/PWDATA_buf_RNO[20]:Y,4707
eSRAM_eNVM_RW_0/data_lm_0[6]:A,5615
eSRAM_eNVM_RW_0/data_lm_0[6]:B,5109
eSRAM_eNVM_RW_0/data_lm_0[6]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[6]:Y,4662
eSRAM_eNVM_access_0/SYSRESET_POR/IP_INTERFACE_0:A,
eSRAM_eNVM_access_0/SYSRESET_POR/IP_INTERFACE_0:B,
eSRAM_eNVM_access_0/SYSRESET_POR/IP_INTERFACE_0:C,
eSRAM_eNVM_access_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SPI_Master_0/count[9]:ADn,
SPI_Master_0/count[9]:ALn,
SPI_Master_0/count[9]:CLK,1152
SPI_Master_0/count[9]:D,5279
SPI_Master_0/count[9]:EN,
SPI_Master_0/count[9]:LAT,
SPI_Master_0/count[9]:Q,1152
SPI_Master_0/count[9]:SD,
SPI_Master_0/count[9]:SLn,
SPI_Master_0/clk_toggles[0]:ADn,
SPI_Master_0/clk_toggles[0]:ALn,
SPI_Master_0/clk_toggles[0]:CLK,3902
SPI_Master_0/clk_toggles[0]:D,2571
SPI_Master_0/clk_toggles[0]:EN,
SPI_Master_0/clk_toggles[0]:LAT,
SPI_Master_0/clk_toggles[0]:Q,3902
SPI_Master_0/clk_toggles[0]:SD,
SPI_Master_0/clk_toggles[0]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SPI_Master_0/un1_count_cry_3:A,
SPI_Master_0/un1_count_cry_3:B,6359
SPI_Master_0/un1_count_cry_3:C,
SPI_Master_0/un1_count_cry_3:CC,5353
SPI_Master_0/un1_count_cry_3:D,
SPI_Master_0/un1_count_cry_3:P,
SPI_Master_0/un1_count_cry_3:S,5353
SPI_Master_0/un1_count_cry_3:UB,
SPI_Master_0/PRDATA_buf[16]:ADn,
SPI_Master_0/PRDATA_buf[16]:ALn,
SPI_Master_0/PRDATA_buf[16]:CLK,8617
SPI_Master_0/PRDATA_buf[16]:D,8617
SPI_Master_0/PRDATA_buf[16]:EN,3329
SPI_Master_0/PRDATA_buf[16]:LAT,
SPI_Master_0/PRDATA_buf[16]:Q,8617
SPI_Master_0/PRDATA_buf[16]:SD,
SPI_Master_0/PRDATA_buf[16]:SLn,
eSRAM_eNVM_RW_0/addr_temp_lm_0[21]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[21]:B,5189
eSRAM_eNVM_RW_0/addr_temp_lm_0[21]:Y,3558
eSRAM_eNVM_RW_0/data_cnst_o5_0[7]:A,6322
eSRAM_eNVM_RW_0/data_cnst_o5_0[7]:B,4092
eSRAM_eNVM_RW_0/data_cnst_o5_0[7]:C,6365
eSRAM_eNVM_RW_0/data_cnst_o5_0[7]:Y,4092
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,8492
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,8625
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,8492
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
AHB_IF_0/DATAOUT[16]:ADn,
AHB_IF_0/DATAOUT[16]:ALn,5922
AHB_IF_0/DATAOUT[16]:CLK,8625
AHB_IF_0/DATAOUT[16]:D,4891
AHB_IF_0/DATAOUT[16]:EN,3425
AHB_IF_0/DATAOUT[16]:LAT,
AHB_IF_0/DATAOUT[16]:Q,8625
AHB_IF_0/DATAOUT[16]:SD,
AHB_IF_0/DATAOUT[16]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[24]:A,7247
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[24]:B,7402
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[24]:Y,7247
eSRAM_eNVM_RW_0/ram_wen_RNO:A,6348
eSRAM_eNVM_RW_0/ram_wen_RNO:B,7297
eSRAM_eNVM_RW_0/ram_wen_RNO:C,4893
eSRAM_eNVM_RW_0/ram_wen_RNO:D,4797
eSRAM_eNVM_RW_0/ram_wen_RNO:Y,4797
SPI_Master_0/PRDATA[5]:ADn,
SPI_Master_0/PRDATA[5]:ALn,5922
SPI_Master_0/PRDATA[5]:CLK,
SPI_Master_0/PRDATA[5]:D,8617
SPI_Master_0/PRDATA[5]:EN,3476
SPI_Master_0/PRDATA[5]:LAT,
SPI_Master_0/PRDATA[5]:Q,
SPI_Master_0/PRDATA[5]:SD,
SPI_Master_0/PRDATA[5]:SLn,
eSRAM_eNVM_RW_0/data[21]:ADn,
eSRAM_eNVM_RW_0/data[21]:ALn,5922
eSRAM_eNVM_RW_0/data[21]:CLK,5566
eSRAM_eNVM_RW_0/data[21]:D,4750
eSRAM_eNVM_RW_0/data[21]:EN,3406
eSRAM_eNVM_RW_0/data[21]:LAT,
eSRAM_eNVM_RW_0/data[21]:Q,5566
eSRAM_eNVM_RW_0/data[21]:SD,
eSRAM_eNVM_RW_0/data[21]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:CLK,3598
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:D,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:Q,3598
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS:SLn,
AHB_IF_0/HTRANS_2_i_o3_i_a2_0_o2:A,5003
AHB_IF_0/HTRANS_2_i_o3_i_a2_0_o2:B,4928
AHB_IF_0/HTRANS_2_i_o3_i_a2_0_o2:Y,4928
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_25:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_25:B,5275
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_25:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_25:Y,4891
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[1]:A,7538
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[1]:B,7428
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[1]:C,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[1]:D,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[1]:Y,5036
PRDATA_obuf[8]/U0/U_IOOUTFF:A,
PRDATA_obuf[8]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9]:A,6310
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9]:B,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9]:C,6218
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9]:D,6045
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_i_o2[9]:Y,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[8]:A,7484
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[8]:B,7440
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[8]:C,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[8]:D,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[8]:Y,5036
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SPI_Master_0/PWDATA_buf[23]:ADn,
SPI_Master_0/PWDATA_buf[23]:ALn,
SPI_Master_0/PWDATA_buf[23]:CLK,7526
SPI_Master_0/PWDATA_buf[23]:D,4707
SPI_Master_0/PWDATA_buf[23]:EN,2112
SPI_Master_0/PWDATA_buf[23]:LAT,
SPI_Master_0/PWDATA_buf[23]:Q,7526
SPI_Master_0/PWDATA_buf[23]:SD,
SPI_Master_0/PWDATA_buf[23]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[19]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[19]:B,5189
eSRAM_eNVM_RW_0/data_lm_0[19]:Y,4806
eSRAM_eNVM_RW_0/addr_temp_lm_0[7]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[7]:B,5418
eSRAM_eNVM_RW_0/addr_temp_lm_0[7]:C,4746
eSRAM_eNVM_RW_0/addr_temp_lm_0[7]:D,3294
eSRAM_eNVM_RW_0/addr_temp_lm_0[7]:Y,3294
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[17]:A,7179
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[17]:B,7334
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[17]:Y,7179
SPI_Master_0/PRDATA[6]:ADn,
SPI_Master_0/PRDATA[6]:ALn,5922
SPI_Master_0/PRDATA[6]:CLK,
SPI_Master_0/PRDATA[6]:D,8617
SPI_Master_0/PRDATA[6]:EN,3476
SPI_Master_0/PRDATA[6]:LAT,
SPI_Master_0/PRDATA[6]:Q,
SPI_Master_0/PRDATA[6]:SD,
SPI_Master_0/PRDATA[6]:SLn,
AHB_IF_0/HWDATA_int[8]:ADn,
AHB_IF_0/HWDATA_int[8]:ALn,
AHB_IF_0/HWDATA_int[8]:CLK,8625
AHB_IF_0/HWDATA_int[8]:D,8617
AHB_IF_0/HWDATA_int[8]:EN,6922
AHB_IF_0/HWDATA_int[8]:LAT,
AHB_IF_0/HWDATA_int[8]:Q,8625
AHB_IF_0/HWDATA_int[8]:SD,
AHB_IF_0/HWDATA_int[8]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:CLK,8508
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:D,8625
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:EN,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:Q,8508
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:SD,
eSRAM_eNVM_access_0/CORERESETP_0/sm1_areset_n_clk_base:SLn,
eSRAM_eNVM_RW_0/ram_wdata[27]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[27]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[27]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[27]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[27]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[27]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[27]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[27]:SD,
eSRAM_eNVM_RW_0/ram_wdata[27]:SLn,
RD_obuf[7]/U0/U_IOOUTFF:A,
RD_obuf[7]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_lm_0[8]:A,5436
eSRAM_eNVM_RW_0/data_lm_0[8]:B,7356
eSRAM_eNVM_RW_0/data_lm_0[8]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[8]:D,4963
eSRAM_eNVM_RW_0/data_lm_0[8]:Y,4662
AHB_IF_0/HWDATA[15]:ADn,
AHB_IF_0/HWDATA[15]:ALn,5922
AHB_IF_0/HWDATA[15]:CLK,7456
AHB_IF_0/HWDATA[15]:D,8625
AHB_IF_0/HWDATA[15]:EN,3433
AHB_IF_0/HWDATA[15]:LAT,
AHB_IF_0/HWDATA[15]:Q,7456
AHB_IF_0/HWDATA[15]:SD,
AHB_IF_0/HWDATA[15]:SLn,
SPI_Master_0/clk_toggles_RNIVRNM[1]:A,
SPI_Master_0/clk_toggles_RNIVRNM[1]:B,5607
SPI_Master_0/clk_toggles_RNIVRNM[1]:C,
SPI_Master_0/clk_toggles_RNIVRNM[1]:CC,2278
SPI_Master_0/clk_toggles_RNIVRNM[1]:D,
SPI_Master_0/clk_toggles_RNIVRNM[1]:P,5607
SPI_Master_0/clk_toggles_RNIVRNM[1]:S,2278
SPI_Master_0/clk_toggles_RNIVRNM[1]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
CLKOUT_obuft/U0/U_IOOUTFF:A,
CLKOUT_obuft/U0/U_IOOUTFF:Y,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_32:B,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_32:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_32:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_32:IPC,
eSRAM_eNVM_RW_0/WRITE_RNO_7:A,5071
eSRAM_eNVM_RW_0/WRITE_RNO_7:B,5052
eSRAM_eNVM_RW_0/WRITE_RNO_7:C,4955
eSRAM_eNVM_RW_0/WRITE_RNO_7:Y,4955
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:CLK,2697
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:D,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:Q,2697
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[11]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
eSRAM_eNVM_RW_0/data_cry[22]:A,
eSRAM_eNVM_RW_0/data_cry[22]:B,6261
eSRAM_eNVM_RW_0/data_cry[22]:C,
eSRAM_eNVM_RW_0/data_cry[22]:CC,5133
eSRAM_eNVM_RW_0/data_cry[22]:D,
eSRAM_eNVM_RW_0/data_cry[22]:P,
eSRAM_eNVM_RW_0/data_cry[22]:S,5133
eSRAM_eNVM_RW_0/data_cry[22]:UB,
SPI_Master_0/PRDATA_buf[22]:ADn,
SPI_Master_0/PRDATA_buf[22]:ALn,
SPI_Master_0/PRDATA_buf[22]:CLK,8617
SPI_Master_0/PRDATA_buf[22]:D,8617
SPI_Master_0/PRDATA_buf[22]:EN,3329
SPI_Master_0/PRDATA_buf[22]:LAT,
SPI_Master_0/PRDATA_buf[22]:Q,8617
SPI_Master_0/PRDATA_buf[22]:SD,
SPI_Master_0/PRDATA_buf[22]:SLn,
SPI_Master_0/un1_count_cry_29:A,
SPI_Master_0/un1_count_cry_29:B,6026
SPI_Master_0/un1_count_cry_29:C,
SPI_Master_0/un1_count_cry_29:CC,5041
SPI_Master_0/un1_count_cry_29:D,
SPI_Master_0/un1_count_cry_29:P,6026
SPI_Master_0/un1_count_cry_29:S,5041
SPI_Master_0/un1_count_cry_29:UB,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
eSRAM_eNVM_access_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,4039
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,4044
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,4039
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,4044
AHB_IF_0/HWDATA_int[22]:ADn,
AHB_IF_0/HWDATA_int[22]:ALn,
AHB_IF_0/HWDATA_int[22]:CLK,8625
AHB_IF_0/HWDATA_int[22]:D,8617
AHB_IF_0/HWDATA_int[22]:EN,6922
AHB_IF_0/HWDATA_int[22]:LAT,
AHB_IF_0/HWDATA_int[22]:Q,8625
AHB_IF_0/HWDATA_int[22]:SD,
AHB_IF_0/HWDATA_int[22]:SLn,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:ALn,8492
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:CLK,7398
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:D,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:EN,8496
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:Q,7398
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:SD,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_state:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:CLK,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:D,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:Q,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[8]:SLn,
AHB_IF_0/DATAOUT[10]:ADn,
AHB_IF_0/DATAOUT[10]:ALn,5922
AHB_IF_0/DATAOUT[10]:CLK,8625
AHB_IF_0/DATAOUT[10]:D,4891
AHB_IF_0/DATAOUT[10]:EN,3425
AHB_IF_0/DATAOUT[10]:LAT,
AHB_IF_0/DATAOUT[10]:Q,8625
AHB_IF_0/DATAOUT[10]:SD,
AHB_IF_0/DATAOUT[10]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[12]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[12]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[12]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[12]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[12]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[12]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[12]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[12]:SD,
eSRAM_eNVM_RW_0/ram_wdata[12]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[12]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[12]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[12]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[12]:CC,5353
eSRAM_eNVM_RW_0/addr_temp_cry[12]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[12]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[12]:S,5353
eSRAM_eNVM_RW_0/addr_temp_cry[12]:UB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
eSRAM_eNVM_RW_0/READ_RNO:A,6178
eSRAM_eNVM_RW_0/READ_RNO:B,6196
eSRAM_eNVM_RW_0/READ_RNO:C,4938
eSRAM_eNVM_RW_0/READ_RNO:D,4851
eSRAM_eNVM_RW_0/READ_RNO:Y,4851
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIVQFG1:A,3715
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIVQFG1:B,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIVQFG1:C,4956
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIVQFG1:D,4530
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNIVQFG1:Y,2407
SPI_Master_0/count[3]:ADn,
SPI_Master_0/count[3]:ALn,
SPI_Master_0/count[3]:CLK,1203
SPI_Master_0/count[3]:D,5353
SPI_Master_0/count[3]:EN,
SPI_Master_0/count[3]:LAT,
SPI_Master_0/count[3]:Q,1203
SPI_Master_0/count[3]:SD,
SPI_Master_0/count[3]:SLn,
AHB_IF_0/HADDR_6[9]:A,7341
AHB_IF_0/HADDR_6[9]:B,7518
AHB_IF_0/HADDR_6[9]:Y,7341
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
eSRAM_eNVM_RW_0/data_cry[12]:A,
eSRAM_eNVM_RW_0/data_cry[12]:B,5300
eSRAM_eNVM_RW_0/data_cry[12]:C,
eSRAM_eNVM_RW_0/data_cry[12]:CC,5500
eSRAM_eNVM_RW_0/data_cry[12]:D,
eSRAM_eNVM_RW_0/data_cry[12]:P,5300
eSRAM_eNVM_RW_0/data_cry[12]:S,5500
eSRAM_eNVM_RW_0/data_cry[12]:UB,
SPI_Master_0/clk_toggles_RNIB3LQ[2]:A,
SPI_Master_0/clk_toggles_RNIB3LQ[2]:B,6351
SPI_Master_0/clk_toggles_RNIB3LQ[2]:C,
SPI_Master_0/clk_toggles_RNIB3LQ[2]:CC,2204
SPI_Master_0/clk_toggles_RNIB3LQ[2]:D,
SPI_Master_0/clk_toggles_RNIB3LQ[2]:P,
SPI_Master_0/clk_toggles_RNIB3LQ[2]:S,2204
SPI_Master_0/clk_toggles_RNIB3LQ[2]:UB,
eSRAM_eNVM_RW_0/ram_wdata[3]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[3]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[3]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[3]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[3]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[3]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[3]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[3]:SD,
eSRAM_eNVM_RW_0/ram_wdata[3]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_15:B,8473
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_15:C,8382
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_15:IPB,8473
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_15:IPC,8382
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:CLK,3934
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:D,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:Q,3934
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[5]:SLn,
AHB_IF_0/HADDR_6[15]:A,7341
AHB_IF_0/HADDR_6[15]:B,7518
AHB_IF_0/HADDR_6[15]:Y,7341
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
ss_n_obuf/U0/U_IOPAD:D,
ss_n_obuf/U0/U_IOPAD:E,
ss_n_obuf/U0/U_IOPAD:PAD,
PRDATA_obuf[19]/U0/U_IOPAD:D,
PRDATA_obuf[19]/U0/U_IOPAD:E,
PRDATA_obuf[19]/U0/U_IOPAD:PAD,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_19:B,8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_19:C,8597
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_19:IPB,8472
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_19:IPC,8597
SPI_Master_0/un1_count_cry_8:A,
SPI_Master_0/un1_count_cry_8:B,5324
SPI_Master_0/un1_count_cry_8:C,
SPI_Master_0/un1_count_cry_8:CC,5379
SPI_Master_0/un1_count_cry_8:D,
SPI_Master_0/un1_count_cry_8:P,5324
SPI_Master_0/un1_count_cry_8:S,5379
SPI_Master_0/un1_count_cry_8:UB,
SPI_Master_0/PWDATA_buf[26]:ADn,
SPI_Master_0/PWDATA_buf[26]:ALn,
SPI_Master_0/PWDATA_buf[26]:CLK,7526
SPI_Master_0/PWDATA_buf[26]:D,4707
SPI_Master_0/PWDATA_buf[26]:EN,2112
SPI_Master_0/PWDATA_buf[26]:LAT,
SPI_Master_0/PWDATA_buf[26]:Q,7526
SPI_Master_0/PWDATA_buf[26]:SD,
SPI_Master_0/PWDATA_buf[26]:SLn,
eSRAM_eNVM_RW_0/addr_temp[30]:ADn,
eSRAM_eNVM_RW_0/addr_temp[30]:ALn,
eSRAM_eNVM_RW_0/addr_temp[30]:CLK,6210
eSRAM_eNVM_RW_0/addr_temp[30]:D,3558
eSRAM_eNVM_RW_0/addr_temp[30]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[30]:LAT,
eSRAM_eNVM_RW_0/addr_temp[30]:Q,6210
eSRAM_eNVM_RW_0/addr_temp[30]:SD,
eSRAM_eNVM_RW_0/addr_temp[30]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_15:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_15:B,5266
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_15:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_15:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_9:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_9:B,5260
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_9:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_9:Y,4891
AHB_IF_0/HWDATA_int[27]:ADn,
AHB_IF_0/HWDATA_int[27]:ALn,
AHB_IF_0/HWDATA_int[27]:CLK,8625
AHB_IF_0/HWDATA_int[27]:D,8617
AHB_IF_0/HWDATA_int[27]:EN,6922
AHB_IF_0/HWDATA_int[27]:LAT,
AHB_IF_0/HWDATA_int[27]:Q,8625
AHB_IF_0/HWDATA_int[27]:SD,
AHB_IF_0/HWDATA_int[27]:SLn,
AHB_IF_0/HWDATA[18]:ADn,
AHB_IF_0/HWDATA[18]:ALn,5922
AHB_IF_0/HWDATA[18]:CLK,7342
AHB_IF_0/HWDATA[18]:D,8625
AHB_IF_0/HWDATA[18]:EN,3433
AHB_IF_0/HWDATA[18]:LAT,
AHB_IF_0/HWDATA[18]:Q,7342
AHB_IF_0/HWDATA[18]:SD,
AHB_IF_0/HWDATA[18]:SLn,
AHB_IF_0/DATAOUT[30]:ADn,
AHB_IF_0/DATAOUT[30]:ALn,5922
AHB_IF_0/DATAOUT[30]:CLK,8625
AHB_IF_0/DATAOUT[30]:D,4891
AHB_IF_0/DATAOUT[30]:EN,3425
AHB_IF_0/DATAOUT[30]:LAT,
AHB_IF_0/DATAOUT[30]:Q,8625
AHB_IF_0/DATAOUT[30]:SD,
AHB_IF_0/DATAOUT[30]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_5:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_5:IPENn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
AHB_IF_0/HADDR[9]:ADn,
AHB_IF_0/HADDR[9]:ALn,5922
AHB_IF_0/HADDR[9]:CLK,6676
AHB_IF_0/HADDR[9]:D,7341
AHB_IF_0/HADDR[9]:EN,3183
AHB_IF_0/HADDR[9]:LAT,
AHB_IF_0/HADDR[9]:Q,6676
AHB_IF_0/HADDR[9]:SD,
AHB_IF_0/HADDR[9]:SLn,
SPI_Master_0/CLKOUT_cl_1_u_0_o2:A,2573
SPI_Master_0/CLKOUT_cl_1_u_0_o2:B,
SPI_Master_0/CLKOUT_cl_1_u_0_o2:Y,2573
eSRAM_eNVM_RW_0/ram_wdata[24]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[24]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[24]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[24]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[24]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[24]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[24]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[24]:SD,
eSRAM_eNVM_RW_0/ram_wdata[24]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[21]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[21]:B,5451
eSRAM_eNVM_RW_0/addr_temp_cry[21]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[21]:CC,5189
eSRAM_eNVM_RW_0/addr_temp_cry[21]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[21]:P,5451
eSRAM_eNVM_RW_0/addr_temp_cry[21]:S,5189
eSRAM_eNVM_RW_0/addr_temp_cry[21]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
eSRAM_eNVM_RW_0/WRITE_RNO_4:A,5028
eSRAM_eNVM_RW_0/WRITE_RNO_4:B,3741
eSRAM_eNVM_RW_0/WRITE_RNO_4:C,4955
eSRAM_eNVM_RW_0/WRITE_RNO_4:D,4807
eSRAM_eNVM_RW_0/WRITE_RNO_4:Y,3741
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2[1]:A,3767
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2[1]:B,4445
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2[1]:C,6368
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_i_a2[1]:Y,3767
eSRAM_eNVM_RW_0/data_lm_0[31]:A,5068
eSRAM_eNVM_RW_0/data_lm_0[31]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[31]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[31]:Y,4750
eSRAM_eNVM_RW_0/current_state_RNO[11]:A,7569
eSRAM_eNVM_RW_0/current_state_RNO[11]:B,7344
eSRAM_eNVM_RW_0/current_state_RNO[11]:C,7195
eSRAM_eNVM_RW_0/current_state_RNO[11]:D,4871
eSRAM_eNVM_RW_0/current_state_RNO[11]:Y,4871
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_7:B,8455
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_7:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_7:IPB,8455
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_7:IPC,
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0:A,3756
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0:B,2485
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0:C,3630
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_2_0:Y,2485
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITQJ11[0]:A,7533
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITQJ11[0]:B,7178
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITQJ11[0]:C,4549
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITQJ11[0]:Y,4549
SPI_Master_0/assert_data:ADn,
SPI_Master_0/assert_data:ALn,
SPI_Master_0/assert_data:CLK,3734
SPI_Master_0/assert_data:D,3689
SPI_Master_0/assert_data:EN,8266
SPI_Master_0/assert_data:LAT,
SPI_Master_0/assert_data:Q,3734
SPI_Master_0/assert_data:SD,
SPI_Master_0/assert_data:SLn,
eSRAM_eNVM_RW_0/data_lm_0[0]:A,7554
eSRAM_eNVM_RW_0/data_lm_0[0]:B,5321
eSRAM_eNVM_RW_0/data_lm_0[0]:C,5058
eSRAM_eNVM_RW_0/data_lm_0[0]:D,4552
eSRAM_eNVM_RW_0/data_lm_0[0]:Y,4552
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,8492
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,3750
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:D,7467
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:Q,3750
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
eSRAM_eNVM_RW_0/data[29]:ADn,
eSRAM_eNVM_RW_0/data[29]:ALn,5922
eSRAM_eNVM_RW_0/data[29]:CLK,6359
eSRAM_eNVM_RW_0/data[29]:D,4750
eSRAM_eNVM_RW_0/data[29]:EN,3406
eSRAM_eNVM_RW_0/data[29]:LAT,
eSRAM_eNVM_RW_0/data[29]:Q,6359
eSRAM_eNVM_RW_0/data[29]:SD,
eSRAM_eNVM_RW_0/data[29]:SLn,
AHB_IF_0/HADDR[13]:ADn,
AHB_IF_0/HADDR[13]:ALn,5922
AHB_IF_0/HADDR[13]:CLK,6576
AHB_IF_0/HADDR[13]:D,7341
AHB_IF_0/HADDR[13]:EN,3183
AHB_IF_0/HADDR[13]:LAT,
AHB_IF_0/HADDR[13]:Q,6576
AHB_IF_0/HADDR[13]:SD,
AHB_IF_0/HADDR[13]:SLn,
AHB_IF_0/ahb_fsm_current_state[3]:ADn,
AHB_IF_0/ahb_fsm_current_state[3]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[3]:CLK,6089
AHB_IF_0/ahb_fsm_current_state[3]:D,8578
AHB_IF_0/ahb_fsm_current_state[3]:EN,3663
AHB_IF_0/ahb_fsm_current_state[3]:LAT,
AHB_IF_0/ahb_fsm_current_state[3]:Q,6089
AHB_IF_0/ahb_fsm_current_state[3]:SD,
AHB_IF_0/ahb_fsm_current_state[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
eSRAM_eNVM_RW_0/addr_temp[24]:ADn,
eSRAM_eNVM_RW_0/addr_temp[24]:ALn,
eSRAM_eNVM_RW_0/addr_temp[24]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[24]:D,3558
eSRAM_eNVM_RW_0/addr_temp[24]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[24]:LAT,
eSRAM_eNVM_RW_0/addr_temp[24]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[24]:SD,
eSRAM_eNVM_RW_0/addr_temp[24]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBA7A1[0]:A,6939
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBA7A1[0]:B,4298
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBA7A1[0]:C,7093
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBA7A1[0]:D,6982
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIBA7A1[0]:Y,4298
MOSI_obuft/U0/U_IOENFF:A,
MOSI_obuft/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0_RGB1:An,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0_RGB1:ENn,
eSRAM_eNVM_access_0/CORERESETP_0/MSS_HPMS_READY_int_RNISI68/U0_RGB1:YL,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITNI01[0]:A,7283
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITNI01[0]:B,4642
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITNI01[0]:C,7437
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITNI01[0]:D,7326
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITNI01[0]:Y,4642
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_14:EN,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
PRDATA_obuf[3]/U0/U_IOENFF:A,
PRDATA_obuf[3]/U0/U_IOENFF:Y,
AHB_IF_0/HWDATA[21]:ADn,
AHB_IF_0/HWDATA[21]:ALn,5922
AHB_IF_0/HWDATA[21]:CLK,7500
AHB_IF_0/HWDATA[21]:D,8625
AHB_IF_0/HWDATA[21]:EN,3433
AHB_IF_0/HWDATA[21]:LAT,
AHB_IF_0/HWDATA[21]:Q,7500
AHB_IF_0/HWDATA[21]:SD,
AHB_IF_0/HWDATA[21]:SLn,
SPI_Master_0/un1_count_cry_5:A,
SPI_Master_0/un1_count_cry_5:B,5209
SPI_Master_0/un1_count_cry_5:C,
SPI_Master_0/un1_count_cry_5:CC,5293
SPI_Master_0/un1_count_cry_5:D,
SPI_Master_0/un1_count_cry_5:P,5209
SPI_Master_0/un1_count_cry_5:S,5293
SPI_Master_0/un1_count_cry_5:UB,
SPI_Master_0/count[28]:ADn,
SPI_Master_0/count[28]:ALn,
SPI_Master_0/count[28]:CLK,1060
SPI_Master_0/count[28]:D,4901
SPI_Master_0/count[28]:EN,
SPI_Master_0/count[28]:LAT,
SPI_Master_0/count[28]:Q,1060
SPI_Master_0/count[28]:SD,
SPI_Master_0/count[28]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[28]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[28]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[28]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[28]:CC,5023
eSRAM_eNVM_RW_0/addr_temp_cry[28]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[28]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[28]:S,5023
eSRAM_eNVM_RW_0/addr_temp_cry[28]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
AHB_IF_0/HWDATA[20]:ADn,
AHB_IF_0/HWDATA[20]:ALn,5922
AHB_IF_0/HWDATA[20]:CLK,7489
AHB_IF_0/HWDATA[20]:D,8625
AHB_IF_0/HWDATA[20]:EN,3433
AHB_IF_0/HWDATA[20]:LAT,
AHB_IF_0/HWDATA[20]:Q,7489
AHB_IF_0/HWDATA[20]:SD,
AHB_IF_0/HWDATA[20]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[31]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[31]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[31]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[31]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[31]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[31]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[31]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[31]:SD,
eSRAM_eNVM_RW_0/ram_wdata[31]:SLn,
SPI_Master_0/PWDATA_buf[30]:ADn,
SPI_Master_0/PWDATA_buf[30]:ALn,
SPI_Master_0/PWDATA_buf[30]:CLK,7526
SPI_Master_0/PWDATA_buf[30]:D,4707
SPI_Master_0/PWDATA_buf[30]:EN,2112
SPI_Master_0/PWDATA_buf[30]:LAT,
SPI_Master_0/PWDATA_buf[30]:Q,7526
SPI_Master_0/PWDATA_buf[30]:SD,
SPI_Master_0/PWDATA_buf[30]:SLn,
eSRAM_eNVM_RW_0/data_s[31]:A,
eSRAM_eNVM_RW_0/data_s[31]:B,6359
eSRAM_eNVM_RW_0/data_s[31]:C,
eSRAM_eNVM_RW_0/data_s[31]:CC,5068
eSRAM_eNVM_RW_0/data_s[31]:D,
eSRAM_eNVM_RW_0/data_s[31]:P,
eSRAM_eNVM_RW_0/data_s[31]:S,5068
eSRAM_eNVM_RW_0/data_s[31]:UB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI305A1[0]:A,6648
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI305A1[0]:B,4007
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI305A1[0]:C,6802
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI305A1[0]:D,6691
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI305A1[0]:Y,4007
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:CLK,7108
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:Q,7108
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[26]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0_0[3]:A,6420
eSRAM_eNVM_RW_0/current_state_ns_0_0[3]:B,7479
eSRAM_eNVM_RW_0/current_state_ns_0_0[3]:C,7195
eSRAM_eNVM_RW_0/current_state_ns_0_0[3]:Y,6420
SPI_Master_0/PRDATA_buf[14]:ADn,
SPI_Master_0/PRDATA_buf[14]:ALn,
SPI_Master_0/PRDATA_buf[14]:CLK,8617
SPI_Master_0/PRDATA_buf[14]:D,8617
SPI_Master_0/PRDATA_buf[14]:EN,3329
SPI_Master_0/PRDATA_buf[14]:LAT,
SPI_Master_0/PRDATA_buf[14]:Q,8617
SPI_Master_0/PRDATA_buf[14]:SD,
SPI_Master_0/PRDATA_buf[14]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_9:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_9:IPENn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_30:B,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_30:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_30:IPB,8469
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_30:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[0],5184
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[1],5092
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[2],5023
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[3],5128
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[4],4995
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CC[5],4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:CI,4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[0],5426
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[1],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[2],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[3],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[6],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[7],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[8],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:P[9],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[0],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[1],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[2],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[3],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[6],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[7],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[8],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_2:UB[9],
SPI_Master_0/PWDATA_buf_RNO[19]:A,7616
SPI_Master_0/PWDATA_buf_RNO[19]:B,7526
SPI_Master_0/PWDATA_buf_RNO[19]:C,4707
SPI_Master_0/PWDATA_buf_RNO[19]:D,6878
SPI_Master_0/PWDATA_buf_RNO[19]:Y,4707
SPI_Master_0/count[27]:ADn,
SPI_Master_0/count[27]:ALn,
SPI_Master_0/count[27]:CLK,1394
SPI_Master_0/count[27]:D,4973
SPI_Master_0/count[27]:EN,
SPI_Master_0/count[27]:LAT,
SPI_Master_0/count[27]:Q,1394
SPI_Master_0/count[27]:SD,
SPI_Master_0/count[27]:SLn,
PRDATA_obuf[28]/U0/U_IOOUTFF:A,
PRDATA_obuf[28]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNIET4T1:A,3993
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNIET4T1:B,3853
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNIET4T1:C,3156
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNIET4T1:Y,3156
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
eSRAM_eNVM_RW_0/addr_temp_cry[7]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[7]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[7]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[7]:CC,5418
eSRAM_eNVM_RW_0/addr_temp_cry[7]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[7]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[7]:S,5418
eSRAM_eNVM_RW_0/addr_temp_cry[7]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SPI_Master_0/PWDATA_buf_RNO_0[34]:A,6461
SPI_Master_0/PWDATA_buf_RNO_0[34]:B,6458
SPI_Master_0/PWDATA_buf_RNO_0[34]:C,3620
SPI_Master_0/PWDATA_buf_RNO_0[34]:D,5793
SPI_Master_0/PWDATA_buf_RNO_0[34]:Y,3620
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SPI_Master_0/un2_count_22:A,1347
SPI_Master_0/un2_count_22:B,1291
SPI_Master_0/un2_count_22:C,1203
SPI_Master_0/un2_count_22:D,1093
SPI_Master_0/un2_count_22:Y,1093
eSRAM_eNVM_RW_0/data_cnt_RNO[4]:A,5308
eSRAM_eNVM_RW_0/data_cnt_RNO[4]:B,5100
eSRAM_eNVM_RW_0/data_cnt_RNO[4]:Y,5100
SPI_Master_0/un1_count_cry_16:A,
SPI_Master_0/un1_count_cry_16:B,6359
SPI_Master_0/un1_count_cry_16:C,
SPI_Master_0/un1_count_cry_16:CC,5119
SPI_Master_0/un1_count_cry_16:D,
SPI_Master_0/un1_count_cry_16:P,
SPI_Master_0/un1_count_cry_16:S,5119
SPI_Master_0/un1_count_cry_16:UB,
PRDATA_obuf[27]/U0/U_IOOUTFF:A,
PRDATA_obuf[27]/U0/U_IOOUTFF:Y,
SPI_Master_0/PWDATA_buf[18]:ADn,
SPI_Master_0/PWDATA_buf[18]:ALn,
SPI_Master_0/PWDATA_buf[18]:CLK,7526
SPI_Master_0/PWDATA_buf[18]:D,4707
SPI_Master_0/PWDATA_buf[18]:EN,2112
SPI_Master_0/PWDATA_buf[18]:LAT,
SPI_Master_0/PWDATA_buf[18]:Q,7526
SPI_Master_0/PWDATA_buf[18]:SD,
SPI_Master_0/PWDATA_buf[18]:SLn,
AHB_IF_0/HWDATA[9]:ADn,
AHB_IF_0/HWDATA[9]:ALn,5922
AHB_IF_0/HWDATA[9]:CLK,7528
AHB_IF_0/HWDATA[9]:D,8625
AHB_IF_0/HWDATA[9]:EN,3433
AHB_IF_0/HWDATA[9]:LAT,
AHB_IF_0/HWDATA[9]:Q,7528
AHB_IF_0/HWDATA[9]:SD,
AHB_IF_0/HWDATA[9]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_RNO[2]:A,7469
eSRAM_eNVM_RW_0/ram_waddr_RNO[2]:B,7467
eSRAM_eNVM_RW_0/ram_waddr_RNO[2]:C,6317
eSRAM_eNVM_RW_0/ram_waddr_RNO[2]:D,3634
eSRAM_eNVM_RW_0/ram_waddr_RNO[2]:Y,3634
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[3]:A,7538
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[3]:B,7428
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[3]:C,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[3]:D,7325
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[3]:Y,5036
eSRAM_eNVM_RW_0/un40_0_0_0:A,7403
eSRAM_eNVM_RW_0/un40_0_0_0:B,7359
eSRAM_eNVM_RW_0/un40_0_0_0:C,7236
eSRAM_eNVM_RW_0/un40_0_0_0:D,7002
eSRAM_eNVM_RW_0/un40_0_0_0:Y,7002
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1[19]:A,4736
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1[19]:B,4706
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1[19]:C,3525
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1[19]:D,3380
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1[19]:Y,3380
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:CLK,6901
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:Q,6901
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[5]:SLn,
SPI_Master_0/PRDATA[19]:ADn,
SPI_Master_0/PRDATA[19]:ALn,5922
SPI_Master_0/PRDATA[19]:CLK,
SPI_Master_0/PRDATA[19]:D,8617
SPI_Master_0/PRDATA[19]:EN,3476
SPI_Master_0/PRDATA[19]:LAT,
SPI_Master_0/PRDATA[19]:Q,
SPI_Master_0/PRDATA[19]:SD,
SPI_Master_0/PRDATA[19]:SLn,
SPI_Master_0/PRDATA[27]:ADn,
SPI_Master_0/PRDATA[27]:ALn,5922
SPI_Master_0/PRDATA[27]:CLK,
SPI_Master_0/PRDATA[27]:D,8617
SPI_Master_0/PRDATA[27]:EN,3476
SPI_Master_0/PRDATA[27]:LAT,
SPI_Master_0/PRDATA[27]:Q,
SPI_Master_0/PRDATA[27]:SD,
SPI_Master_0/PRDATA[27]:SLn,
SPI_Master_0/count_0[14]:A,5274
SPI_Master_0/count_0[14]:B,5765
SPI_Master_0/count_0[14]:Y,5274
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_a2[1]:A,6404
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_a2[1]:B,6368
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_a2[1]:C,5154
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_a2[1]:D,6144
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_a2[1]:Y,5154
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SPI_Master_0/un1_count_cry_23:A,
SPI_Master_0/un1_count_cry_23:B,5494
SPI_Master_0/un1_count_cry_23:C,
SPI_Master_0/un1_count_cry_23:CC,5111
SPI_Master_0/un1_count_cry_23:D,
SPI_Master_0/un1_count_cry_23:P,5494
SPI_Master_0/un1_count_cry_23:S,5111
SPI_Master_0/un1_count_cry_23:UB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_17:EN,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
PRDATA_obuf[20]/U0/U_IOENFF:A,
PRDATA_obuf[20]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI6A671:A,3663
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI6A671:B,4863
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_RNI6A671:Y,3663
SPI_Master_0/PWDATA_buf[4]:ADn,
SPI_Master_0/PWDATA_buf[4]:ALn,
SPI_Master_0/PWDATA_buf[4]:CLK,7526
SPI_Master_0/PWDATA_buf[4]:D,4707
SPI_Master_0/PWDATA_buf[4]:EN,2112
SPI_Master_0/PWDATA_buf[4]:LAT,
SPI_Master_0/PWDATA_buf[4]:Q,7526
SPI_Master_0/PWDATA_buf[4]:SD,
SPI_Master_0/PWDATA_buf[4]:SLn,
SPI_Master_0/count_0[12]:A,5237
SPI_Master_0/count_0[12]:B,5765
SPI_Master_0/count_0[12]:Y,5237
eSRAM_eNVM_RW_0/start_envm_reg2:ADn,
eSRAM_eNVM_RW_0/start_envm_reg2:ALn,5922
eSRAM_eNVM_RW_0/start_envm_reg2:CLK,6356
eSRAM_eNVM_RW_0/start_envm_reg2:D,8609
eSRAM_eNVM_RW_0/start_envm_reg2:EN,
eSRAM_eNVM_RW_0/start_envm_reg2:LAT,
eSRAM_eNVM_RW_0/start_envm_reg2:Q,6356
eSRAM_eNVM_RW_0/start_envm_reg2:SD,
eSRAM_eNVM_RW_0/start_envm_reg2:SLn,
SPI_Master_0/un1_count_cry_25:A,
SPI_Master_0/un1_count_cry_25:B,5651
SPI_Master_0/un1_count_cry_25:C,
SPI_Master_0/un1_count_cry_25:CC,4950
SPI_Master_0/un1_count_cry_25:D,
SPI_Master_0/un1_count_cry_25:P,5651
SPI_Master_0/un1_count_cry_25:S,4950
SPI_Master_0/un1_count_cry_25:UB,
eSRAM_eNVM_RW_0/current_state_RNO[13]:A,6180
eSRAM_eNVM_RW_0/current_state_RNO[13]:B,6239
eSRAM_eNVM_RW_0/current_state_RNO[13]:C,7397
eSRAM_eNVM_RW_0/current_state_RNO[13]:D,7286
eSRAM_eNVM_RW_0/current_state_RNO[13]:Y,6180
AHB_IF_0/HWDATA_int[2]:ADn,
AHB_IF_0/HWDATA_int[2]:ALn,
AHB_IF_0/HWDATA_int[2]:CLK,8625
AHB_IF_0/HWDATA_int[2]:D,8617
AHB_IF_0/HWDATA_int[2]:EN,6922
AHB_IF_0/HWDATA_int[2]:LAT,
AHB_IF_0/HWDATA_int[2]:Q,8625
AHB_IF_0/HWDATA_int[2]:SD,
AHB_IF_0/HWDATA_int[2]:SLn,
eSRAM_eNVM_RW_0/envm_release_reg:ADn,
eSRAM_eNVM_RW_0/envm_release_reg:ALn,5922
eSRAM_eNVM_RW_0/envm_release_reg:CLK,3586
eSRAM_eNVM_RW_0/envm_release_reg:D,8516
eSRAM_eNVM_RW_0/envm_release_reg:EN,7002
eSRAM_eNVM_RW_0/envm_release_reg:LAT,
eSRAM_eNVM_RW_0/envm_release_reg:Q,3586
eSRAM_eNVM_RW_0/envm_release_reg:SD,
eSRAM_eNVM_RW_0/envm_release_reg:SLn,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3_2:A,3560
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3_2:B,3465
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3_2:C,3377
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3_2:D,3236
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_3_2:Y,3236
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SPI_Master_0/PWDATA_buf_RNO[9]:A,7616
SPI_Master_0/PWDATA_buf_RNO[9]:B,7526
SPI_Master_0/PWDATA_buf_RNO[9]:C,4707
SPI_Master_0/PWDATA_buf_RNO[9]:D,6878
SPI_Master_0/PWDATA_buf_RNO[9]:Y,4707
SPI_Master_0/clk_toggles_r[5]:A,1743
SPI_Master_0/clk_toggles_r[5]:B,2571
SPI_Master_0/clk_toggles_r[5]:Y,1743
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI547A1[0]:A,7086
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI547A1[0]:B,4445
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI547A1[0]:C,7240
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI547A1[0]:D,7129
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI547A1[0]:Y,4445
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_8:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_8:IPENn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
eSRAM_eNVM_RW_0/addr_temp[3]:ADn,
eSRAM_eNVM_RW_0/addr_temp[3]:ALn,
eSRAM_eNVM_RW_0/addr_temp[3]:CLK,4974
eSRAM_eNVM_RW_0/addr_temp[3]:D,3414
eSRAM_eNVM_RW_0/addr_temp[3]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[3]:LAT,
eSRAM_eNVM_RW_0/addr_temp[3]:Q,4974
eSRAM_eNVM_RW_0/addr_temp[3]:SD,
eSRAM_eNVM_RW_0/addr_temp[3]:SLn,
AHB_IF_0/HWDATA_int[21]:ADn,
AHB_IF_0/HWDATA_int[21]:ALn,
AHB_IF_0/HWDATA_int[21]:CLK,8625
AHB_IF_0/HWDATA_int[21]:D,8617
AHB_IF_0/HWDATA_int[21]:EN,6922
AHB_IF_0/HWDATA_int[21]:LAT,
AHB_IF_0/HWDATA_int[21]:Q,8625
AHB_IF_0/HWDATA_int[21]:SD,
AHB_IF_0/HWDATA_int[21]:SLn,
PRDATA_obuf[26]/U0/U_IOPAD:D,
PRDATA_obuf[26]/U0/U_IOPAD:E,
PRDATA_obuf[26]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,7372
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,7179
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,7372
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,7179
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SPI_Master_0/un2_count_21:A,1296
SPI_Master_0/un2_count_21:B,1240
SPI_Master_0/un2_count_21:C,1152
SPI_Master_0/un2_count_21:D,1042
SPI_Master_0/un2_count_21:Y,1042
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_1:B,8408
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_1:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_1:IPB,8408
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_1:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[13]:A,7256
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[13]:B,7411
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[13]:Y,7256
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_9:B,8435
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_9:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_9:IPB,8435
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_9:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9]:A,6210
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9]:B,6170
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9]:C,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[9]:Y,5998
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[27]:A,7268
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[27]:B,7423
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[27]:Y,7268
eSRAM_eNVM_RW_0/data_cnt_RNO[3]:A,7554
eSRAM_eNVM_RW_0/data_cnt_RNO[3]:B,7490
eSRAM_eNVM_RW_0/data_cnt_RNO[3]:C,6332
eSRAM_eNVM_RW_0/data_cnt_RNO[3]:D,5039
eSRAM_eNVM_RW_0/data_cnt_RNO[3]:Y,5039
SPI_Master_0/PWDATA_buf[17]:ADn,
SPI_Master_0/PWDATA_buf[17]:ALn,
SPI_Master_0/PWDATA_buf[17]:CLK,7526
SPI_Master_0/PWDATA_buf[17]:D,4707
SPI_Master_0/PWDATA_buf[17]:EN,2112
SPI_Master_0/PWDATA_buf[17]:LAT,
SPI_Master_0/PWDATA_buf[17]:Q,7526
SPI_Master_0/PWDATA_buf[17]:SD,
SPI_Master_0/PWDATA_buf[17]:SLn,
CS_obuf/U0/U_IOPAD:D,
CS_obuf/U0/U_IOPAD:E,
CS_obuf/U0/U_IOPAD:PAD,
PRDATA_obuf[21]/U0/U_IOENFF:A,
PRDATA_obuf[21]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/addr_temp[31]:ADn,
eSRAM_eNVM_RW_0/addr_temp[31]:ALn,
eSRAM_eNVM_RW_0/addr_temp[31]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[31]:D,3558
eSRAM_eNVM_RW_0/addr_temp[31]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[31]:LAT,
eSRAM_eNVM_RW_0/addr_temp[31]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[31]:SD,
eSRAM_eNVM_RW_0/addr_temp[31]:SLn,
eSRAM_eNVM_RW_0/addr_temp[14]:ADn,
eSRAM_eNVM_RW_0/addr_temp[14]:ALn,
eSRAM_eNVM_RW_0/addr_temp[14]:CLK,5251
eSRAM_eNVM_RW_0/addr_temp[14]:D,3558
eSRAM_eNVM_RW_0/addr_temp[14]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[14]:LAT,
eSRAM_eNVM_RW_0/addr_temp[14]:Q,5251
eSRAM_eNVM_RW_0/addr_temp[14]:SD,
eSRAM_eNVM_RW_0/addr_temp[14]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,7268
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,7268
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
AHB_IF_0/HADDR[12]:ADn,
AHB_IF_0/HADDR[12]:ALn,5922
AHB_IF_0/HADDR[12]:CLK,6673
AHB_IF_0/HADDR[12]:D,7341
AHB_IF_0/HADDR[12]:EN,3183
AHB_IF_0/HADDR[12]:LAT,
AHB_IF_0/HADDR[12]:Q,6673
AHB_IF_0/HADDR[12]:SD,
AHB_IF_0/HADDR[12]:SLn,
SPI_Master_0/PRDATA_buf[2]:ADn,
SPI_Master_0/PRDATA_buf[2]:ALn,
SPI_Master_0/PRDATA_buf[2]:CLK,8617
SPI_Master_0/PRDATA_buf[2]:D,8617
SPI_Master_0/PRDATA_buf[2]:EN,3329
SPI_Master_0/PRDATA_buf[2]:LAT,
SPI_Master_0/PRDATA_buf[2]:Q,8617
SPI_Master_0/PRDATA_buf[2]:SD,
SPI_Master_0/PRDATA_buf[2]:SLn,
PRDATA_obuf[14]/U0/U_IOOUTFF:A,
PRDATA_obuf[14]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/addr_temp[29]:ADn,
eSRAM_eNVM_RW_0/addr_temp[29]:ALn,
eSRAM_eNVM_RW_0/addr_temp[29]:CLK,6261
eSRAM_eNVM_RW_0/addr_temp[29]:D,3304
eSRAM_eNVM_RW_0/addr_temp[29]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[29]:LAT,
eSRAM_eNVM_RW_0/addr_temp[29]:Q,6261
eSRAM_eNVM_RW_0/addr_temp[29]:SD,
eSRAM_eNVM_RW_0/addr_temp[29]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,7352
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,7352
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SPI_Master_0/PWDATA_buf_RNO[4]:A,7616
SPI_Master_0/PWDATA_buf_RNO[4]:B,7526
SPI_Master_0/PWDATA_buf_RNO[4]:C,4707
SPI_Master_0/PWDATA_buf_RNO[4]:D,6878
SPI_Master_0/PWDATA_buf_RNO[4]:Y,4707
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:CLK,4649
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:D,5911
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:Q,4649
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[16]:SLn,
SPI_Master_0/PWDATA_buf[24]:ADn,
SPI_Master_0/PWDATA_buf[24]:ALn,
SPI_Master_0/PWDATA_buf[24]:CLK,7526
SPI_Master_0/PWDATA_buf[24]:D,4707
SPI_Master_0/PWDATA_buf[24]:EN,2112
SPI_Master_0/PWDATA_buf[24]:LAT,
SPI_Master_0/PWDATA_buf[24]:Q,7526
SPI_Master_0/PWDATA_buf[24]:SD,
SPI_Master_0/PWDATA_buf[24]:SLn,
SPI_Master_0/PWDATA_buf_RNO[3]:A,7616
SPI_Master_0/PWDATA_buf_RNO[3]:B,7526
SPI_Master_0/PWDATA_buf_RNO[3]:C,4707
SPI_Master_0/PWDATA_buf_RNO[3]:D,6878
SPI_Master_0/PWDATA_buf_RNO[3]:Y,4707
eSRAM_eNVM_RW_0/data[30]:ADn,
eSRAM_eNVM_RW_0/data[30]:ALn,5922
eSRAM_eNVM_RW_0/data[30]:CLK,6090
eSRAM_eNVM_RW_0/data[30]:D,4806
eSRAM_eNVM_RW_0/data[30]:EN,3406
eSRAM_eNVM_RW_0/data[30]:LAT,
eSRAM_eNVM_RW_0/data[30]:Q,6090
eSRAM_eNVM_RW_0/data[30]:SD,
eSRAM_eNVM_RW_0/data[30]:SLn,
SPI_Master_0/clk_toggles[3]:ADn,
SPI_Master_0/clk_toggles[3]:ALn,
SPI_Master_0/clk_toggles[3]:CLK,4138
SPI_Master_0/clk_toggles[3]:D,1882
SPI_Master_0/clk_toggles[3]:EN,
SPI_Master_0/clk_toggles[3]:LAT,
SPI_Master_0/clk_toggles[3]:Q,4138
SPI_Master_0/clk_toggles[3]:SD,
SPI_Master_0/clk_toggles[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
AHB_IF_0/HADDR_6[7]:A,7341
AHB_IF_0/HADDR_6[7]:B,7518
AHB_IF_0/HADDR_6[7]:Y,7341
eSRAM_eNVM_RW_0/addr_temp_cry[29]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[29]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[29]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[29]:CC,5128
eSRAM_eNVM_RW_0/addr_temp_cry[29]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[29]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[29]:S,5128
eSRAM_eNVM_RW_0/addr_temp_cry[29]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
PRDATA_obuf[7]/U0/U_IOOUTFF:A,
PRDATA_obuf[7]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,7350
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,7350
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SPI_Master_0/un1_count_cry_12:A,
SPI_Master_0/un1_count_cry_12:B,5216
SPI_Master_0/un1_count_cry_12:C,
SPI_Master_0/un1_count_cry_12:CC,5237
SPI_Master_0/un1_count_cry_12:D,
SPI_Master_0/un1_count_cry_12:P,5216
SPI_Master_0/un1_count_cry_12:S,5237
SPI_Master_0/un1_count_cry_12:UB,
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[4]:A,7577
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[4]:B,7410
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[4]:C,7195
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[4]:D,6136
eSRAM_eNVM_RW_0/current_state_ns_i_i_0[4]:Y,6136
AHB_IF_0/DATAOUT[12]:ADn,
AHB_IF_0/DATAOUT[12]:ALn,5922
AHB_IF_0/DATAOUT[12]:CLK,8625
AHB_IF_0/DATAOUT[12]:D,4891
AHB_IF_0/DATAOUT[12]:EN,3425
AHB_IF_0/DATAOUT[12]:LAT,
AHB_IF_0/DATAOUT[12]:Q,8625
AHB_IF_0/DATAOUT[12]:SD,
AHB_IF_0/DATAOUT[12]:SLn,
SPI_Master_0/PRDATA[16]:ADn,
SPI_Master_0/PRDATA[16]:ALn,5922
SPI_Master_0/PRDATA[16]:CLK,
SPI_Master_0/PRDATA[16]:D,8617
SPI_Master_0/PRDATA[16]:EN,3476
SPI_Master_0/PRDATA[16]:LAT,
SPI_Master_0/PRDATA[16]:Q,
SPI_Master_0/PRDATA[16]:SD,
SPI_Master_0/PRDATA[16]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:CLK,6802
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:Q,6802
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[14]:SLn,
SPI_Master_0/un1_reset_inv_2_i_a2:A,
SPI_Master_0/un1_reset_inv_2_i_a2:B,5756
SPI_Master_0/un1_reset_inv_2_i_a2:C,4587
SPI_Master_0/un1_reset_inv_2_i_a2:D,2112
SPI_Master_0/un1_reset_inv_2_i_a2:Y,2112
eSRAM_eNVM_RW_0/current_state_ns_0_0[9]:A,7562
eSRAM_eNVM_RW_0/current_state_ns_0_0[9]:B,7440
eSRAM_eNVM_RW_0/current_state_ns_0_0[9]:C,7366
eSRAM_eNVM_RW_0/current_state_ns_0_0[9]:D,6082
eSRAM_eNVM_RW_0/current_state_ns_0_0[9]:Y,6082
SPI_Master_0/PWDATA_buf_RNO[5]:A,7616
SPI_Master_0/PWDATA_buf_RNO[5]:B,7526
SPI_Master_0/PWDATA_buf_RNO[5]:C,4707
SPI_Master_0/PWDATA_buf_RNO[5]:D,6878
SPI_Master_0/PWDATA_buf_RNO[5]:Y,4707
eSRAM_eNVM_RW_0/addr_temp_lm_0[16]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[16]:B,5241
eSRAM_eNVM_RW_0/addr_temp_lm_0[16]:C,5058
eSRAM_eNVM_RW_0/addr_temp_lm_0[16]:D,3294
eSRAM_eNVM_RW_0/addr_temp_lm_0[16]:Y,3294
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
RD_obuf[4]/U0/U_IOOUTFF:A,
RD_obuf[4]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SPI_Master_0/PWDATA_buf[32]:ADn,
SPI_Master_0/PWDATA_buf[32]:ALn,
SPI_Master_0/PWDATA_buf[32]:CLK,7475
SPI_Master_0/PWDATA_buf[32]:D,3620
SPI_Master_0/PWDATA_buf[32]:EN,2112
SPI_Master_0/PWDATA_buf[32]:LAT,
SPI_Master_0/PWDATA_buf[32]:Q,7475
SPI_Master_0/PWDATA_buf[32]:SD,
SPI_Master_0/PWDATA_buf[32]:SLn,
SPI_Master_0/PRDATA_buf[28]:ADn,
SPI_Master_0/PRDATA_buf[28]:ALn,
SPI_Master_0/PRDATA_buf[28]:CLK,8617
SPI_Master_0/PRDATA_buf[28]:D,8617
SPI_Master_0/PRDATA_buf[28]:EN,3329
SPI_Master_0/PRDATA_buf[28]:LAT,
SPI_Master_0/PRDATA_buf[28]:Q,8617
SPI_Master_0/PRDATA_buf[28]:SD,
SPI_Master_0/PRDATA_buf[28]:SLn,
eSRAM_eNVM_RW_0/addr_temp[8]:ADn,
eSRAM_eNVM_RW_0/addr_temp[8]:ALn,
eSRAM_eNVM_RW_0/addr_temp[8]:CLK,5174
eSRAM_eNVM_RW_0/addr_temp[8]:D,3414
eSRAM_eNVM_RW_0/addr_temp[8]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[8]:LAT,
eSRAM_eNVM_RW_0/addr_temp[8]:Q,5174
eSRAM_eNVM_RW_0/addr_temp[8]:SD,
eSRAM_eNVM_RW_0/addr_temp[8]:SLn,
SPI_Master_0/CLKOUT_cl_1_u_0_a2_0_0:A,4280
SPI_Master_0/CLKOUT_cl_1_u_0_a2_0_0:B,3887
SPI_Master_0/CLKOUT_cl_1_u_0_a2_0_0:Y,3887
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2:A,3797
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2:B,6369
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2:C,4898
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2:Y,3797
RD_obuf[3]/U0/U_IOOUTFF:A,
RD_obuf[3]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SPI_Master_0/PWDATA_buf[1]:ADn,
SPI_Master_0/PWDATA_buf[1]:ALn,
SPI_Master_0/PWDATA_buf[1]:CLK,7526
SPI_Master_0/PWDATA_buf[1]:D,4707
SPI_Master_0/PWDATA_buf[1]:EN,2112
SPI_Master_0/PWDATA_buf[1]:LAT,
SPI_Master_0/PWDATA_buf[1]:Q,7526
SPI_Master_0/PWDATA_buf[1]:SD,
SPI_Master_0/PWDATA_buf[1]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
eSRAM_eNVM_RW_0/current_state_RNIKLCS[6]:A,3758
eSRAM_eNVM_RW_0/current_state_RNIKLCS[6]:B,3667
eSRAM_eNVM_RW_0/current_state_RNIKLCS[6]:C,3630
eSRAM_eNVM_RW_0/current_state_RNIKLCS[6]:Y,3630
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SPI_Master_0/PWDATA_buf[11]:ADn,
SPI_Master_0/PWDATA_buf[11]:ALn,
SPI_Master_0/PWDATA_buf[11]:CLK,7526
SPI_Master_0/PWDATA_buf[11]:D,4707
SPI_Master_0/PWDATA_buf[11]:EN,2112
SPI_Master_0/PWDATA_buf[11]:LAT,
SPI_Master_0/PWDATA_buf[11]:Q,7526
SPI_Master_0/PWDATA_buf[11]:SD,
SPI_Master_0/PWDATA_buf[11]:SLn,
SPI_Master_0/count_0[17]:A,5260
SPI_Master_0/count_0[17]:B,5765
SPI_Master_0/count_0[17]:Y,5260
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_2_tz:A,5942
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_2_tz:B,4864
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_2_tz:C,4599
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_2_tz:D,3236
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_2_tz:Y,3236
eSRAM_eNVM_RW_0/addr_temp_lm_0[13]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[13]:B,5281
eSRAM_eNVM_RW_0/addr_temp_lm_0[13]:Y,3558
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIKBAK2[0]:A,7031
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIKBAK2[0]:B,5810
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIKBAK2[0]:C,4475
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIKBAK2[0]:D,4496
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIKBAK2[0]:Y,4475
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_10:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_10:IPENn,
PWRITE_ibuf/U0/U_IOPAD:PAD,
PWRITE_ibuf/U0/U_IOPAD:Y,
AHB_IF_0/HWDATA[22]:ADn,
AHB_IF_0/HWDATA[22]:ALn,5922
AHB_IF_0/HWDATA[22]:CLK,7445
AHB_IF_0/HWDATA[22]:D,8625
AHB_IF_0/HWDATA[22]:EN,3433
AHB_IF_0/HWDATA[22]:LAT,
AHB_IF_0/HWDATA[22]:Q,7445
AHB_IF_0/HWDATA[22]:SD,
AHB_IF_0/HWDATA[22]:SLn,
SPI_Master_0/continue:ADn,
SPI_Master_0/continue:ALn,
SPI_Master_0/continue:CLK,5297
SPI_Master_0/continue:D,3579
SPI_Master_0/continue:EN,8266
SPI_Master_0/continue:LAT,
SPI_Master_0/continue:Q,5297
SPI_Master_0/continue:SD,
SPI_Master_0/continue:SLn,
AHB_IF_0/HADDR[15]:ADn,
AHB_IF_0/HADDR[15]:ALn,5922
AHB_IF_0/HADDR[15]:CLK,6577
AHB_IF_0/HADDR[15]:D,7341
AHB_IF_0/HADDR[15]:EN,3183
AHB_IF_0/HADDR[15]:LAT,
AHB_IF_0/HADDR[15]:Q,6577
AHB_IF_0/HADDR[15]:SD,
AHB_IF_0/HADDR[15]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0]:A,4148
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0]:B,5357
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0]:C,3900
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0]:D,3892
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[0]:Y,3892
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:ALn,8492
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:CLK,7526
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:D,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:EN,7398
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:Q,7526
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:SD,
eSRAM_eNVM_access_0/CORERESETP_0/mss_ready_select:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
AHB_IF_0/ahb_fsm_current_state[0]:ADn,
AHB_IF_0/ahb_fsm_current_state[0]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[0]:CLK,5513
AHB_IF_0/ahb_fsm_current_state[0]:D,3766
AHB_IF_0/ahb_fsm_current_state[0]:EN,
AHB_IF_0/ahb_fsm_current_state[0]:LAT,
AHB_IF_0/ahb_fsm_current_state[0]:Q,5513
AHB_IF_0/ahb_fsm_current_state[0]:SD,
AHB_IF_0/ahb_fsm_current_state[0]:SLn,
SPI_Master_0/PWDATA_buf_RNO[30]:A,7616
SPI_Master_0/PWDATA_buf_RNO[30]:B,7526
SPI_Master_0/PWDATA_buf_RNO[30]:C,4707
SPI_Master_0/PWDATA_buf_RNO[30]:D,6878
SPI_Master_0/PWDATA_buf_RNO[30]:Y,4707
eSRAM_eNVM_RW_0/data_lm_0[17]:A,5290
eSRAM_eNVM_RW_0/data_lm_0[17]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[17]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[17]:Y,4750
eSRAM_eNVM_RW_0/current_state_RNIH70A1[5]:A,4937
eSRAM_eNVM_RW_0/current_state_RNIH70A1[5]:B,4777
eSRAM_eNVM_RW_0/current_state_RNIH70A1[5]:C,4839
eSRAM_eNVM_RW_0/current_state_RNIH70A1[5]:D,4709
eSRAM_eNVM_RW_0/current_state_RNIH70A1[5]:Y,4709
AHB_IF_0/HADDR_6[16]:A,7341
AHB_IF_0/HADDR_6[16]:B,7518
AHB_IF_0/HADDR_6[16]:Y,7341
SPI_Master_0/PRDATA[25]:ADn,
SPI_Master_0/PRDATA[25]:ALn,5922
SPI_Master_0/PRDATA[25]:CLK,
SPI_Master_0/PRDATA[25]:D,8617
SPI_Master_0/PRDATA[25]:EN,3476
SPI_Master_0/PRDATA[25]:LAT,
SPI_Master_0/PRDATA[25]:Q,
SPI_Master_0/PRDATA[25]:SD,
SPI_Master_0/PRDATA[25]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[11]:A,7344
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[11]:B,7499
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[11]:Y,7344
SPI_Master_0/PWDATA_buf[15]:ADn,
SPI_Master_0/PWDATA_buf[15]:ALn,
SPI_Master_0/PWDATA_buf[15]:CLK,7526
SPI_Master_0/PWDATA_buf[15]:D,4707
SPI_Master_0/PWDATA_buf[15]:EN,2112
SPI_Master_0/PWDATA_buf[15]:LAT,
SPI_Master_0/PWDATA_buf[15]:Q,7526
SPI_Master_0/PWDATA_buf[15]:SD,
SPI_Master_0/PWDATA_buf[15]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[21]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[21]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[21]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[21]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[21]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[21]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[21]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[21]:SD,
eSRAM_eNVM_RW_0/ram_wdata[21]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
AHB_IF_0/HWDATA[26]:ADn,
AHB_IF_0/HWDATA[26]:ALn,5922
AHB_IF_0/HWDATA[26]:CLK,7492
AHB_IF_0/HWDATA[26]:D,8625
AHB_IF_0/HWDATA[26]:EN,3433
AHB_IF_0/HWDATA[26]:LAT,
AHB_IF_0/HWDATA[26]:Q,7492
AHB_IF_0/HWDATA[26]:SD,
AHB_IF_0/HWDATA[26]:SLn,
ss_n_obuf/U0/U_IOOUTFF:A,
ss_n_obuf/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/addr_temp_cry[3]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[3]:B,4974
eSRAM_eNVM_RW_0/addr_temp_cry[3]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[3]:CC,6051
eSRAM_eNVM_RW_0/addr_temp_cry[3]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[3]:P,4974
eSRAM_eNVM_RW_0/addr_temp_cry[3]:S,6051
eSRAM_eNVM_RW_0/addr_temp_cry[3]:UB,
eSRAM_eNVM_RW_0/addr_temp[2]:ADn,
eSRAM_eNVM_RW_0/addr_temp[2]:ALn,
eSRAM_eNVM_RW_0/addr_temp[2]:CLK,5025
eSRAM_eNVM_RW_0/addr_temp[2]:D,3414
eSRAM_eNVM_RW_0/addr_temp[2]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[2]:LAT,
eSRAM_eNVM_RW_0/addr_temp[2]:Q,5025
eSRAM_eNVM_RW_0/addr_temp[2]:SD,
eSRAM_eNVM_RW_0/addr_temp[2]:SLn,
SPI_Master_0/PRDATA_buf[27]:ADn,
SPI_Master_0/PRDATA_buf[27]:ALn,
SPI_Master_0/PRDATA_buf[27]:CLK,8617
SPI_Master_0/PRDATA_buf[27]:D,8617
SPI_Master_0/PRDATA_buf[27]:EN,3329
SPI_Master_0/PRDATA_buf[27]:LAT,
SPI_Master_0/PRDATA_buf[27]:Q,8617
SPI_Master_0/PRDATA_buf[27]:SD,
SPI_Master_0/PRDATA_buf[27]:SLn,
PRDATA_obuf[10]/U0/U_IOENFF:A,
PRDATA_obuf[10]/U0/U_IOENFF:Y,
SPI_Master_0/PWDATA_buf[9]:ADn,
SPI_Master_0/PWDATA_buf[9]:ALn,
SPI_Master_0/PWDATA_buf[9]:CLK,7526
SPI_Master_0/PWDATA_buf[9]:D,4707
SPI_Master_0/PWDATA_buf[9]:EN,2112
SPI_Master_0/PWDATA_buf[9]:LAT,
SPI_Master_0/PWDATA_buf[9]:Q,7526
SPI_Master_0/PWDATA_buf[9]:SD,
SPI_Master_0/PWDATA_buf[9]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
AHB_IF_0/HWDATA[13]:ADn,
AHB_IF_0/HWDATA[13]:ALn,5922
AHB_IF_0/HWDATA[13]:CLK,7411
AHB_IF_0/HWDATA[13]:D,8625
AHB_IF_0/HWDATA[13]:EN,3433
AHB_IF_0/HWDATA[13]:LAT,
AHB_IF_0/HWDATA[13]:Q,7411
AHB_IF_0/HWDATA[13]:SD,
AHB_IF_0/HWDATA[13]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_RNO[4]:A,7469
eSRAM_eNVM_RW_0/ram_waddr_RNO[4]:B,7483
eSRAM_eNVM_RW_0/ram_waddr_RNO[4]:C,4285
eSRAM_eNVM_RW_0/ram_waddr_RNO[4]:D,3634
eSRAM_eNVM_RW_0/ram_waddr_RNO[4]:Y,3634
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SPI_Master_0/CLKOUT_8_1_iv_0_a2_1_2:A,6531
SPI_Master_0/CLKOUT_8_1_iv_0_a2_1_2:B,6433
SPI_Master_0/CLKOUT_8_1_iv_0_a2_1_2:C,5057
SPI_Master_0/CLKOUT_8_1_iv_0_a2_1_2:D,5273
SPI_Master_0/CLKOUT_8_1_iv_0_a2_1_2:Y,5057
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_12:B,8443
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_12:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_12:IPB,8443
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_12:IPC,
eSRAM_eNVM_RW_0/current_state[13]:ADn,
eSRAM_eNVM_RW_0/current_state[13]:ALn,5922
eSRAM_eNVM_RW_0/current_state[13]:CLK,4658
eSRAM_eNVM_RW_0/current_state[13]:D,6180
eSRAM_eNVM_RW_0/current_state[13]:EN,
eSRAM_eNVM_RW_0/current_state[13]:LAT,
eSRAM_eNVM_RW_0/current_state[13]:Q,4658
eSRAM_eNVM_RW_0/current_state[13]:SD,
eSRAM_eNVM_RW_0/current_state[13]:SLn,
AHB_IF_0/HWDATA[17]:ADn,
AHB_IF_0/HWDATA[17]:ALn,5922
AHB_IF_0/HWDATA[17]:CLK,7334
AHB_IF_0/HWDATA[17]:D,8625
AHB_IF_0/HWDATA[17]:EN,3433
AHB_IF_0/HWDATA[17]:LAT,
AHB_IF_0/HWDATA[17]:Q,7334
AHB_IF_0/HWDATA[17]:SD,
AHB_IF_0/HWDATA[17]:SLn,
SPI_Master_0/count[18]:ADn,
SPI_Master_0/count[18]:ALn,
SPI_Master_0/count[18]:CLK,1487
SPI_Master_0/count[18]:D,5116
SPI_Master_0/count[18]:EN,
SPI_Master_0/count[18]:LAT,
SPI_Master_0/count[18]:Q,1487
SPI_Master_0/count[18]:SD,
SPI_Master_0/count[18]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_a2_0[19]:A,3525
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_a2_0[19]:B,3578
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_a2_0[19]:Y,3525
PRDATA_obuf[3]/U0/U_IOOUTFF:A,
PRDATA_obuf[3]/U0/U_IOOUTFF:Y,
AHB_IF_0/HADDR_6[31]:A,7341
AHB_IF_0/HADDR_6[31]:B,7518
AHB_IF_0/HADDR_6[31]:Y,7341
eSRAM_eNVM_RW_0/data[13]:ADn,
eSRAM_eNVM_RW_0/data[13]:ALn,5922
eSRAM_eNVM_RW_0/data[13]:CLK,5241
eSRAM_eNVM_RW_0/data[13]:D,4806
eSRAM_eNVM_RW_0/data[13]:EN,3406
eSRAM_eNVM_RW_0/data[13]:LAT,
eSRAM_eNVM_RW_0/data[13]:Q,5241
eSRAM_eNVM_RW_0/data[13]:SD,
eSRAM_eNVM_RW_0/data[13]:SLn,
SPI_Master_0/PRDATA_buf[7]:ADn,
SPI_Master_0/PRDATA_buf[7]:ALn,
SPI_Master_0/PRDATA_buf[7]:CLK,8617
SPI_Master_0/PRDATA_buf[7]:D,8617
SPI_Master_0/PRDATA_buf[7]:EN,3329
SPI_Master_0/PRDATA_buf[7]:LAT,
SPI_Master_0/PRDATA_buf[7]:Q,8617
SPI_Master_0/PRDATA_buf[7]:SD,
SPI_Master_0/PRDATA_buf[7]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[23]:A,5160
eSRAM_eNVM_RW_0/data_lm_0[23]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[23]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[23]:Y,4750
eSRAM_eNVM_RW_0/addr_temp[19]:ADn,
eSRAM_eNVM_RW_0/addr_temp[19]:ALn,
eSRAM_eNVM_RW_0/addr_temp[19]:CLK,6359
eSRAM_eNVM_RW_0/addr_temp[19]:D,3414
eSRAM_eNVM_RW_0/addr_temp[19]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[19]:LAT,
eSRAM_eNVM_RW_0/addr_temp[19]:Q,6359
eSRAM_eNVM_RW_0/addr_temp[19]:SD,
eSRAM_eNVM_RW_0/addr_temp[19]:SLn,
SPI_Master_0/count[17]:ADn,
SPI_Master_0/count[17]:ALn,
SPI_Master_0/count[17]:CLK,1399
SPI_Master_0/count[17]:D,5260
SPI_Master_0/count[17]:EN,
SPI_Master_0/count[17]:LAT,
SPI_Master_0/count[17]:Q,1399
SPI_Master_0/count[17]:SD,
SPI_Master_0/count[17]:SLn,
CLKOUT_obuft/U0/U_IOPAD:D,
CLKOUT_obuft/U0/U_IOPAD:E,
CLKOUT_obuft/U0/U_IOPAD:PAD,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_34:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_34:IPENn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/g0_1:A,3372
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/g0_1:B,3598
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/g0_1:C,3522
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/g0_1:Y,3372
PRDATA_obuf[11]/U0/U_IOENFF:A,
PRDATA_obuf[11]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[14]:A,7484
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[14]:B,7440
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[14]:C,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[14]:D,7325
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[14]:Y,5050
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_28:B,8456
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_28:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_28:IPB,8456
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_28:IPC,
eSRAM_eNVM_RW_0/addr_temp_lm_0[25]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[25]:B,5062
eSRAM_eNVM_RW_0/addr_temp_lm_0[25]:Y,3558
eSRAM_eNVM_RW_0/current_state[1]:ADn,
eSRAM_eNVM_RW_0/current_state[1]:ALn,5922
eSRAM_eNVM_RW_0/current_state[1]:CLK,3301
eSRAM_eNVM_RW_0/current_state[1]:D,5154
eSRAM_eNVM_RW_0/current_state[1]:EN,
eSRAM_eNVM_RW_0/current_state[1]:LAT,
eSRAM_eNVM_RW_0/current_state[1]:Q,3301
eSRAM_eNVM_RW_0/current_state[1]:SD,
eSRAM_eNVM_RW_0/current_state[1]:SLn,
AHB_IF_0/HWDATA_int[25]:ADn,
AHB_IF_0/HWDATA_int[25]:ALn,
AHB_IF_0/HWDATA_int[25]:CLK,8625
AHB_IF_0/HWDATA_int[25]:D,8617
AHB_IF_0/HWDATA_int[25]:EN,6922
AHB_IF_0/HWDATA_int[25]:LAT,
AHB_IF_0/HWDATA_int[25]:Q,8625
AHB_IF_0/HWDATA_int[25]:SD,
AHB_IF_0/HWDATA_int[25]:SLn,
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0_1[0]:A,4992
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0_1[0]:B,4951
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0_1[0]:C,4832
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0_1[0]:D,4738
AHB_IF_0/ahb_fsm_current_state_ns_0_a2_0_1[0]:Y,4738
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0:A,4928
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0:B,3380
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0:C,5921
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0:D,5513
AHB_IF_0/un1_HADDR_0_sqmuxa_i_0_o2_s_0:Y,3380
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:CLK,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:D,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:EN,4510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:Q,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt[13]:SLn,
SPI_Master_0/PWDATA_buf_RNO[18]:A,7616
SPI_Master_0/PWDATA_buf_RNO[18]:B,7526
SPI_Master_0/PWDATA_buf_RNO[18]:C,4707
SPI_Master_0/PWDATA_buf_RNO[18]:D,6878
SPI_Master_0/PWDATA_buf_RNO[18]:Y,4707
PRDATA_obuf[25]/U0/U_IOPAD:D,
PRDATA_obuf[25]/U0/U_IOPAD:E,
PRDATA_obuf[25]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SPI_Master_0/PRDATA_buf[21]:ADn,
SPI_Master_0/PRDATA_buf[21]:ALn,
SPI_Master_0/PRDATA_buf[21]:CLK,8617
SPI_Master_0/PRDATA_buf[21]:D,8617
SPI_Master_0/PRDATA_buf[21]:EN,3329
SPI_Master_0/PRDATA_buf[21]:LAT,
SPI_Master_0/PRDATA_buf[21]:Q,8617
SPI_Master_0/PRDATA_buf[21]:SD,
SPI_Master_0/PRDATA_buf[21]:SLn,
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_1:A,6446
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_1:B,6380
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_1:C,6322
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_1:D,6196
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_1:Y,6196
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_17:B,8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_17:C,8565
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_17:IPB,8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_17:IPC,8565
SPI_Master_0/count_0[8]:A,5379
SPI_Master_0/count_0[8]:B,5765
SPI_Master_0/count_0[8]:Y,5379
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
AHB_IF_0/DATAOUT[27]:ADn,
AHB_IF_0/DATAOUT[27]:ALn,5922
AHB_IF_0/DATAOUT[27]:CLK,8625
AHB_IF_0/DATAOUT[27]:D,4891
AHB_IF_0/DATAOUT[27]:EN,3425
AHB_IF_0/DATAOUT[27]:LAT,
AHB_IF_0/DATAOUT[27]:Q,8625
AHB_IF_0/DATAOUT[27]:SD,
AHB_IF_0/DATAOUT[27]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[30]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[30]:B,6210
eSRAM_eNVM_RW_0/addr_temp_cry[30]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[30]:CC,4995
eSRAM_eNVM_RW_0/addr_temp_cry[30]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[30]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[30]:S,4995
eSRAM_eNVM_RW_0/addr_temp_cry[30]:UB,
AHB_IF_0/HTRANS_1_RNO_0[1]:A,6419
AHB_IF_0/HTRANS_1_RNO_0[1]:B,6340
AHB_IF_0/HTRANS_1_RNO_0[1]:C,6283
AHB_IF_0/HTRANS_1_RNO_0[1]:Y,6283
AHB_IF_0/HADDR_6[30]:A,7341
AHB_IF_0/HADDR_6[30]:B,7518
AHB_IF_0/HADDR_6[30]:Y,7341
SPI_Master_0/PWDATA_buf_RNO[16]:A,7616
SPI_Master_0/PWDATA_buf_RNO[16]:B,7526
SPI_Master_0/PWDATA_buf_RNO[16]:C,4707
SPI_Master_0/PWDATA_buf_RNO[16]:D,6878
SPI_Master_0/PWDATA_buf_RNO[16]:Y,4707
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SPI_Master_0/PWDATA_buf_RNO[22]:A,7616
SPI_Master_0/PWDATA_buf_RNO[22]:B,7526
SPI_Master_0/PWDATA_buf_RNO[22]:C,4707
SPI_Master_0/PWDATA_buf_RNO[22]:D,6878
SPI_Master_0/PWDATA_buf_RNO[22]:Y,4707
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,8625
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,8625
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
eSRAM_eNVM_access_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
AHB_IF_0/HWDATA_int[19]:ADn,
AHB_IF_0/HWDATA_int[19]:ALn,
AHB_IF_0/HWDATA_int[19]:CLK,8625
AHB_IF_0/HWDATA_int[19]:D,8617
AHB_IF_0/HWDATA_int[19]:EN,6922
AHB_IF_0/HWDATA_int[19]:LAT,
AHB_IF_0/HWDATA_int[19]:Q,8625
AHB_IF_0/HWDATA_int[19]:SD,
AHB_IF_0/HWDATA_int[19]:SLn,
RD_obuf[0]/U0/U_IOPAD:D,
RD_obuf[0]/U0/U_IOPAD:E,
RD_obuf[0]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
AHB_IF_0/DATAOUT[6]:ADn,
AHB_IF_0/DATAOUT[6]:ALn,5922
AHB_IF_0/DATAOUT[6]:CLK,8625
AHB_IF_0/DATAOUT[6]:D,4891
AHB_IF_0/DATAOUT[6]:EN,3425
AHB_IF_0/DATAOUT[6]:LAT,
AHB_IF_0/DATAOUT[6]:Q,8625
AHB_IF_0/DATAOUT[6]:SD,
AHB_IF_0/DATAOUT[6]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0_0[7]:A,7585
eSRAM_eNVM_RW_0/current_state_ns_0_0[7]:B,7433
eSRAM_eNVM_RW_0/current_state_ns_0_0[7]:C,7195
eSRAM_eNVM_RW_0/current_state_ns_0_0[7]:D,4952
eSRAM_eNVM_RW_0/current_state_ns_0_0[7]:Y,4952
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SPI_Master_0/count[25]:ADn,
SPI_Master_0/count[25]:ALn,
SPI_Master_0/count[25]:CLK,1250
SPI_Master_0/count[25]:D,4950
SPI_Master_0/count[25]:EN,
SPI_Master_0/count[25]:LAT,
SPI_Master_0/count[25]:Q,1250
SPI_Master_0/count[25]:SD,
SPI_Master_0/count[25]:SLn,
SPI_Master_0/count_0[0]:A,5829
SPI_Master_0/count_0[0]:B,5765
SPI_Master_0/count_0[0]:Y,5765
start_esram_ibuf/U0/U_IOPAD:PAD,
start_esram_ibuf/U0/U_IOPAD:Y,
SPI_Master_0/count_0[3]:A,5353
SPI_Master_0/count_0[3]:B,5765
SPI_Master_0/count_0[3]:Y,5353
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[5]:A,5210
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[5]:B,4884
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[5]:C,6168
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[5]:D,5840
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_i_0_o2[5]:Y,4884
eSRAM_eNVM_RW_0/data_lm_0[28]:A,4806
eSRAM_eNVM_RW_0/data_lm_0[28]:B,5046
eSRAM_eNVM_RW_0/data_lm_0[28]:Y,4806
AHB_IF_0/HWRITE:ADn,
AHB_IF_0/HWRITE:ALn,5922
AHB_IF_0/HWRITE:CLK,7162
AHB_IF_0/HWRITE:D,8601
AHB_IF_0/HWRITE:EN,3406
AHB_IF_0/HWRITE:LAT,
AHB_IF_0/HWRITE:Q,7162
AHB_IF_0/HWRITE:SD,
AHB_IF_0/HWRITE:SLn,
SPI_Master_0/PRDATA_buf[25]:ADn,
SPI_Master_0/PRDATA_buf[25]:ALn,
SPI_Master_0/PRDATA_buf[25]:CLK,8617
SPI_Master_0/PRDATA_buf[25]:D,8617
SPI_Master_0/PRDATA_buf[25]:EN,3329
SPI_Master_0/PRDATA_buf[25]:LAT,
SPI_Master_0/PRDATA_buf[25]:Q,8617
SPI_Master_0/PRDATA_buf[25]:SD,
SPI_Master_0/PRDATA_buf[25]:SLn,
eSRAM_eNVM_RW_0/current_state_ns_0_0[16]:A,7585
eSRAM_eNVM_RW_0/current_state_ns_0_0[16]:B,6145
eSRAM_eNVM_RW_0/current_state_ns_0_0[16]:C,6125
eSRAM_eNVM_RW_0/current_state_ns_0_0[16]:Y,6125
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI72J01[0]:A,6675
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI72J01[0]:B,4034
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI72J01[0]:C,6829
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI72J01[0]:D,6718
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI72J01[0]:Y,4034
SPI_Master_0/clk_toggles_r[1]:A,2278
SPI_Master_0/clk_toggles_r[1]:B,2571
SPI_Master_0/clk_toggles_r[1]:Y,2278
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_a0[19]:A,3539
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_a0[19]:B,3528
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_a0[19]:C,3472
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_a0[19]:D,3380
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_a0[19]:Y,3380
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[23]:A,7378
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[23]:B,7533
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[23]:Y,7378
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
eSRAM_eNVM_RW_0/addr_temp_cry[13]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[13]:B,6261
eSRAM_eNVM_RW_0/addr_temp_cry[13]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[13]:CC,5281
eSRAM_eNVM_RW_0/addr_temp_cry[13]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[13]:P,
eSRAM_eNVM_RW_0/addr_temp_cry[13]:S,5281
eSRAM_eNVM_RW_0/addr_temp_cry[13]:UB,
PRDATA_obuf[2]/U0/U_IOOUTFF:A,
PRDATA_obuf[2]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,4451
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,4451
SPI_Master_0/count_0[20]:A,5159
SPI_Master_0/count_0[20]:B,5765
SPI_Master_0/count_0[20]:Y,5159
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2:A,5021
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2:B,4972
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2:C,3634
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2:Y,3634
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[0],5402
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[10],5133
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[11],5062
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[1],5310
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[2],5241
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[3],5347
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[4],5264
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[5],5290
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[6],5333
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[7],5189
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[8],5118
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CC[9],5232
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CI,4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:CO,4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[0],5251
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[1],5192
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[2],5408
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[3],5378
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[6],5392
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[7],5451
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[8],5534
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:P[9],5517
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[0],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[1],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[2],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[3],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[6],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[7],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[8],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_1:UB[9],
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[0],
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[10],5353
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[11],5281
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[1],5953
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[2],5879
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[3],5557
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[4],5575
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[5],5516
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[6],5615
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[7],5409
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[8],5436
eSRAM_eNVM_RW_0/data_s_71_CC_0:CC[9],5550
eSRAM_eNVM_RW_0/data_s_71_CC_0:CI,
eSRAM_eNVM_RW_0/data_s_71_CC_0:CO,5023
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[0],5074
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[10],
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[11],
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[1],5023
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[2],5239
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[3],5209
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[4],
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[5],
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[6],5223
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[7],5282
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[8],5365
eSRAM_eNVM_RW_0/data_s_71_CC_0:P[9],5348
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[0],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[10],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[11],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[1],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[2],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[3],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[4],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[5],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[6],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[7],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[8],
eSRAM_eNVM_RW_0/data_s_71_CC_0:UB[9],
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_4:B,8437
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_4:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_4:IPB,8437
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_4:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,
eSRAM_eNVM_RW_0/addr_temp_lm_0[20]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[20]:B,5333
eSRAM_eNVM_RW_0/addr_temp_lm_0[20]:Y,3558
eSRAM_eNVM_RW_0/data[14]:ADn,
eSRAM_eNVM_RW_0/data[14]:ALn,5922
eSRAM_eNVM_RW_0/data[14]:CLK,5457
eSRAM_eNVM_RW_0/data[14]:D,4750
eSRAM_eNVM_RW_0/data[14]:EN,3406
eSRAM_eNVM_RW_0/data[14]:LAT,
eSRAM_eNVM_RW_0/data[14]:Q,5457
eSRAM_eNVM_RW_0/data[14]:SD,
eSRAM_eNVM_RW_0/data[14]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_n2_0_o2:A,4319
eSRAM_eNVM_RW_0/ram_waddr_n2_0_o2:B,4285
eSRAM_eNVM_RW_0/ram_waddr_n2_0_o2:Y,4285
eSRAM_eNVM_RW_0/ram_wdata[17]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[17]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[17]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[17]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[17]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[17]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[17]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[17]:SD,
eSRAM_eNVM_RW_0/ram_wdata[17]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_26:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_26:B,5198
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_26:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_26:Y,4891
AHB_IF_0/HWDATA_int[18]:ADn,
AHB_IF_0/HWDATA_int[18]:ALn,
AHB_IF_0/HWDATA_int[18]:CLK,8625
AHB_IF_0/HWDATA_int[18]:D,8617
AHB_IF_0/HWDATA_int[18]:EN,6922
AHB_IF_0/HWDATA_int[18]:LAT,
AHB_IF_0/HWDATA_int[18]:Q,8625
AHB_IF_0/HWDATA_int[18]:SD,
AHB_IF_0/HWDATA_int[18]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0:An,
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0:ENn,
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0:YWn,
SPI_Master_0/un1_count_cry_4:A,
SPI_Master_0/un1_count_cry_4:B,6210
SPI_Master_0/un1_count_cry_4:C,
SPI_Master_0/un1_count_cry_4:CC,5145
SPI_Master_0/un1_count_cry_4:D,
SPI_Master_0/un1_count_cry_4:P,
SPI_Master_0/un1_count_cry_4:S,5145
SPI_Master_0/un1_count_cry_4:UB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_10:B,8515
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_10:IPB,8515
SPI_Master_0/un1_count_s_0_73_CC_2:CC[0],5111
SPI_Master_0/un1_count_s_0_73_CC_2:CC[1],5019
SPI_Master_0/un1_count_s_0_73_CC_2:CC[2],4950
SPI_Master_0/un1_count_s_0_73_CC_2:CC[3],5055
SPI_Master_0/un1_count_s_0_73_CC_2:CC[4],4973
SPI_Master_0/un1_count_s_0_73_CC_2:CC[5],4901
SPI_Master_0/un1_count_s_0_73_CC_2:CC[6],5041
SPI_Master_0/un1_count_s_0_73_CC_2:CC[7],4897
SPI_Master_0/un1_count_s_0_73_CC_2:CC[8],4826
SPI_Master_0/un1_count_s_0_73_CC_2:CI,4826
SPI_Master_0/un1_count_s_0_73_CC_2:P[0],5494
SPI_Master_0/un1_count_s_0_73_CC_2:P[10],
SPI_Master_0/un1_count_s_0_73_CC_2:P[11],
SPI_Master_0/un1_count_s_0_73_CC_2:P[1],5436
SPI_Master_0/un1_count_s_0_73_CC_2:P[2],5651
SPI_Master_0/un1_count_s_0_73_CC_2:P[3],5621
SPI_Master_0/un1_count_s_0_73_CC_2:P[4],
SPI_Master_0/un1_count_s_0_73_CC_2:P[5],
SPI_Master_0/un1_count_s_0_73_CC_2:P[6],6026
SPI_Master_0/un1_count_s_0_73_CC_2:P[7],6126
SPI_Master_0/un1_count_s_0_73_CC_2:P[8],
SPI_Master_0/un1_count_s_0_73_CC_2:P[9],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[0],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[10],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[11],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[1],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[2],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[3],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[4],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[5],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[6],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[7],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[8],
SPI_Master_0/un1_count_s_0_73_CC_2:UB[9],
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:CLK,6813
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:Q,6813
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[16]:SLn,
AHB_IF_0/DATAOUT[14]:ADn,
AHB_IF_0/DATAOUT[14]:ALn,5922
AHB_IF_0/DATAOUT[14]:CLK,8625
AHB_IF_0/DATAOUT[14]:D,4891
AHB_IF_0/DATAOUT[14]:EN,3425
AHB_IF_0/DATAOUT[14]:LAT,
AHB_IF_0/DATAOUT[14]:Q,8625
AHB_IF_0/DATAOUT[14]:SD,
AHB_IF_0/DATAOUT[14]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[16]:A,7308
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[16]:B,7463
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[16]:Y,7308
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0_RGB1:An,
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0_RGB1:ENn,
eSRAM_eNVM_access_0/CCC_0/GL0_INST/U0_RGB1:YL,
eSRAM_eNVM_RW_0/addr_temp_lm_0[11]:A,7386
eSRAM_eNVM_RW_0/addr_temp_lm_0[11]:B,7417
eSRAM_eNVM_RW_0/addr_temp_lm_0[11]:C,3414
eSRAM_eNVM_RW_0/addr_temp_lm_0[11]:D,5282
eSRAM_eNVM_RW_0/addr_temp_lm_0[11]:Y,3414
AHB_IF_0/HADDR_6[14]:A,7341
AHB_IF_0/HADDR_6[14]:B,7518
AHB_IF_0/HADDR_6[14]:Y,7341
AHB_IF_0/DATAOUT[23]:ADn,
AHB_IF_0/DATAOUT[23]:ALn,5922
AHB_IF_0/DATAOUT[23]:CLK,8625
AHB_IF_0/DATAOUT[23]:D,4891
AHB_IF_0/DATAOUT[23]:EN,3425
AHB_IF_0/DATAOUT[23]:LAT,
AHB_IF_0/DATAOUT[23]:Q,8625
AHB_IF_0/DATAOUT[23]:SD,
AHB_IF_0/DATAOUT[23]:SLn,
eSRAM_eNVM_RW_0/READ32_i_0_o2_0_o6_i_o2:A,4797
eSRAM_eNVM_RW_0/READ32_i_0_o2_0_o6_i_o2:B,4894
eSRAM_eNVM_RW_0/READ32_i_0_o2_0_o6_i_o2:Y,4797
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
eSRAM_eNVM_RW_0/current_state_RNIEA38[15]:A,6183
eSRAM_eNVM_RW_0/current_state_RNIEA38[15]:B,6053
eSRAM_eNVM_RW_0/current_state_RNIEA38[15]:C,4797
eSRAM_eNVM_RW_0/current_state_RNIEA38[15]:Y,4797
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:CLK,7053
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:Q,7053
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[18]:SLn,
AHB_IF_0/HADDR[24]:ADn,
AHB_IF_0/HADDR[24]:ALn,5922
AHB_IF_0/HADDR[24]:CLK,7129
AHB_IF_0/HADDR[24]:D,7341
AHB_IF_0/HADDR[24]:EN,3183
AHB_IF_0/HADDR[24]:LAT,
AHB_IF_0/HADDR[24]:Q,7129
AHB_IF_0/HADDR[24]:SD,
AHB_IF_0/HADDR[24]:SLn,
SPI_Master_0/count_0[6]:A,5336
SPI_Master_0/count_0[6]:B,5765
SPI_Master_0/count_0[6]:Y,5336
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_8:B,8451
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_8:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_8:IPB,8451
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_8:IPC,
PRDATA_obuf[24]/U0/U_IOOUTFF:A,
PRDATA_obuf[24]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_cry[27]:A,
eSRAM_eNVM_RW_0/data_cry[27]:B,5693
eSRAM_eNVM_RW_0/data_cry[27]:C,
eSRAM_eNVM_RW_0/data_cry[27]:CC,5077
eSRAM_eNVM_RW_0/data_cry[27]:D,
eSRAM_eNVM_RW_0/data_cry[27]:P,5693
eSRAM_eNVM_RW_0/data_cry[27]:S,5077
eSRAM_eNVM_RW_0/data_cry[27]:UB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_1:CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_1:IPCLKn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[16]:A,6486
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[16]:B,6341
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[16]:C,6145
eSRAM_eNVM_RW_0/current_state_ns_0_0_a2_0[16]:Y,6145
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNINSVR[0]:A,4552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNINSVR[0]:B,7223
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNINSVR[0]:C,6964
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNINSVR[0]:Y,4552
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_25:B,8441
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_25:C,8599
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_25:IPB,8441
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_25:IPC,8599
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1[8]:A,3610
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1[8]:B,3275
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1[8]:C,4417
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1[8]:D,3235
eSRAM_eNVM_RW_0/addr_temp_cnst_i_a2_0_i_o2_1[8]:Y,3235
SPI_Master_0/PWDATA_buf[38]:ADn,
SPI_Master_0/PWDATA_buf[38]:ALn,
SPI_Master_0/PWDATA_buf[38]:CLK,7380
SPI_Master_0/PWDATA_buf[38]:D,4795
SPI_Master_0/PWDATA_buf[38]:EN,2112
SPI_Master_0/PWDATA_buf[38]:LAT,
SPI_Master_0/PWDATA_buf[38]:Q,7380
SPI_Master_0/PWDATA_buf[38]:SD,
SPI_Master_0/PWDATA_buf[38]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_29:B,8444
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_29:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_29:IPB,8444
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_29:IPC,
eSRAM_eNVM_RW_0/data_lm_0[5]:A,5516
eSRAM_eNVM_RW_0/data_lm_0[5]:B,5109
eSRAM_eNVM_RW_0/data_lm_0[5]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[5]:Y,4662
eSRAM_eNVM_RW_0/addr_temp_lm_0[28]:A,3558
eSRAM_eNVM_RW_0/addr_temp_lm_0[28]:B,5023
eSRAM_eNVM_RW_0/addr_temp_lm_0[28]:Y,3558
AHB_IF_0/HWDATA[5]:ADn,
AHB_IF_0/HWDATA[5]:ALn,5922
AHB_IF_0/HWDATA[5]:CLK,7394
AHB_IF_0/HWDATA[5]:D,8625
AHB_IF_0/HWDATA[5]:EN,3433
AHB_IF_0/HWDATA[5]:LAT,
AHB_IF_0/HWDATA[5]:Q,7394
AHB_IF_0/HWDATA[5]:SD,
AHB_IF_0/HWDATA[5]:SLn,
eSRAM_eNVM_RW_0/ram_waddr_RNIAKOT[2]:A,3472
eSRAM_eNVM_RW_0/ram_waddr_RNIAKOT[2]:B,3358
eSRAM_eNVM_RW_0/ram_waddr_RNIAKOT[2]:C,3294
eSRAM_eNVM_RW_0/ram_waddr_RNIAKOT[2]:Y,3294
PRDATA_obuf[24]/U0/U_IOENFF:A,
PRDATA_obuf[24]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/data[10]:ADn,
eSRAM_eNVM_RW_0/data[10]:ALn,5922
eSRAM_eNVM_RW_0/data[10]:CLK,6261
eSRAM_eNVM_RW_0/data[10]:D,4092
eSRAM_eNVM_RW_0/data[10]:EN,3406
eSRAM_eNVM_RW_0/data[10]:LAT,
eSRAM_eNVM_RW_0/data[10]:Q,6261
eSRAM_eNVM_RW_0/data[10]:SD,
eSRAM_eNVM_RW_0/data[10]:SLn,
SPI_Master_0/un1_count_cry_10:A,
SPI_Master_0/un1_count_cry_10:B,6359
SPI_Master_0/un1_count_cry_10:C,
SPI_Master_0/un1_count_cry_10:CC,5208
SPI_Master_0/un1_count_cry_10:D,
SPI_Master_0/un1_count_cry_10:P,
SPI_Master_0/un1_count_cry_10:S,5208
SPI_Master_0/un1_count_cry_10:UB,
eSRAM_eNVM_RW_0/current_state[15]:ADn,
eSRAM_eNVM_RW_0/current_state[15]:ALn,5922
eSRAM_eNVM_RW_0/current_state[15]:CLK,3560
eSRAM_eNVM_RW_0/current_state[15]:D,5017
eSRAM_eNVM_RW_0/current_state[15]:EN,
eSRAM_eNVM_RW_0/current_state[15]:LAT,
eSRAM_eNVM_RW_0/current_state[15]:Q,3560
eSRAM_eNVM_RW_0/current_state[15]:SD,
eSRAM_eNVM_RW_0/current_state[15]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SPI_Master_0/ss_n:ADn,
SPI_Master_0/ss_n:ALn,5922
SPI_Master_0/ss_n:CLK,2573
SPI_Master_0/ss_n:D,7132
SPI_Master_0/ss_n:EN,
SPI_Master_0/ss_n:LAT,
SPI_Master_0/ss_n:Q,2573
SPI_Master_0/ss_n:SD,
SPI_Master_0/ss_n:SLn,
eSRAM_eNVM_RW_0/data_cry[17]:A,
eSRAM_eNVM_RW_0/data_cry[17]:B,6359
eSRAM_eNVM_RW_0/data_cry[17]:C,
eSRAM_eNVM_RW_0/data_cry[17]:CC,5290
eSRAM_eNVM_RW_0/data_cry[17]:D,
eSRAM_eNVM_RW_0/data_cry[17]:P,
eSRAM_eNVM_RW_0/data_cry[17]:S,5290
eSRAM_eNVM_RW_0/data_cry[17]:UB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:CLK,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:Q,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[20]:SLn,
SPI_Master_0/count_0[30]:A,4897
SPI_Master_0/count_0[30]:B,5765
SPI_Master_0/count_0[30]:Y,4897
AHB_IF_0/DATAOUT[21]:ADn,
AHB_IF_0/DATAOUT[21]:ALn,5922
AHB_IF_0/DATAOUT[21]:CLK,8625
AHB_IF_0/DATAOUT[21]:D,4891
AHB_IF_0/DATAOUT[21]:EN,3425
AHB_IF_0/DATAOUT[21]:LAT,
AHB_IF_0/DATAOUT[21]:Q,8625
AHB_IF_0/DATAOUT[21]:SD,
AHB_IF_0/DATAOUT[21]:SLn,
AHB_IF_0/DATAOUT[19]:ADn,
AHB_IF_0/DATAOUT[19]:ALn,5922
AHB_IF_0/DATAOUT[19]:CLK,8625
AHB_IF_0/DATAOUT[19]:D,4891
AHB_IF_0/DATAOUT[19]:EN,3425
AHB_IF_0/DATAOUT[19]:LAT,
AHB_IF_0/DATAOUT[19]:Q,8625
AHB_IF_0/DATAOUT[19]:SD,
AHB_IF_0/DATAOUT[19]:SLn,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
eSRAM_eNVM_RW_0/addr_temp_cry[15]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[15]:B,5192
eSRAM_eNVM_RW_0/addr_temp_cry[15]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[15]:CC,5310
eSRAM_eNVM_RW_0/addr_temp_cry[15]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[15]:P,5192
eSRAM_eNVM_RW_0/addr_temp_cry[15]:S,5310
eSRAM_eNVM_RW_0/addr_temp_cry[15]:UB,
RD_obuf[6]/U0/U_IOPAD:D,
RD_obuf[6]/U0/U_IOPAD:E,
RD_obuf[6]/U0/U_IOPAD:PAD,
eSRAM_eNVM_RW_0/data_cnt[1]:ADn,
eSRAM_eNVM_RW_0/data_cnt[1]:ALn,5922
eSRAM_eNVM_RW_0/data_cnt[1]:CLK,4871
eSRAM_eNVM_RW_0/data_cnt[1]:D,5164
eSRAM_eNVM_RW_0/data_cnt[1]:EN,4898
eSRAM_eNVM_RW_0/data_cnt[1]:LAT,
eSRAM_eNVM_RW_0/data_cnt[1]:Q,4871
eSRAM_eNVM_RW_0/data_cnt[1]:SD,
eSRAM_eNVM_RW_0/data_cnt[1]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_29:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_29:IPENn,
SPI_Master_0/count[2]:ADn,
SPI_Master_0/count[2]:ALn,
SPI_Master_0/count[2]:CLK,1093
SPI_Master_0/count[2]:D,5433
SPI_Master_0/count[2]:EN,
SPI_Master_0/count[2]:LAT,
SPI_Master_0/count[2]:Q,1093
SPI_Master_0/count[2]:SD,
SPI_Master_0/count[2]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[14]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[14]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[14]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[14]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[14]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[14]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[14]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[14]:SD,
eSRAM_eNVM_RW_0/ram_wdata[14]:SLn,
SPI_Master_0/PWDATA_buf[8]:ADn,
SPI_Master_0/PWDATA_buf[8]:ALn,
SPI_Master_0/PWDATA_buf[8]:CLK,7526
SPI_Master_0/PWDATA_buf[8]:D,4707
SPI_Master_0/PWDATA_buf[8]:EN,2112
SPI_Master_0/PWDATA_buf[8]:LAT,
SPI_Master_0/PWDATA_buf[8]:Q,7526
SPI_Master_0/PWDATA_buf[8]:SD,
SPI_Master_0/PWDATA_buf[8]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[21]:A,7345
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[21]:B,7500
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[21]:Y,7345
SPI_Master_0/count[24]:ADn,
SPI_Master_0/count[24]:ALn,
SPI_Master_0/count[24]:CLK,1140
SPI_Master_0/count[24]:D,5019
SPI_Master_0/count[24]:EN,
SPI_Master_0/count[24]:LAT,
SPI_Master_0/count[24]:Q,1140
SPI_Master_0/count[24]:SD,
SPI_Master_0/count[24]:SLn,
eSRAM_eNVM_RW_0/addr_temp_cry[4]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[4]:B,5190
eSRAM_eNVM_RW_0/addr_temp_cry[4]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[4]:CC,5977
eSRAM_eNVM_RW_0/addr_temp_cry[4]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[4]:P,5190
eSRAM_eNVM_RW_0/addr_temp_cry[4]:S,5977
eSRAM_eNVM_RW_0/addr_temp_cry[4]:UB,
AHB_IF_0/HWDATA_int[3]:ADn,
AHB_IF_0/HWDATA_int[3]:ALn,
AHB_IF_0/HWDATA_int[3]:CLK,8625
AHB_IF_0/HWDATA_int[3]:D,8617
AHB_IF_0/HWDATA_int[3]:EN,6922
AHB_IF_0/HWDATA_int[3]:LAT,
AHB_IF_0/HWDATA_int[3]:Q,8625
AHB_IF_0/HWDATA_int[3]:SD,
AHB_IF_0/HWDATA_int[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,7281
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,7281
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_16:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_16:B,5260
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_16:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_16:Y,4891
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_30:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_30:IPENn,
SPI_Master_0/clk_toggles[6]:ADn,
SPI_Master_0/clk_toggles[6]:ALn,
SPI_Master_0/clk_toggles[6]:CLK,3620
SPI_Master_0/clk_toggles[6]:D,1708
SPI_Master_0/clk_toggles[6]:EN,
SPI_Master_0/clk_toggles[6]:LAT,
SPI_Master_0/clk_toggles[6]:Q,3620
SPI_Master_0/clk_toggles[6]:SD,
SPI_Master_0/clk_toggles[6]:SLn,
SPI_Master_0/PWDATA_buf_RNO[15]:A,7616
SPI_Master_0/PWDATA_buf_RNO[15]:B,7526
SPI_Master_0/PWDATA_buf_RNO[15]:C,4707
SPI_Master_0/PWDATA_buf_RNO[15]:D,6878
SPI_Master_0/PWDATA_buf_RNO[15]:Y,4707
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4_RNI4B9G1:A,4972
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4_RNI4B9G1:B,4747
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4_RNI4B9G1:C,3236
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4_RNI4B9G1:D,4492
eSRAM_eNVM_RW_0/ram_wdata_0_sqmuxa_i_a6_1_4_RNI4B9G1:Y,3236
eSRAM_eNVM_RW_0/ram_waddr_RNO[1]:A,7531
eSRAM_eNVM_RW_0/ram_waddr_RNO[1]:B,7413
eSRAM_eNVM_RW_0/ram_waddr_RNO[1]:C,3748
eSRAM_eNVM_RW_0/ram_waddr_RNO[1]:D,7257
eSRAM_eNVM_RW_0/ram_waddr_RNO[1]:Y,3748
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_21:EN,
SPI_Master_0/command_RNO[0]:A,
SPI_Master_0/command_RNO[0]:Y,
AHB_IF_0/DATAOUT[7]:ADn,
AHB_IF_0/DATAOUT[7]:ALn,5922
AHB_IF_0/DATAOUT[7]:CLK,8625
AHB_IF_0/DATAOUT[7]:D,4891
AHB_IF_0/DATAOUT[7]:EN,3425
AHB_IF_0/DATAOUT[7]:LAT,
AHB_IF_0/DATAOUT[7]:Q,8625
AHB_IF_0/DATAOUT[7]:SD,
AHB_IF_0/DATAOUT[7]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[29]:A,5986
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[29]:B,6193
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[29]:C,6070
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR_i_m2[29]:Y,5986
PRDATA_obuf[15]/U0/U_IOOUTFF:A,
PRDATA_obuf[15]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data_lm_0[15]:A,5445
eSRAM_eNVM_RW_0/data_lm_0[15]:B,4750
eSRAM_eNVM_RW_0/data_lm_0[15]:C,7305
eSRAM_eNVM_RW_0/data_lm_0[15]:Y,4750
eSRAM_eNVM_RW_0/READ_RNO_0:A,3764
eSRAM_eNVM_RW_0/READ_RNO_0:B,3816
eSRAM_eNVM_RW_0/READ_RNO_0:C,6036
eSRAM_eNVM_RW_0/READ_RNO_0:D,3683
eSRAM_eNVM_RW_0/READ_RNO_0:Y,3683
AHB_IF_0/DATAOUT[3]:ADn,
AHB_IF_0/DATAOUT[3]:ALn,5922
AHB_IF_0/DATAOUT[3]:CLK,8625
AHB_IF_0/DATAOUT[3]:D,4891
AHB_IF_0/DATAOUT[3]:EN,3425
AHB_IF_0/DATAOUT[3]:LAT,
AHB_IF_0/DATAOUT[3]:Q,8625
AHB_IF_0/DATAOUT[3]:SD,
AHB_IF_0/DATAOUT[3]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_3:A,6272
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_3:B,6170
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_3:C,6036
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2_3:Y,6036
SPI_Master_0/PWDATA_buf[37]:ADn,
SPI_Master_0/PWDATA_buf[37]:ALn,
SPI_Master_0/PWDATA_buf[37]:CLK,7475
SPI_Master_0/PWDATA_buf[37]:D,4785
SPI_Master_0/PWDATA_buf[37]:EN,2112
SPI_Master_0/PWDATA_buf[37]:LAT,
SPI_Master_0/PWDATA_buf[37]:Q,7475
SPI_Master_0/PWDATA_buf[37]:SD,
SPI_Master_0/PWDATA_buf[37]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:CLK,5243
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:Q,5243
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[30]:SLn,
SPI_Master_0/PRDATA[8]:ADn,
SPI_Master_0/PRDATA[8]:ALn,5922
SPI_Master_0/PRDATA[8]:CLK,
SPI_Master_0/PRDATA[8]:D,8617
SPI_Master_0/PRDATA[8]:EN,3476
SPI_Master_0/PRDATA[8]:LAT,
SPI_Master_0/PRDATA[8]:Q,
SPI_Master_0/PRDATA[8]:SD,
SPI_Master_0/PRDATA[8]:SLn,
AHB_IF_0/HADDR_6[21]:A,7341
AHB_IF_0/HADDR_6[21]:B,7518
AHB_IF_0/HADDR_6[21]:Y,7341
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_RNIRRA81:A,7349
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_RNIRRA81:B,6159
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_RNIRRA81:C,4858
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_RNIRRA81:D,4734
eSRAM_eNVM_RW_0/un1_READ_1_sqmuxa_2_i_0_a3_0_0_a2_RNIRRA81:Y,4734
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2:A,2683
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2:B,2585
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2:C,2534
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_o2:Y,2534
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,4447
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,4447
RD_obuf[7]/U0/U_IOENFF:A,
RD_obuf[7]/U0/U_IOENFF:Y,
PRDATA_obuf[17]/U0/U_IOPAD:D,
PRDATA_obuf[17]/U0/U_IOPAD:E,
PRDATA_obuf[17]/U0/U_IOPAD:PAD,
AHB_IF_0/ahb_fsm_current_state[5]:ADn,
AHB_IF_0/ahb_fsm_current_state[5]:ALn,5922
AHB_IF_0/ahb_fsm_current_state[5]:CLK,4738
AHB_IF_0/ahb_fsm_current_state[5]:D,3648
AHB_IF_0/ahb_fsm_current_state[5]:EN,
AHB_IF_0/ahb_fsm_current_state[5]:LAT,
AHB_IF_0/ahb_fsm_current_state[5]:Q,4738
AHB_IF_0/ahb_fsm_current_state[5]:SD,
AHB_IF_0/ahb_fsm_current_state[5]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,4475
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,4475
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI965A1[0]:A,7088
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI965A1[0]:B,4447
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI965A1[0]:C,7242
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI965A1[0]:D,7131
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI965A1[0]:Y,4447
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9S8K[0]:A,4471
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9S8K[0]:B,5868
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI9S8K[0]:Y,4471
AHB_IF_0/HWDATA[11]:ADn,
AHB_IF_0/HWDATA[11]:ALn,5922
AHB_IF_0/HWDATA[11]:CLK,7499
AHB_IF_0/HWDATA[11]:D,8625
AHB_IF_0/HWDATA[11]:EN,3433
AHB_IF_0/HWDATA[11]:LAT,
AHB_IF_0/HWDATA[11]:Q,7499
AHB_IF_0/HWDATA[11]:SD,
AHB_IF_0/HWDATA[11]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
AHB_IF_0/HWDATA[10]:ADn,
AHB_IF_0/HWDATA[10]:ALn,5922
AHB_IF_0/HWDATA[10]:CLK,7527
AHB_IF_0/HWDATA[10]:D,8625
AHB_IF_0/HWDATA[10]:EN,3433
AHB_IF_0/HWDATA[10]:LAT,
AHB_IF_0/HWDATA[10]:Q,7527
AHB_IF_0/HWDATA[10]:SD,
AHB_IF_0/HWDATA[10]:SLn,
AHB_IF_0/HWDATA_int[12]:ADn,
AHB_IF_0/HWDATA_int[12]:ALn,
AHB_IF_0/HWDATA_int[12]:CLK,8625
AHB_IF_0/HWDATA_int[12]:D,8617
AHB_IF_0/HWDATA_int[12]:EN,6922
AHB_IF_0/HWDATA_int[12]:LAT,
AHB_IF_0/HWDATA_int[12]:Q,8625
AHB_IF_0/HWDATA_int[12]:SD,
AHB_IF_0/HWDATA_int[12]:SLn,
SPI_Master_0/PWDATA_buf_RNO[27]:A,7616
SPI_Master_0/PWDATA_buf_RNO[27]:B,7526
SPI_Master_0/PWDATA_buf_RNO[27]:C,4707
SPI_Master_0/PWDATA_buf_RNO[27]:D,6878
SPI_Master_0/PWDATA_buf_RNO[27]:Y,4707
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1:A,3750
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1:B,3902
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1:Y,3750
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
AHB_IF_0/DATAOUT[4]:ADn,
AHB_IF_0/DATAOUT[4]:ALn,5922
AHB_IF_0/DATAOUT[4]:CLK,8625
AHB_IF_0/DATAOUT[4]:D,4891
AHB_IF_0/DATAOUT[4]:EN,3425
AHB_IF_0/DATAOUT[4]:LAT,
AHB_IF_0/DATAOUT[4]:Q,8625
AHB_IF_0/DATAOUT[4]:SD,
AHB_IF_0/DATAOUT[4]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
eSRAM_eNVM_RW_0/addr_temp_cry[8]:A,
eSRAM_eNVM_RW_0/addr_temp_cry[8]:B,5174
eSRAM_eNVM_RW_0/addr_temp_cry[8]:C,
eSRAM_eNVM_RW_0/addr_temp_cry[8]:CC,5615
eSRAM_eNVM_RW_0/addr_temp_cry[8]:D,
eSRAM_eNVM_RW_0/addr_temp_cry[8]:P,5174
eSRAM_eNVM_RW_0/addr_temp_cry[8]:S,5615
eSRAM_eNVM_RW_0/addr_temp_cry[8]:UB,
PRDATA_obuf[19]/U0/U_IOOUTFF:A,
PRDATA_obuf[19]/U0/U_IOOUTFF:Y,
eSRAM_eNVM_RW_0/data[26]:ADn,
eSRAM_eNVM_RW_0/data[26]:ALn,5922
eSRAM_eNVM_RW_0/data[26]:CLK,5722
eSRAM_eNVM_RW_0/data[26]:D,4806
eSRAM_eNVM_RW_0/data[26]:EN,3406
eSRAM_eNVM_RW_0/data[26]:LAT,
eSRAM_eNVM_RW_0/data[26]:Q,5722
eSRAM_eNVM_RW_0/data[26]:SD,
eSRAM_eNVM_RW_0/data[26]:SLn,
SPI_Master_0/un2_count_16:A,1314
SPI_Master_0/un2_count_16:B,1258
SPI_Master_0/un2_count_16:C,1170
SPI_Master_0/un2_count_16:D,1060
SPI_Master_0/un2_count_16:Y,1060
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[13]:A,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[13]:B,7510
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNO[13]:Y,4866
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SPI_Master_0/PWDATA_buf[31]:ADn,
SPI_Master_0/PWDATA_buf[31]:ALn,
SPI_Master_0/PWDATA_buf[31]:CLK,7475
SPI_Master_0/PWDATA_buf[31]:D,4707
SPI_Master_0/PWDATA_buf[31]:EN,2112
SPI_Master_0/PWDATA_buf[31]:LAT,
SPI_Master_0/PWDATA_buf[31]:Q,7475
SPI_Master_0/PWDATA_buf[31]:SD,
SPI_Master_0/PWDATA_buf[31]:SLn,
SPI_Master_0/PWDATA_buf_RNO[1]:A,7616
SPI_Master_0/PWDATA_buf_RNO[1]:B,7526
SPI_Master_0/PWDATA_buf_RNO[1]:C,4707
SPI_Master_0/PWDATA_buf_RNO[1]:D,6878
SPI_Master_0/PWDATA_buf_RNO[1]:Y,4707
AHB_IF_0/HADDR_6[20]:A,7341
AHB_IF_0/HADDR_6[20]:B,7518
AHB_IF_0/HADDR_6[20]:Y,7341
SPI_Master_0/PRDATA_buf[10]:ADn,
SPI_Master_0/PRDATA_buf[10]:ALn,
SPI_Master_0/PRDATA_buf[10]:CLK,8617
SPI_Master_0/PRDATA_buf[10]:D,8617
SPI_Master_0/PRDATA_buf[10]:EN,3329
SPI_Master_0/PRDATA_buf[10]:LAT,
SPI_Master_0/PRDATA_buf[10]:Q,8617
SPI_Master_0/PRDATA_buf[10]:SD,
SPI_Master_0/PRDATA_buf[10]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[1]:A,7281
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[1]:B,7436
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[1]:Y,7281
AHB_IF_0/HWDATA_int[17]:ADn,
AHB_IF_0/HWDATA_int[17]:ALn,
AHB_IF_0/HWDATA_int[17]:CLK,8625
AHB_IF_0/HWDATA_int[17]:D,8617
AHB_IF_0/HWDATA_int[17]:EN,6922
AHB_IF_0/HWDATA_int[17]:LAT,
AHB_IF_0/HWDATA_int[17]:Q,8625
AHB_IF_0/HWDATA_int[17]:SD,
AHB_IF_0/HWDATA_int[17]:SLn,
PRDATA_obuf[30]/U0/U_IOPAD:D,
PRDATA_obuf[30]/U0/U_IOPAD:E,
PRDATA_obuf[30]/U0/U_IOPAD:PAD,
RD_obuf[7]/U0/U_IOPAD:D,
RD_obuf[7]/U0/U_IOPAD:E,
RD_obuf[7]/U0/U_IOPAD:PAD,
PRDATA_obuf[29]/U0/U_IOPAD:D,
PRDATA_obuf[29]/U0/U_IOPAD:E,
PRDATA_obuf[29]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_4:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_4:B,5334
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_4:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_4:Y,4891
eSRAM_eNVM_RW_0/current_state[4]:ADn,
eSRAM_eNVM_RW_0/current_state[4]:ALn,5922
eSRAM_eNVM_RW_0/current_state[4]:CLK,3539
eSRAM_eNVM_RW_0/current_state[4]:D,6136
eSRAM_eNVM_RW_0/current_state[4]:EN,
eSRAM_eNVM_RW_0/current_state[4]:LAT,
eSRAM_eNVM_RW_0/current_state[4]:Q,3539
eSRAM_eNVM_RW_0/current_state[4]:SD,
eSRAM_eNVM_RW_0/current_state[4]:SLn,
eSRAM_eNVM_RW_0/start_esram_reg:ADn,
eSRAM_eNVM_RW_0/start_esram_reg:ALn,5922
eSRAM_eNVM_RW_0/start_esram_reg:CLK,8625
eSRAM_eNVM_RW_0/start_esram_reg:D,
eSRAM_eNVM_RW_0/start_esram_reg:EN,
eSRAM_eNVM_RW_0/start_esram_reg:LAT,
eSRAM_eNVM_RW_0/start_esram_reg:Q,8625
eSRAM_eNVM_RW_0/start_esram_reg:SD,
eSRAM_eNVM_RW_0/start_esram_reg:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:CLK,6193
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:D,8555
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:Q,6193
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[29]:SLn,
SPI_Master_0/count[15]:ADn,
SPI_Master_0/count[15]:ALn,
SPI_Master_0/count[15]:CLK,1216
SPI_Master_0/count[15]:D,5191
SPI_Master_0/count[15]:EN,
SPI_Master_0/count[15]:LAT,
SPI_Master_0/count[15]:Q,1216
SPI_Master_0/count[15]:SD,
SPI_Master_0/count[15]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI525A1[0]:A,6534
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI525A1[0]:B,3893
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI525A1[0]:C,6688
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI525A1[0]:D,6577
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI525A1[0]:Y,3893
AHB_IF_0/HADDR[18]:ADn,
AHB_IF_0/HADDR[18]:ALn,5922
AHB_IF_0/HADDR[18]:CLK,6942
AHB_IF_0/HADDR[18]:D,7341
AHB_IF_0/HADDR[18]:EN,3183
AHB_IF_0/HADDR[18]:LAT,
AHB_IF_0/HADDR[18]:Q,6942
AHB_IF_0/HADDR[18]:SD,
AHB_IF_0/HADDR[18]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
AHB_IF_0/HWDATA_int[24]:ADn,
AHB_IF_0/HWDATA_int[24]:ALn,
AHB_IF_0/HWDATA_int[24]:CLK,8625
AHB_IF_0/HWDATA_int[24]:D,8617
AHB_IF_0/HWDATA_int[24]:EN,6922
AHB_IF_0/HWDATA_int[24]:LAT,
AHB_IF_0/HWDATA_int[24]:Q,8625
AHB_IF_0/HWDATA_int[24]:SD,
AHB_IF_0/HWDATA_int[24]:SLn,
AHB_IF_0/HADDR_6[4]:A,7341
AHB_IF_0/HADDR_6[4]:B,7518
AHB_IF_0/HADDR_6[4]:Y,7341
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3UI01[0]:A,6747
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3UI01[0]:B,4106
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3UI01[0]:C,6901
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3UI01[0]:D,6790
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNI3UI01[0]:Y,4106
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
AHB_IF_0/DATAOUT[5]:ADn,
AHB_IF_0/DATAOUT[5]:ALn,5922
AHB_IF_0/DATAOUT[5]:CLK,8625
AHB_IF_0/DATAOUT[5]:D,4891
AHB_IF_0/DATAOUT[5]:EN,3425
AHB_IF_0/DATAOUT[5]:LAT,
AHB_IF_0/DATAOUT[5]:Q,8625
AHB_IF_0/DATAOUT[5]:SD,
AHB_IF_0/DATAOUT[5]:SLn,
eSRAM_eNVM_RW_0/data[15]:ADn,
eSRAM_eNVM_RW_0/data[15]:ALn,5922
eSRAM_eNVM_RW_0/data[15]:CLK,5427
eSRAM_eNVM_RW_0/data[15]:D,4750
eSRAM_eNVM_RW_0/data[15]:EN,3406
eSRAM_eNVM_RW_0/data[15]:LAT,
eSRAM_eNVM_RW_0/data[15]:Q,5427
eSRAM_eNVM_RW_0/data[15]:SD,
eSRAM_eNVM_RW_0/data[15]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_2:B,8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_2:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_2:IPB,8465
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_2:IPC,
PRDATA_obuf[14]/U0/U_IOENFF:A,
PRDATA_obuf[14]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[5]:A,7538
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[5]:B,7428
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[5]:C,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[5]:D,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[5]:Y,5050
SPI_Master_0/CLKOUT_8_1_iv_i:A,5057
SPI_Master_0/CLKOUT_8_1_iv_i:B,4014
SPI_Master_0/CLKOUT_8_1_iv_i:C,3691
SPI_Master_0/CLKOUT_8_1_iv_i:D,962
SPI_Master_0/CLKOUT_8_1_iv_i:Y,962
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIRN4A1[0]:A,6685
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIRN4A1[0]:B,4044
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIRN4A1[0]:C,6839
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIRN4A1[0]:D,6728
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNIRN4A1[0]:Y,4044
SPI_Master_0/count[31]:ADn,
SPI_Master_0/count[31]:ALn,
SPI_Master_0/count[31]:CLK,1314
SPI_Master_0/count[31]:D,4826
SPI_Master_0/count[31]:EN,
SPI_Master_0/count[31]:LAT,
SPI_Master_0/count[31]:Q,1314
SPI_Master_0/count[31]:SD,
SPI_Master_0/count[31]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SPI_Master_0/PWDATA_buf[35]:ADn,
SPI_Master_0/PWDATA_buf[35]:ALn,
SPI_Master_0/PWDATA_buf[35]:CLK,7475
SPI_Master_0/PWDATA_buf[35]:D,3620
SPI_Master_0/PWDATA_buf[35]:EN,2112
SPI_Master_0/PWDATA_buf[35]:LAT,
SPI_Master_0/PWDATA_buf[35]:Q,7475
SPI_Master_0/PWDATA_buf[35]:SD,
SPI_Master_0/PWDATA_buf[35]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[7]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[7]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[7]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[7]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[7]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[7]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[7]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[7]:SD,
eSRAM_eNVM_RW_0/ram_wdata[7]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:CLK,7437
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:Q,7437
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[2]:SLn,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2_1:A,6205
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2_1:B,
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2_1:C,5854
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2_1:D,5956
SPI_Master_0/PRDATA_buf_0_sqmuxa_1_0_a2_1:Y,5854
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13]:A,6224
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13]:B,6170
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13]:C,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[13]:Y,5998
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:A,5987
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:B,5787
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:C,3750
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:CC,1743
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:D,1854
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:P,
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:S,1743
SPI_Master_0/PWDATA_buf_2_sqmuxa_0_a2_0_1_RNIHUUD2:UB,1854
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,4298
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,6288
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,4298
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,6288
SPI_Master_0/count_RNO[5]:A,7332
SPI_Master_0/count_RNO[5]:B,5728
SPI_Master_0/count_RNO[5]:C,5293
SPI_Master_0/count_RNO[5]:D,3611
SPI_Master_0/count_RNO[5]:Y,3611
SPI_Master_0/PRDATA_buf[5]:ADn,
SPI_Master_0/PRDATA_buf[5]:ALn,
SPI_Master_0/PRDATA_buf[5]:CLK,8617
SPI_Master_0/PRDATA_buf[5]:D,8617
SPI_Master_0/PRDATA_buf[5]:EN,3329
SPI_Master_0/PRDATA_buf[5]:LAT,
SPI_Master_0/PRDATA_buf[5]:Q,8617
SPI_Master_0/PRDATA_buf[5]:SD,
SPI_Master_0/PRDATA_buf[5]:SLn,
MOSI_obuft/U0/U_IOOUTFF:A,
MOSI_obuft/U0/U_IOOUTFF:Y,
AHB_IF_0/HADDR[21]:ADn,
AHB_IF_0/HADDR[21]:ALn,5922
AHB_IF_0/HADDR[21]:CLK,7194
AHB_IF_0/HADDR[21]:D,7341
AHB_IF_0/HADDR[21]:EN,3183
AHB_IF_0/HADDR[21]:LAT,
AHB_IF_0/HADDR[21]:Q,7194
AHB_IF_0/HADDR[21]:SD,
AHB_IF_0/HADDR[21]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[26]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[26]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[26]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[26]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[26]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[26]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[26]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[26]:SD,
eSRAM_eNVM_RW_0/ram_wdata[26]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[26]:A,7337
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[26]:B,7492
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[26]:Y,7337
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
SPI_Master_0/MOSI_cl:ADn,
SPI_Master_0/MOSI_cl:ALn,5922
SPI_Master_0/MOSI_cl:CLK,7616
SPI_Master_0/MOSI_cl:D,3648
SPI_Master_0/MOSI_cl:EN,
SPI_Master_0/MOSI_cl:LAT,
SPI_Master_0/MOSI_cl:Q,7616
SPI_Master_0/MOSI_cl:SD,
SPI_Master_0/MOSI_cl:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[8]:A,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[8]:B,6321
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[8]:C,5954
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2_1[8]:Y,5036
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:CLK,6787
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:Q,6787
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[9]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
AHB_IF_0/DATAOUT_1_sqmuxa_0_a3_0_a2:A,3425
AHB_IF_0/DATAOUT_1_sqmuxa_0_a3_0_a2:B,7128
AHB_IF_0/DATAOUT_1_sqmuxa_0_a3_0_a2:C,4528
AHB_IF_0/DATAOUT_1_sqmuxa_0_a3_0_a2:Y,3425
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_28:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_28:B,5217
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_28:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_28:Y,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_30:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_30:B,5280
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_30:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_30:Y,4891
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15]:A,6224
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15]:B,6142
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15]:C,5998
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNO[15]:Y,5998
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
AHB_IF_0/ahb_fsm_current_state_ns_a3_0_a2[4]:A,7539
AHB_IF_0/ahb_fsm_current_state_ns_a3_0_a2[4]:B,7243
AHB_IF_0/ahb_fsm_current_state_ns_a3_0_a2[4]:C,7459
AHB_IF_0/ahb_fsm_current_state_ns_a3_0_a2[4]:Y,7243
SPI_Master_0/un1_count_s_0_73_CC_1:CC[0],5329
SPI_Master_0/un1_count_s_0_73_CC_1:CC[10],5060
SPI_Master_0/un1_count_s_0_73_CC_1:CC[11],4989
SPI_Master_0/un1_count_s_0_73_CC_1:CC[1],5237
SPI_Master_0/un1_count_s_0_73_CC_1:CC[2],5168
SPI_Master_0/un1_count_s_0_73_CC_1:CC[3],5274
SPI_Master_0/un1_count_s_0_73_CC_1:CC[4],5191
SPI_Master_0/un1_count_s_0_73_CC_1:CC[5],5119
SPI_Master_0/un1_count_s_0_73_CC_1:CC[6],5260
SPI_Master_0/un1_count_s_0_73_CC_1:CC[7],5116
SPI_Master_0/un1_count_s_0_73_CC_1:CC[8],5045
SPI_Master_0/un1_count_s_0_73_CC_1:CC[9],5159
SPI_Master_0/un1_count_s_0_73_CC_1:CI,4826
SPI_Master_0/un1_count_s_0_73_CC_1:CO,4826
SPI_Master_0/un1_count_s_0_73_CC_1:P[0],5275
SPI_Master_0/un1_count_s_0_73_CC_1:P[10],
SPI_Master_0/un1_count_s_0_73_CC_1:P[11],
SPI_Master_0/un1_count_s_0_73_CC_1:P[1],5216
SPI_Master_0/un1_count_s_0_73_CC_1:P[2],5431
SPI_Master_0/un1_count_s_0_73_CC_1:P[3],5402
SPI_Master_0/un1_count_s_0_73_CC_1:P[4],
SPI_Master_0/un1_count_s_0_73_CC_1:P[5],
SPI_Master_0/un1_count_s_0_73_CC_1:P[6],5428
SPI_Master_0/un1_count_s_0_73_CC_1:P[7],5455
SPI_Master_0/un1_count_s_0_73_CC_1:P[8],5551
SPI_Master_0/un1_count_s_0_73_CC_1:P[9],5543
SPI_Master_0/un1_count_s_0_73_CC_1:UB[0],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[10],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[11],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[1],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[2],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[3],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[4],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[5],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[6],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[7],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[8],
SPI_Master_0/un1_count_s_0_73_CC_1:UB[9],
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[18]:A,7187
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[18]:B,7342
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/HWDATA[18]:Y,7187
AHB_IF_0/HADDR[8]:ADn,
AHB_IF_0/HADDR[8]:ALn,5922
AHB_IF_0/HADDR[8]:CLK,6703
AHB_IF_0/HADDR[8]:D,7341
AHB_IF_0/HADDR[8]:EN,3183
AHB_IF_0/HADDR[8]:LAT,
AHB_IF_0/HADDR[8]:Q,6703
AHB_IF_0/HADDR[8]:SD,
AHB_IF_0/HADDR[8]:SLn,
SPI_Master_0/PWDATA_buf_RNO[21]:A,7616
SPI_Master_0/PWDATA_buf_RNO[21]:B,7526
SPI_Master_0/PWDATA_buf_RNO[21]:C,4707
SPI_Master_0/PWDATA_buf_RNO[21]:D,6878
SPI_Master_0/PWDATA_buf_RNO[21]:Y,4707
PRDATA_obuf[30]/U0/U_IOENFF:A,
PRDATA_obuf[30]/U0/U_IOENFF:Y,
eSRAM_eNVM_RW_0/esram_select:A,5246
eSRAM_eNVM_RW_0/esram_select:B,5154
eSRAM_eNVM_RW_0/esram_select:Y,5154
eSRAM_eNVM_RW_0/current_state_ns_0_0[10]:A,7393
eSRAM_eNVM_RW_0/current_state_ns_0_0[10]:B,6411
eSRAM_eNVM_RW_0/current_state_ns_0_0[10]:C,7374
eSRAM_eNVM_RW_0/current_state_ns_0_0[10]:D,7199
eSRAM_eNVM_RW_0/current_state_ns_0_0[10]:Y,6411
AHB_IF_0/HADDR[20]:ADn,
AHB_IF_0/HADDR[20]:ALn,5922
AHB_IF_0/HADDR[20]:CLK,7135
AHB_IF_0/HADDR[20]:D,7341
AHB_IF_0/HADDR[20]:EN,3183
AHB_IF_0/HADDR[20]:LAT,
AHB_IF_0/HADDR[20]:Q,7135
AHB_IF_0/HADDR[20]:SD,
AHB_IF_0/HADDR[20]:SLn,
SPI_Master_0/un1_count_cry_19:A,
SPI_Master_0/un1_count_cry_19:B,5551
SPI_Master_0/un1_count_cry_19:C,
SPI_Master_0/un1_count_cry_19:CC,5045
SPI_Master_0/un1_count_cry_19:D,
SPI_Master_0/un1_count_cry_19:P,5551
SPI_Master_0/un1_count_cry_19:S,5045
SPI_Master_0/un1_count_cry_19:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNI988K1[0]:A,4745
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNI988K1[0]:B,7066
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNI988K1[0]:C,6807
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNI988K1[0]:Y,4745
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI26573[19]:A,5988
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI26573[19]:B,6937
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI26573[19]:C,3235
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI26573[19]:D,4492
eSRAM_eNVM_RW_0/addr_temp_cnst_0_a2_i_0_o2_1_RNI26573[19]:Y,3235
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
AHB_IF_0/ahb_fsm_current_state_ns_0[5]:A,7593
AHB_IF_0/ahb_fsm_current_state_ns_0[5]:B,7510
AHB_IF_0/ahb_fsm_current_state_ns_0[5]:C,3648
AHB_IF_0/ahb_fsm_current_state_ns_0[5]:D,4818
AHB_IF_0/ahb_fsm_current_state_ns_0[5]:Y,3648
eSRAM_eNVM_RW_0/current_state_RNIERJP1[6]:A,6038
eSRAM_eNVM_RW_0/current_state_RNIERJP1[6]:B,5972
eSRAM_eNVM_RW_0/current_state_RNIERJP1[6]:C,5693
eSRAM_eNVM_RW_0/current_state_RNIERJP1[6]:D,3294
eSRAM_eNVM_RW_0/current_state_RNIERJP1[6]:Y,3294
AHB_IF_0/HWDATA_int[1]:ADn,
AHB_IF_0/HWDATA_int[1]:ALn,
AHB_IF_0/HWDATA_int[1]:CLK,8625
AHB_IF_0/HWDATA_int[1]:D,8617
AHB_IF_0/HWDATA_int[1]:EN,6922
AHB_IF_0/HWDATA_int[1]:LAT,
AHB_IF_0/HWDATA_int[1]:Q,8625
AHB_IF_0/HWDATA_int[1]:SD,
AHB_IF_0/HWDATA_int[1]:SLn,
SPI_Master_0/PWDATA_buf[20]:ADn,
SPI_Master_0/PWDATA_buf[20]:ALn,
SPI_Master_0/PWDATA_buf[20]:CLK,7526
SPI_Master_0/PWDATA_buf[20]:D,4707
SPI_Master_0/PWDATA_buf[20]:EN,2112
SPI_Master_0/PWDATA_buf[20]:LAT,
SPI_Master_0/PWDATA_buf[20]:Q,7526
SPI_Master_0/PWDATA_buf[20]:SD,
SPI_Master_0/PWDATA_buf[20]:SLn,
AHB_IF_0/HWDATA[29]:ADn,
AHB_IF_0/HWDATA[29]:ALn,5922
AHB_IF_0/HWDATA[29]:CLK,7505
AHB_IF_0/HWDATA[29]:D,8625
AHB_IF_0/HWDATA[29]:EN,3433
AHB_IF_0/HWDATA[29]:LAT,
AHB_IF_0/HWDATA[29]:Q,7505
AHB_IF_0/HWDATA[29]:SD,
AHB_IF_0/HWDATA[29]:SLn,
PRDATA_obuf[13]/U0/U_IOPAD:D,
PRDATA_obuf[13]/U0/U_IOPAD:E,
PRDATA_obuf[13]/U0/U_IOPAD:PAD,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_23:EN,
eSRAM_eNVM_RW_0/data_cry[5]:A,
eSRAM_eNVM_RW_0/data_cry[5]:B,6359
eSRAM_eNVM_RW_0/data_cry[5]:C,
eSRAM_eNVM_RW_0/data_cry[5]:CC,5516
eSRAM_eNVM_RW_0/data_cry[5]:D,
eSRAM_eNVM_RW_0/data_cry[5]:P,
eSRAM_eNVM_RW_0/data_cry[5]:S,5516
eSRAM_eNVM_RW_0/data_cry[5]:UB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
PRDATA_obuf[1]/U0/U_IOPAD:D,
PRDATA_obuf[1]/U0/U_IOPAD:E,
PRDATA_obuf[1]/U0/U_IOPAD:PAD,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
AHB_IF_0/HADDR[27]:ADn,
AHB_IF_0/HADDR[27]:ALn,5922
AHB_IF_0/HADDR[27]:CLK,6982
AHB_IF_0/HADDR[27]:D,7341
AHB_IF_0/HADDR[27]:EN,3183
AHB_IF_0/HADDR[27]:LAT,
AHB_IF_0/HADDR[27]:Q,6982
AHB_IF_0/HADDR[27]:SD,
AHB_IF_0/HADDR[27]:SLn,
AHB_IF_0/DATAOUT[15]:ADn,
AHB_IF_0/DATAOUT[15]:ALn,5922
AHB_IF_0/DATAOUT[15]:CLK,8625
AHB_IF_0/DATAOUT[15]:D,4891
AHB_IF_0/DATAOUT[15]:EN,3425
AHB_IF_0/DATAOUT[15]:LAT,
AHB_IF_0/DATAOUT[15]:Q,8625
AHB_IF_0/DATAOUT[15]:SD,
AHB_IF_0/DATAOUT[15]:SLn,
PRDATA_obuf[5]/U0/U_IOOUTFF:A,
PRDATA_obuf[5]/U0/U_IOOUTFF:Y,
SPI_Master_0/count[29]:ADn,
SPI_Master_0/count[29]:ALn,
SPI_Master_0/count[29]:CLK,1170
SPI_Master_0/count[29]:D,5041
SPI_Master_0/count[29]:EN,
SPI_Master_0/count[29]:LAT,
SPI_Master_0/count[29]:Q,1170
SPI_Master_0/count[29]:SD,
SPI_Master_0/count[29]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:CLK,7273
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:Q,7273
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE:SLn,
eSRAM_eNVM_RW_0/addr_temp[6]:ADn,
eSRAM_eNVM_RW_0/addr_temp[6]:ALn,
eSRAM_eNVM_RW_0/addr_temp[6]:CLK,6359
eSRAM_eNVM_RW_0/addr_temp[6]:D,3414
eSRAM_eNVM_RW_0/addr_temp[6]:EN,3235
eSRAM_eNVM_RW_0/addr_temp[6]:LAT,
eSRAM_eNVM_RW_0/addr_temp[6]:Q,6359
eSRAM_eNVM_RW_0/addr_temp[6]:SD,
eSRAM_eNVM_RW_0/addr_temp[6]:SLn,
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[0],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[10],5353
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[11],5281
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[1],6051
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[2],5977
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[3],5655
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[4],5575
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[5],5418
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[6],5615
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[7],5409
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[8],5168
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CC[9],5282
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CI,
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:CO,4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[0],5025
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[1],4974
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[2],5190
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[3],5160
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[6],5174
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[7],5233
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[8],5316
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:P[9],5299
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[0],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[10],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[11],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[1],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[2],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[3],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[4],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[5],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[6],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[7],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[8],
eSRAM_eNVM_RW_0/addr_temp_s_72_CC_0:UB[9],
AHB_IF_0/HWDATA[12]:ADn,
AHB_IF_0/HWDATA[12]:ALn,5922
AHB_IF_0/HWDATA[12]:CLK,7484
AHB_IF_0/HWDATA[12]:D,8625
AHB_IF_0/HWDATA[12]:EN,3433
AHB_IF_0/HWDATA[12]:LAT,
AHB_IF_0/HWDATA[12]:Q,7484
AHB_IF_0/HWDATA[12]:SD,
AHB_IF_0/HWDATA[12]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_3:EN,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_33:B,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_33:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_33:IPB,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_33:IPC,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[7]:A,7538
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[7]:B,7428
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[7]:C,5050
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[7]:D,7325
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/SADDRSEL_0_a2[7]:Y,5050
eSRAM_eNVM_RW_0/data_cnt_RNO[2]:A,7546
eSRAM_eNVM_RW_0/data_cnt_RNO[2]:B,6383
eSRAM_eNVM_RW_0/data_cnt_RNO[2]:C,5164
eSRAM_eNVM_RW_0/data_cnt_RNO[2]:Y,5164
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_2:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_2:B,5183
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_2:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_2:Y,4891
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
eSRAM_eNVM_access_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
PRDATA_obuf[31]/U0/U_IOENFF:A,
PRDATA_obuf[31]/U0/U_IOENFF:Y,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITR6A1[0]:A,7092
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITR6A1[0]:B,4451
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITR6A1[0]:C,7246
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITR6A1[0]:D,7135
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2_RNITR6A1[0]:Y,4451
SPI_Master_0/un1_count_cry_24:A,
SPI_Master_0/un1_count_cry_24:B,5436
SPI_Master_0/un1_count_cry_24:C,
SPI_Master_0/un1_count_cry_24:CC,5019
SPI_Master_0/un1_count_cry_24:D,
SPI_Master_0/un1_count_cry_24:P,5436
SPI_Master_0/un1_count_cry_24:S,5019
SPI_Master_0/un1_count_cry_24:UB,
SPI_Master_0/PWDATA_buf_RNO[32]:A,4851
SPI_Master_0/PWDATA_buf_RNO[32]:B,3620
SPI_Master_0/PWDATA_buf_RNO[32]:C,7475
SPI_Master_0/PWDATA_buf_RNO[32]:D,6878
SPI_Master_0/PWDATA_buf_RNO[32]:Y,3620
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SPI_Master_0/count[14]:ADn,
SPI_Master_0/count[14]:ALn,
SPI_Master_0/count[14]:CLK,1160
SPI_Master_0/count[14]:D,5274
SPI_Master_0/count[14]:EN,
SPI_Master_0/count[14]:LAT,
SPI_Master_0/count[14]:Q,1160
SPI_Master_0/count[14]:SD,
SPI_Master_0/count[14]:SLn,
eSRAM_eNVM_RW_0/data_lm_0[10]:A,4092
eSRAM_eNVM_RW_0/data_lm_0[10]:B,5353
eSRAM_eNVM_RW_0/data_lm_0[10]:C,4662
eSRAM_eNVM_RW_0/data_lm_0[10]:Y,4092
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2:A,5277
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2:B,5125
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2:C,5104
eSRAM_eNVM_RW_0/un1_current_state_20_i_0_0_a2:Y,5104
SPI_Master_0/PRDATA_buf[12]:ADn,
SPI_Master_0/PRDATA_buf[12]:ALn,
SPI_Master_0/PRDATA_buf[12]:CLK,8617
SPI_Master_0/PRDATA_buf[12]:D,8617
SPI_Master_0/PRDATA_buf[12]:EN,3329
SPI_Master_0/PRDATA_buf[12]:LAT,
SPI_Master_0/PRDATA_buf[12]:Q,8617
SPI_Master_0/PRDATA_buf[12]:SD,
SPI_Master_0/PRDATA_buf[12]:SLn,
PRDATA_obuf[5]/U0/U_IOPAD:D,
PRDATA_obuf[5]/U0/U_IOPAD:E,
PRDATA_obuf[5]/U0/U_IOPAD:PAD,
AHB_IF_0/HWDATA_int[11]:ADn,
AHB_IF_0/HWDATA_int[11]:ALn,
AHB_IF_0/HWDATA_int[11]:CLK,8625
AHB_IF_0/HWDATA_int[11]:D,8617
AHB_IF_0/HWDATA_int[11]:EN,6922
AHB_IF_0/HWDATA_int[11]:LAT,
AHB_IF_0/HWDATA_int[11]:Q,8625
AHB_IF_0/HWDATA_int[11]:SD,
AHB_IF_0/HWDATA_int[11]:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_0:CLK,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/FF_0:IPCLKn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:CLK,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:D,4866
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:Q,3736
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState[13]:SLn,
eSRAM_eNVM_RW_0/ram_wdata[11]:ADn,
eSRAM_eNVM_RW_0/ram_wdata[11]:ALn,
eSRAM_eNVM_RW_0/ram_wdata[11]:CLK,7616
eSRAM_eNVM_RW_0/ram_wdata[11]:D,8625
eSRAM_eNVM_RW_0/ram_wdata[11]:EN,3236
eSRAM_eNVM_RW_0/ram_wdata[11]:LAT,
eSRAM_eNVM_RW_0/ram_wdata[11]:Q,7616
eSRAM_eNVM_RW_0/ram_wdata[11]:SD,
eSRAM_eNVM_RW_0/ram_wdata[11]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_2:A,6475
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_2:B,6403
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_2:C,4014
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_2:D,6232
SPI_Master_0/CLKOUT_8_1_iv_0_a2_2_2:Y,4014
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIB5L41[0]:A,3977
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIB5L41[0]:B,3228
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIB5L41[0]:C,5153
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/slavestage_16/slave_arbiter/arbRegSMCurrentState_RNIB5L41[0]:Y,3228
SPI_Master_0/un1_reset_inv_2_i_0:A,3454
SPI_Master_0/un1_reset_inv_2_i_0:B,2112
SPI_Master_0/un1_reset_inv_2_i_0:C,5298
SPI_Master_0/un1_reset_inv_2_i_0:D,4427
SPI_Master_0/un1_reset_inv_2_i_0:Y,2112
eSRAM_eNVM_RW_0/current_state_RNIK3PT1[2]:A,4843
eSRAM_eNVM_RW_0/current_state_RNIK3PT1[2]:B,3505
eSRAM_eNVM_RW_0/current_state_RNIK3PT1[2]:C,4745
eSRAM_eNVM_RW_0/current_state_RNIK3PT1[2]:Y,3505
AHB_IF_0/HWDATA[16]:ADn,
AHB_IF_0/HWDATA[16]:ALn,5922
AHB_IF_0/HWDATA[16]:CLK,7463
AHB_IF_0/HWDATA[16]:D,8625
AHB_IF_0/HWDATA[16]:EN,3433
AHB_IF_0/HWDATA[16]:LAT,
AHB_IF_0/HWDATA[16]:Q,7463
AHB_IF_0/HWDATA[16]:SD,
AHB_IF_0/HWDATA[16]:SLn,
AHB_IF_0/ahb_fsm_current_state_ns_0[2]:A,7577
AHB_IF_0/ahb_fsm_current_state_ns_0[2]:B,7502
AHB_IF_0/ahb_fsm_current_state_ns_0[2]:C,3648
AHB_IF_0/ahb_fsm_current_state_ns_0[2]:D,4818
AHB_IF_0/ahb_fsm_current_state_ns_0[2]:Y,3648
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_18:A,4891
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_18:B,5258
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_18:C,7214
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST_RNII8IJ_18:Y,4891
AHB_IF_0/HWDATA_int[31]:ADn,
AHB_IF_0/HWDATA_int[31]:ALn,
AHB_IF_0/HWDATA_int[31]:CLK,8625
AHB_IF_0/HWDATA_int[31]:D,8617
AHB_IF_0/HWDATA_int[31]:EN,6922
AHB_IF_0/HWDATA_int[31]:LAT,
AHB_IF_0/HWDATA_int[31]:Q,8625
AHB_IF_0/HWDATA_int[31]:SD,
AHB_IF_0/HWDATA_int[31]:SLn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:CLK,3756
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:D,6048
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:EN,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:Q,3756
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState:SLn,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_22:B,8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_22:C,
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_22:IPB,8448
TPSRAM_0/eSRAM_eNVM_access_top_TPSRAM_0_TPSRAM_R0C0/CFG_22:IPC,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2:A,2643
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2:B,2552
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2:C,3756
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2:D,2407
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2:Y,2407
SPI_Master_0/PRDATA[10]:ADn,
SPI_Master_0/PRDATA[10]:ALn,5922
SPI_Master_0/PRDATA[10]:CLK,
SPI_Master_0/PRDATA[10]:D,8617
SPI_Master_0/PRDATA[10]:EN,3476
SPI_Master_0/PRDATA[10]:LAT,
SPI_Master_0/PRDATA[10]:Q,
SPI_Master_0/PRDATA[10]:SD,
SPI_Master_0/PRDATA[10]:SLn,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_o2_0[4]:A,4013
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_o2_0[4]:B,3963
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_o2_0[4]:C,3813
eSRAM_eNVM_RW_0/current_state_ns_i_i_0_o2_0[4]:Y,3813
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:ADn,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:ALn,5922
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:CLK,6831
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:D,8617
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:EN,3361
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:LAT,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:Q,6831
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:SD,
eSRAM_eNVM_access_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR[4]:SLn,
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_0:A,4874
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_0:B,3843
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_0:C,5936
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_0:D,5742
eSRAM_eNVM_RW_0/un1_current_state_19_i_0_0_a2_0:Y,3843
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
eSRAM_eNVM_access_0/eSRAM_eNVM_access_HPMS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
DEVRST_N,
FAB_RESET_N,
MISO,
PWRITE,
start_esram,
CLKOUT,
CS,
MOSI,
PRDATA<0>,
PRDATA<1>,
PRDATA<2>,
PRDATA<3>,
PRDATA<4>,
PRDATA<5>,
PRDATA<6>,
PRDATA<7>,
PRDATA<8>,
PRDATA<9>,
PRDATA<10>,
PRDATA<11>,
PRDATA<12>,
PRDATA<13>,
PRDATA<14>,
PRDATA<15>,
PRDATA<16>,
PRDATA<17>,
PRDATA<18>,
PRDATA<19>,
PRDATA<20>,
PRDATA<21>,
PRDATA<22>,
PRDATA<23>,
PRDATA<24>,
PRDATA<25>,
PRDATA<26>,
PRDATA<27>,
PRDATA<28>,
PRDATA<29>,
PRDATA<30>,
PRDATA<31>,
RD<0>,
RD<1>,
RD<2>,
RD<3>,
RD<4>,
RD<5>,
RD<6>,
RD<7>,
ss_n,
