// Seed: 1428171458
module module_0 ();
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    input wand id_7,
    output wire id_8,
    output wand id_9,
    output tri0 id_10,
    input tri id_11,
    input uwire id_12,
    input tri0 id_13,
    input wor id_14,
    output tri0 id_15,
    output wand id_16,
    output supply0 id_17,
    input tri0 id_18
    , id_25,
    input supply1 id_19,
    input tri1 id_20,
    output tri0 id_21,
    input tri1 id_22,
    input wor id_23
);
  assign id_2 = 1;
  wire id_26;
  module_0();
endmodule
