INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab2/lab2.srcs/sources_1/new/greater_lower_equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greater_lower_equal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab2/lab2.srcs/sim_1/new/sim_circ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_circ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sadi/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
