Source Block: hdl/library/axi_dmac/axi_dmac_transfer.v@188:198@HdlIdDef
wire dma_response_ready;
wire dma_response_partial;
wire dma_req_sync_transfer_start;
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

wire dest_clk;

Diff Content:
- 193 wire req_clk = ctrl_clk;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_transfer.v@185:195
wire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;
wire dma_req_eot;
wire dma_response_valid;
wire dma_response_ready;
wire dma_response_partial;
wire dma_req_sync_transfer_start;
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;


Clone Blocks 2:
hdl/library/axi_dmac/axi_dmac_transfer.v@189:199
wire dma_response_partial;
wire dma_req_sync_transfer_start;
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;

Clone Blocks 3:
hdl/library/axi_dmac/axi_dmac_transfer.v@186:196
wire dma_req_eot;
wire dma_response_valid;
wire dma_response_ready;
wire dma_response_partial;
wire dma_req_sync_transfer_start;
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

Clone Blocks 4:
hdl/library/axi_dmac/axi_dmac_transfer.v@191:201
wire dma_req_last;

wire req_clk = ctrl_clk;
wire req_resetn;

wire req_enable;

wire dest_clk;
wire dest_ext_resetn;
wire dest_resetn;
wire dest_enable;

