

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:47:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Unroll_and_Array_Partition (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.516 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  60.000 ns|  60.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    4|      -|      -|    -|
|Expression       |        -|    -|      0|    220|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    0|      0|    164|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     21|    -|
|Register         |        -|    -|     36|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    4|     36|    405|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      210|  180|  94400|  47200|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    2|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U2  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U3  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U4  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 164|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U5  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U6  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U7  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U8  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |intermediate_11_fu_260_p2  |         +|   0|  0|  23|          16|          16|
    |intermediate_1_fu_212_p2   |         +|   0|  0|  23|          16|          16|
    |intermediate_7_fu_284_p2   |         +|   0|  0|  23|          16|          16|
    |intermediate_9_fu_236_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln22_1_fu_241_p2      |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_2_fu_265_p2      |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_3_fu_289_p2      |      icmp|   0|  0|  23|          16|           8|
    |icmp_ln22_fu_217_p2        |      icmp|   0|  0|  23|          16|           8|
    |result_0_0                 |    select|   0|  0|   9|           1|           9|
    |result_0_1                 |    select|   0|  0|   9|           1|           9|
    |result_1_0                 |    select|   0|  0|   9|           1|           9|
    |result_1_1                 |    select|   0|  0|   9|           1|           9|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 220|         132|         132|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |intermediate_reg_353  |  16|   0|   16|          0|
    |zext_ln18_2_reg_358   |   8|   0|   16|          8|
    |zext_ln18_3_reg_364   |   8|   0|   16|          8|
    +----------------------+----+----+-----+-----------+
    |Total                 |  36|   0|   52|         16|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  calculate_matrix|  return value|
|a_0_0              |   in|    8|     ap_none|             a_0_0|       pointer|
|a_0_1              |   in|    8|     ap_none|             a_0_1|       pointer|
|a_1_0              |   in|    8|     ap_none|             a_1_0|       pointer|
|a_1_1              |   in|    8|     ap_none|             a_1_1|       pointer|
|b_0_0              |   in|    8|     ap_none|             b_0_0|       pointer|
|b_0_1              |   in|    8|     ap_none|             b_0_1|       pointer|
|b_1_0              |   in|    8|     ap_none|             b_1_0|       pointer|
|b_1_1              |   in|    8|     ap_none|             b_1_1|       pointer|
|c_0_0              |   in|   16|     ap_none|             c_0_0|       pointer|
|c_0_1              |   in|   16|     ap_none|             c_0_1|       pointer|
|c_1_0              |   in|   16|     ap_none|             c_1_0|       pointer|
|c_1_1              |   in|   16|     ap_none|             c_1_1|       pointer|
|result_0_0         |  out|    8|      ap_vld|        result_0_0|       pointer|
|result_0_0_ap_vld  |  out|    1|      ap_vld|        result_0_0|       pointer|
|result_0_1         |  out|    8|      ap_vld|        result_0_1|       pointer|
|result_0_1_ap_vld  |  out|    1|      ap_vld|        result_0_1|       pointer|
|result_1_0         |  out|    8|      ap_vld|        result_1_0|       pointer|
|result_1_0_ap_vld  |  out|    1|      ap_vld|        result_1_0|       pointer|
|result_1_1         |  out|    8|      ap_vld|        result_1_1|       pointer|
|result_1_1_ap_vld  |  out|    1|      ap_vld|        result_1_1|       pointer|
+-------------------+-----+-----+------------+------------------+--------------+

