Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "24_0.ll"
chess-clang --chess-verbose -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/24_0.ll -o../Release/chesswork/24_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/siyuangao/CCF2023-NameInvalid/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.31 s  /     0.30 s 	24_0
chess-clang system time =    0.01 s  /     0.01 s 	24_0
chess-clang real time   =    0.47 s  /     0.43 s 	24_0

noodle -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/24_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/24_0.sfg

Translating ...

        void filter_mac(void *, void *)
Warning in "me_mult.h", line 517, column 2531: dead operation `inline unsigned undef_uint()' <282>   outputs: __apl_xoffsh   inputs:  (no uses) [-Wdead-code]
Warning in "me_mult.h", line 517, column 2623: dead operation `inline unsigned undef_uint()' <285>   outputs: __apl_zoffsh   inputs:  (no uses) [-Wdead-code]
        unsigned main()

Finishing ...


noodle user time   =    1.85 s  /     1.81 s 	24_0
noodle system time =    0.34 s  /     0.30 s 	24_0
noodle real time   =    2.87 s  /     2.59 s 	24_0

chess-backend 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
chess-backend --gvt me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: 24_0.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading DSFG from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.sfg
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Collecting static variable register operations...


**** Bundling `F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
Applying long jump data
Reading DSFG from: 24_0.gvt

   macro #301 (102 opn)
      matching... Reading initial values from: 24_0.ini
Reading initial values from: 24_0.sfg
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0.gvt.o' in ELF format with DWARF debug information (1)
(56 p) (604 P)
      covering... (59 its) (cost 41048.812)

   macro #932 (70 opn)
      matching... (36 p) (551 P)
      covering... (27 its) (cost 28396.928)

   macro #1721 (166 opn)
      matching... 
tale user time   =    0.08 s  /     0.01 s 	24_0
tale system time =    0.02 s  /     0.01 s 	24_0
tale real time   =    0.37 s  /     0.15 s 	24_0

(116 p) (852 P)
      covering... (83 its) (cost 73759.773)


Total cost = 143205.513

cosel user time   =    0.32 s  /     0.25 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
cosel system time =    0.03 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
cosel real time   =    0.51 s  /     0.34 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 932 13)
(seq:1) (seq:1) (seq:1) (seq:1) 
2 of 2: (1721 301)

sync/offset hazards solving


time (after hazard solving) =   0.090 s

routing control inputs

routing

1 of 2 ( 4 932 13 )
# uses: 222 +27 +2 +1 +3 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VH)+1 +1 (VRH0)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(rlx +4)(AMH)(rlx +1)(AMH)(rlx +8)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(VH)+1 (VRH0)+1 +1 +1 +1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 +++++++++1 ++++1 +++1 +++1 ++1 ++1 (VCH)-1 1 1 1 1 1 1 +1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)(VRH)-1 1 1 1 1 1 1 1 (VCH)+1 (VCH)-1 1 1 1 1 2 1 +1 ++1 (VDH0)-1 1 1 1 1 1 (VDH0)-1 2 1 (VDH0)(rlx +2)(VDH0)(rlx +3)(VDH0)(VRH)-1 1 1 1 1 1 1 1 (VCH)-1 1 1 1 1 (VCH)+1 (VDL0)-1 1 1 1 1 1 1 1 1 (VDL0)(VDH)-1 1 1 1 1 (VDL0)(VDL)-2 8 1 (VDL0)(rlx +5)(VDL0)+1 +1 (check) (VCH)(rlx +1)(VCH)


2 of 2 ( 1721 301 )
# splits : 4
# uses: 535 +108 +6 +1 +1 +1 +24 +16 +1 +3 +1 +1 +1 +1 +8 +128 +96 +1 +1 +1 +1 +1 +3 +1 +1 +1 +48 +32 +1 +1 +48 +16 +1 +72 +8 +8 +36 +4 +4 +8 +9 +9 +9 +1 +1 +1 +16 +16 +2 +1 +1 +8 +1 +1 +1 +1 +2 +1 +11 +1 +1 +1 +2 +1 (VRH0)(VDL0)+11 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(VH)(VDH0)(VDL0)(VCH)+1 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)+11 +1 +1 +1 +1 +1 +11 +1 +1 +1 +1 +1 (VDH0)(VRH0)-1 4 2 8 1 1 (VRH0)-1 2 1 2 2 (VRH0)(VDH0)(VDL0)-1 2 2 2 2 2 2 1 2 (VDL0)(VCH)(VRH)(VDH)-1 2 2 1 2 (VDL0)+11 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)+1 (VDH0)(VRH0)-1 1 1 1 (VRH0)(rlx +1)(VRH0)(rlx +1)(VRH0)(VDH0)-2 4 4 (VDH0)(VDH0)(rlx +2)(VDH0)(VCH)+1 +1 +1 +1 +1 +27 (VCH)(VL)+27 (VDH)+1 +1 +1 +1 +1 +1 +24 +16 +1 +24 +16 +1 +24 +12 +18 +18 +9 +27 +27 +9 +9 +9 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 (VRH0)+1 (VCH)+1 +1 +1 +2 +1 +1 (VCH)+1 +1 +1 +1 +1 (VRH0)+1 (VCH)+1 +1 +1 +1 +1 (VRH0)-1 4 2 8 1 2 (VRH0)-1 4 2 8 2 (VRH0)(VDH0)+1 (VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VDH0)(VRH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +1 +1 (VDH0)-2 4 2 (VDH0)(VRH0)-2 4 1 1 (VDH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +7 +1 +2 +3 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +6 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +1 +2 ++++++++++4 +3 +1 +1 +1 +1 +1 +++++++++1 +7 +1 +1 +3 +1 +4 +4 +7 +4 +4 +4 +7 +3 +1 +3 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(check) (VDL0)(VCH)(RS)(RS)(CS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 24 complex patterns (11 loads 10 stores 3 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.79 s  /     0.79 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia system time =    0.01 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia real time   =    0.84 s  /     0.83 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist1 -v -k110 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 66 : b87 -> b328 -> b97 -> b465 -> b79 -> b486 -> b487 -> b92 -> b292 -> b80 -> b81 -> b338 -> b82 -> b83 -> b304 -> b84 -> b85 -> b96 -> b99 -> b316 -> b89 -> b88 -> b322 -> b91 -> b90 -> b98 -> b87
minimum length due to resources: 39
scheduling HW do-loop #932     	-> # cycles: 88 
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 88 cycles
scheduling macro #1721     	-> # cycles: 84 
scheduling macro #301     	-> # cycles: 81 

Total number of cycles = 253

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.13 s  /     0.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 real time   =    0.12 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--showcolor -v -b --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_16.3991 to R
upgraded carrier of signal _cst.4566 to CLH
upgraded carrier of signal _cst.4568 to CLH
upgraded carrier of signal __ct_1048576.4570 to CLH
collect coupled operands: .........................................................................................................................................................................................................................
  270 couplings found
collect RMW pairs: BM C CB CS LC LE LR LS M MD0 P R S SP W mcCarry
register: BM {AML AMH}
	rmw pairs: 60
	coalescing      : ............................................................
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: AML[0] AMH[0] AML[1] AMH[1] AML[2] AMH[2] AML[3]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: CS
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 24
	coalescing      : ........................
                          1 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 6 7 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 4 0 1 2
	postbalancing   : none
	rematerialising : + 1 dr_move

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: VL[4] VH[4] VL[5] VL[0]xx VH[0] VL[1]xx VH[1] VL[2] VH[2] VL[3] VL[7] VH[6] VL[6]
	extra splits during assignment: 4
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: {AMH AML} CB CH CL CS M(!) P R(!) S(!) {VH VL}(!)
	updating reassigned offsets in sfg

collect coupled operands: ...............................................................................................................................................................................................................................
  180 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    0.36 s  /     0.36 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor system time =    0.01 s  /     0.01 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor real time   =    0.46 s  /     0.45 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z10filter_macP12input_windowIaEP13output_windowIaE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 932 13)
(seq:1) (seq:1) (seq:1) (seq:1) 
2 of 2: (1721 301)

sync/offset hazards solving


time (after hazard solving) =   0.100 s

routing control inputs

routing

1 of 2 ( 4 932 13 )
# uses: 222 +27 +2 +1 +3 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +1 (VH)+1 +1 (VRH0)+1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (VRH0)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(rlx +4)(AMH)(rlx +1)(AMH)(rlx +8)(AMH)-1 1 1 1 1 1 1 1 1 1 1 1 1 (AMH)(VH)+1 (VRH0)+1 +1 +1 +1 +1 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 ++++++++++++++++++1 +++++++++1 ++++1 +++1 +++1 ++1 ++1 (VCH)-1 1 1 1 1 1 1 +1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 +1 (VCH)-1 1 1 1 1 1 1 (VCH)+1 (VCH)+1 (VCH)-1 1 1 1 1 1 1 (VCH)(VRH)-1 1 1 1 1 1 1 1 (VCH)+1 (VCH)-1 1 1 1 1 2 1 +1 ++1 (VDH0)-1 1 1 1 1 1 (VDH0)-1 2 1 (VDH0)(rlx +2)(VDH0)(rlx +3)(VDH0)(VRH)-1 1 1 1 1 1 1 1 (VCH)-1 1 1 1 1 (VCH)+1 (VDL0)-1 1 1 1 1 1 1 1 1 (VDL0)(VDH)-1 1 1 1 1 (VDL0)(VDL)-2 8 1 (VDL0)(rlx +5)(VDL0)+1 +1 (check) (VCH)(rlx +1)(VCH)


2 of 2 ( 1721 301 )
# splits : 4
# uses: 536 +108 +6 +1 +10 +10 +10 +8 +64 +16 +16 +16 +24 +16 +96 +3 +1 +1 +1 +1 +1 +1 +3 +1 +1 +1 +48 +32 +1 +1 +48 +16 +1 +72 +8 +8 +36 +4 +4 +8 +9 +9 +16 +1 +8 +1 +16 +16 +2 +10 +10 +/ +/ +25 +10 +/ +/ +10 +/ +10 +10 +20 +10 +110 / +11 +/ +/ +10 +10 +10 +20 +10 (VRH0)(VDL0)+110 / +11 (VCH)+10 +10 +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +10 +10 +10 +10 +10 +10 +10 +10 +10 (VRH0)(VH)(VDH0)(VDL0)(VCH)+10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +20 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 (VRH0)+110 / +11 +/ +/ +10 +/ +10 +10 +10 +10 +110 / +11 +/ +/ +10 +10 +10 +10 +10 (VDH0)(VRH0)-1 4 2 8 1 1 (VRH0)-1 2 1 2 2 (VRH0)(VDH0)(VDL0)-1 2 2 2 2 2 2 1 2 (VDL0)(VCH)(VRH)(VDH)-1 2 2 1 2 (VDL0)+110 / +11 (VCH)+10 +10 +10 +10 +/ +10 +10 +/ +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +10 +10 +10 +10 +/ +/ +10 +/ +10 +/ +10 +10 +10 +10 +/ +/ +10 +/ +/ +10 +/ +/ +/ +10 +10 (VRH0)+10 (VDH0)(VRH0)-1 1 1 1 (VRH0)(rlx +1)(VRH0)(rlx +1)(VRH0)(VDH0)-2 4 4 (VDH0)(VDH0)(rlx +2)(VDH0)(VCH)+10 +/ +/ +/ +10 +/ +/ +/ +/ +3 +332 +1 +27 (VCH)(VL)+27 (VDH)+1 +1 +1 +1 +1 +1 +24 +16 +1 +24 +16 +1 +24 +12 +18 +18 +9 +27 +27 +9 +9 +9 +1 +1 +1 +1 +2 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +2 (VRH0)+1 (VCH)+1 +2 +1 +2 +1 +1 (VCH)+1 +2 +1 +1 +1 (VRH0)+1 (VCH)+1 +2 +1 +1 +1 (VRH0)-1 4 2 8 1 2 (VRH0)-1 4 2 8 2 (VRH0)(VDH0)+1 (VCH)+1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +3 +1 (VDH0)(VRH0)(VCH)+1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +2 +1 +1 +1 +2 +2 +2 +3 +1 +1 +1 +1 +1 +1 +1 +1 (VDH0)-2 4 2 (VDH0)(VRH0)-2 4 1 1 (VDH0)(VCH)+1 +1 +1 +1 +1 +1 +1 +7 +36 +36 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +7 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +1 +2 ++++++++++4 +3 +1 +1 +1 +1 +1 +++++++++1 +7 +1 +1 +3 +1 +4 +4 +7 +4 +4 +4 +7 +3 +1 +3 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(check) (VDL0)(VCH)(RS)(RS)(CS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 24 complex patterns (11 loads 10 stores 3 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 5

amnesia user time   =   91.01 s  /    91.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia system time =    0.87 s  /     0.87 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
amnesia real time   =   92.14 s  /    92.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist1 -v -k110 --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 66 : b87 -> b330 -> b97 -> b468 -> b79 -> b489 -> b490 -> b92 -> b294 -> b80 -> b81 -> b340 -> b82 -> b83 -> b306 -> b84 -> b85 -> b96 -> b99 -> b318 -> b89 -> b88 -> b324 -> b91 -> b90 -> b98 -> b87
minimum length due to resources: 39
scheduling HW do-loop #932     	-> # cycles: 88 
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 88 cycles
scheduling macro #1721     	-> # cycles: 84 
scheduling macro #301     	-> # cycles: 81 

Total number of cycles = 253

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.13 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist1 real time   =    0.14 s  /     0.13 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--showcolor -v -b --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_16.3995 to R
upgraded carrier of signal _cst.4930 to CLH
upgraded carrier of signal _cst.4932 to CLH
upgraded carrier of signal __ct_1048576.4934 to CLH
Reading operand couplings: 72 couplings
collect coupled operands: ..........................................................................................................................................................................................................................
  270 couplings found
collect RMW pairs: BM C CB CS LC LE LR LS M MD0 P R S SP W mcCarry
register: BM {AML AMH}
	rmw pairs: 60
	coalescing      : ............................................................
                          0 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: AML[0] AMH[0] AML[1] AMH[1] AML[2] AMH[2] AML[3]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: CS
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 24
	coalescing      : ........................
                          1 rmw fanout splits
	solving hazards : +
	  -> 1 splits
	assigning fields: 6 7 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 4 0 1 2
	postbalancing   : none
	rematerialising : + 1 dr_move

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: VL[4] VH[4] VL[5] VL[0]xx VH[0] VL[1]xx VH[1] VL[2] VH[2] VL[3] VL[7] VH[6] VL[6]
	extra splits during assignment: 4
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: {AMH AML} CB CH CL CS M(!) P R(!) S(!) {VH VL}(!)
	updating reassigned offsets in sfg

collect coupled operands: ................................................................................................................................................................................................................................
  180 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 16 32 48 64 80 96 112 128 144 160 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464 480 496 512 528 544 560 576 592 608 624 640

solving cycles: none

5 ra_moves inserted
1 dr_move rematerialised

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE__ra.lib

showcolor user time   =    0.46 s  /     0.44 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
showcolor real time   =    0.54 s  /     0.46 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #932 in "/home/siyuangao/CCF2023-NameInvalid/src/aie_kernels/filter_mac.cpp", line 39: (loop #3) :
critical cycle of length 27 : b76 -> b77 -> b492 -> b494 -> b97 -> b468 -> b79 -> b489 -> b92 -> b294 -> b81 -> b340 -> b83 -> b306 -> b85 -> b96 -> b99 -> b318 -> b89 -> b324 -> b90 -> b76
minimum length due to resources: 39
scheduling HW do-loop #932
(algo 2)	-> # cycles: ..53 
(modulo)	-> # cycles: 39b 40b 41b 42b 43b 44b 45b 46 ok (required budget ratio: 680)
NOTICE: Better modulo schedules may be found by increasing backtrack budget ratio via +Omsbr=<val> option or chess_modulo_scheduling_budget_ratio(<val>) loop directive, with <val> larger than 2000.  
(resume algo)	  -> after folding: 46  (folded over 1 iterations)
  -> HW do-loop #932 in "/tools/Xilinx/new/Vitis/2022.2/aietools/include/adf/window/window.h", line 735: (loop #3) : 46 cycles
NOTICE: loop #932 contains folded negative edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #1723     	-> # cycles: ........
NOTE: automatically decreased the number of used priority functions to 6 to reduce runtime
		-> # cycles: ...99 
scheduling macro #301     	-> # cycles: .....48 

Total number of cycles = 193

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.mic'' ...

mist2 user time   =   12.65 s  /    12.65 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist2 system time =    0.07 s  /     0.07 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
mist2 real time   =   12.78 s  /    12.78 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L --common 24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_0.gvt
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.13 s  /     0.12 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
tale system time =    0.00 s  /     0.00 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_
tale real time   =    0.24 s  /     0.23 s 	24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_

chess-backend 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 24_0-F_main_.sfg
Collecting static variable register operations...


**** Bundling `F_main' ****
Applying long jump data

   macro #80 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #480 (7 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #76 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #1277 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #1235 (38 opn)
      matching... (39 p) (158 P)
      covering... (25 its) (cost 19034.381)

   macro #69 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #65 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #151 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1190.021)

   macro #55 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #51 (3 opn)
      matching... (1 p) (3 P)
      covering... (1 its) (cost 1190.021)

   macro #1187 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #824 (111 opn)
      matching... (125 p) (206 P)
      covering... (1 its) (no cover found, retrying less greedy)
      matching... (151 p) (328 P)
      covering... (172 its) (cost 52654.197)


Total cost = 89408.815

cosel user time   =    0.15 s  /     0.14 s 	24_0-F_main_
cosel system time =    0.06 s  /     0.01 s 	24_0-F_main_
cosel real time   =    0.21 s  /     0.14 s 	24_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_0-F_main_.flc
Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 4: (51 55 46 58 45 66 1235 70 151 23 14 65 52 69 56)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (seq:4) 
2 of 4: (24 9 10 1277 1278)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 4: (4 72 76 480 32 1187 73 77)

4 of 4: (824 80)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.070 s

routing control inputs

routing

1 of 4 ( 14 45 51 55 151 65 69 1235 23 )
# uses: 47 +1 +1 +1 +3 +3 +1 +1 +1 +4 (R0:t)-1 1 1 1 +3 +1 +1 +1 +1 +1 +1 +4 +3 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +2 +1 +++1 +++1 +1 +1 (R:t)-1 1 3 1 1 4 1 1 4 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 4 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 4 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 4 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 +1 (R:t)-1 1 3 1 1 1 1 1 1 1 1 1 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 (check) (R)


2 of 4 ( 4 1187 9 1278 1277 24 72 76 480 32 )
# uses: 18 +1 +1 +1 +4 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +1 (P:t)-1 1 1 1 1 1 1 1 1 +1 +1 +1 (check) 
# floating moves to bind: 1



3 of 4 ( 10 )
# uses: 10 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


4 of 4 ( 824 80 )
# uses: 54 +1 +1 +1 +9 +1 +3 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (P:t)-1 1 1 +1 (P:t)-1 1 1 +1 +1 +1 (LR:t)-1 1 1 1 +3 +1 +1 +1 +1 +1 +3 +1 +1 +1 +1 +8 +1 +8 +6 +6 +3 +1 +1 +3 +1 +3 +1 +3 +1 +1 +1 +2 +1 +2 +1 +3 +1 +3 +1 +8 +8 +1 +1 +3 (check) (P)(M)(R)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.16 s  /     0.16 s 	24_0-F_main_
amnesia system time =    0.00 s  /     0.00 s 	24_0-F_main_
amnesia real time   =    0.18 s  /     0.18 s 	24_0-F_main_

--mist1 -v -k110 --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 1 
scheduling macro #55     	-> # cycles: 4 
scheduling macro #151     	-> # cycles: 6 
scheduling macro #65     	-> # cycles: 7 
scheduling macro #69     	-> # cycles: 4 
scheduling macro #1235     	-> # cycles: 14 
scheduling macro #1187     	-> # cycles: 14 
scheduling macro #1277     	-> # cycles: 6 
scheduling macro #76     	-> # cycles: 9 
scheduling macro #480     	-> # cycles: 20 
scheduling macro #824     	-> # cycles: 38 
scheduling macro #80     	-> # cycles: 11 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.06 s  /     0.06 s 	24_0-F_main_
mist1 system time =    0.00 s  /     0.00 s 	24_0-F_main_
mist1 real time   =    0.06 s  /     0.06 s 	24_0-F_main_

--showcolor -v -b --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal _cst.2475,__rt.2611 to R
collect coupled operands: ......................................................................................................
  13 couplings found
collect RMW pairs: C CB LR M P R SP mcCarry
register: C {CL CH}
	rmw pairs: 0
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CH[4] CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: CB
	rmw pairs: 0
	assigning fields: 0 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0 1 2 3
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 13
	coalescing      : .............
                          1 rmw fanout splits
	solving hazards : ++
	  -> 4 splits
	assigning fields: 6 7 0 1 2 3 4 5
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	solving hazards : +
	  -> 1 splits
	assigning fields: 12 13 14 10 11 8 9 15 4x 1 2 3 5 6 7 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : ++ 2 ra_moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CB CH CL M P R
	updating reassigned offsets in sfg

collect coupled operands: ............................................................................................................
  0 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0

solving cycles: none

4 ra_moves inserted

Writing LIB (with interprocedural optimisation data) to: 24_0-F_main__ra.lib

showcolor user time   =    0.08 s  /     0.08 s 	24_0-F_main_
showcolor system time =    0.00 s  /     0.00 s 	24_0-F_main_
showcolor real time   =    0.15 s  /     0.08 s 	24_0-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 1 
scheduling macro #55     	-> # cycles: 4 
scheduling macro #151     	-> # cycles: 6 
scheduling macro #65     	-> # cycles: 7 
scheduling macro #69     	-> # cycles: 4 
scheduling macro #1235     	-> # cycles: 13 
scheduling macro #1187     	-> # cycles: 14 
scheduling macro #1278     	-> # cycles: 1 
scheduling macro #1280     	-> # cycles: 8 
scheduling macro #76     	-> # cycles: 1 
scheduling macro #1282     	-> # cycles: 5 
scheduling macro #480     	-> # cycles: 15 
scheduling macro #824     	-> # cycles: 39 
scheduling macro #80     	-> # cycles: 15 

Total number of cycles = 133

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_0-F_main_.mic'' ...

mist2 user time   =    0.34 s  /     0.34 s 	24_0-F_main_
mist2 system time =    0.00 s  /     0.00 s 	24_0-F_main_
mist2 real time   =    0.34 s  /     0.34 s 	24_0-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_0 -L --common 24_0-F_main_ me /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib +H/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_0.gvt
Reading Dwarf register-list from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_0-F_main_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	24_0-F_main_
tale system time =    0.00 s  /     0.00 s 	24_0-F_main_
tale real time   =    0.15 s  /     0.13 s 	24_0-F_main_

bridge -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 24_0.objlist -o../24_0.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '24_0.objlist' ...
    Adding '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' with source reference offset 0
    Adding '24_0-F_main_.o' with source reference offset 0
    Adding '24_0.gvt.o' with source reference offset 0
Reading objectfile '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o' with Dwarf info...
Reading objectfile '24_0-F_main_.o' with Dwarf info...
Reading objectfile '24_0.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '24_0.aliases'
Creating object file '../24_0.o'...
    Adding '24_0.gvt.o'...
    Adding '24_0-F_Z10filter_macP12input_windowIaEP13output_windowIaE_.o'...
    Adding '24_0-F_main_.o'...
Writing object file '../24_0.o' (1) ...

bridge user time   =    0.12 s  /     0.03 s 	../24_0.o
bridge system time =    0.03 s  /     0.00 s 	../24_0.o
bridge real time   =    0.31 s  /     0.18 s 	../24_0.o

darts -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/24_0.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/aie_kernels:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/src:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_0.o''
Writing results to ``../Release/24_0.o.lst''

darts user time   =    0.42 s  /     0.30 s 	../Release/24_0.o
darts system time =    0.03 s  /     0.01 s 	../Release/24_0.o
darts real time   =    0.53 s  /     0.37 s 	../Release/24_0.o

Linking "../Release/24_0"
bridge -o../Release/24_0 ../Release/24_0.o -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c24_0.bcf -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '24_0.bcf'...
Reading relocator definitions in file '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/24_0.o' with Dwarf info...
Library search path: .
Library search path: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (632) at address 0x110
Mapping and reserving symbols with fixed addresses...
    'buf0' (6144, DMb) at address 0x34000
    'buf0d' (6144, DMb) at address 0x36000
    'buf1' (2048, DMb) at address 0x3c000
    'buf1d' (2048, DMb) at address 0x38000
    '_ZL11sync_buffer' (32) at address 0x30000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 8 text and data symbol(s) and 0 space symbol(s)...
    '_Z10filter_macP12input_windowIaEP13output_windowIaE' (1836, PM)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
Applying relocators found in objectfiles...
    '../Release/24_0.o' (10378)
    '../Release/chesswork/.ear.work.28gwWKw' (6)
    '../Release/chesswork/.ear.work.3LdFAlu' (26)
    '../Release/chesswork/.ear.work.4becnVu' (89)
    '../Release/chesswork/.ear.work.9jB8qVt' (86)
Creating physical data...
Creating executable file '../Release/24_0'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.08 s  /     0.24 s 	../Release/24_0
bridge system time =    0.30 s  /     0.01 s 	../Release/24_0
bridge real time   =   27.34 s  /     0.62 s 	../Release/24_0

darts -v -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/. -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/./aie_kernels -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src -I/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/home/siyuangao/CCF2023-NameInvalid/data -I/home/siyuangao/CCF2023-NameInvalid/src -I/tools/Xilinx/new/Vitis/2022.2/aietools/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/24_0 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/aie_kernels:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/home/siyuangao/CCF2023-NameInvalid/src:/home/siyuangao/CCF2023-NameInvalid/build.xilinx_vck5000_gen4x8_xdma_2_202210_1.hw/tools/Xilinx/new/Vitis/2022.2/aietools/include:/home/siyuangao/CCF2023-NameInvalid/data:/home/siyuangao/CCF2023-NameInvalid/src:/tools/Xilinx/new/Vitis/2022.2/aietools/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /tools/Xilinx/new/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_0''
Writing results to ``../Release/24_0.lst''
Writing results to ``../Release/24_0.srv''

darts user time   =    0.42 s  /     0.32 s 	../Release/24_0
darts system time =    0.04 s  /     0.00 s 	../Release/24_0
darts real time   =    0.81 s  /     0.66 s 	../Release/24_0

Compilation finished successfully (0 errors, 16 warnings) (142.67 s)
/tools/Xilinx/new/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_0 -s 2000 -pm 16384
