$date
	Mon Dec 22 10:41:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_shift_register_tb $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ si $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ si $end
$var wire 1 ! so $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
1#
0"
x!
$end
#10
bx1 %
1"
#13
0$
0#
#20
0"
#30
0!
b0 %
1"
#38
1$
1#
#40
0"
#50
1"
0#
