#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 31 14:23:04 2023
# Process ID: 8912
# Current directory: C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent708 C:\Users\faizs\OneDrive - FH JOANNEUM\Projekt\files\mic-1-project\verilog\top-level\top_level_basys3.xpr
# Log file: C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/vivado.log
# Journal file: C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level\vivado.jou
# Running On: DESKTOP-SNAS2Q5, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16966 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/VGA_IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/3_ip_core_32bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1170.801 ; gain = 382.066
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mic1_basys3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:5486]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/hdl/vio_v3_0_syn_rfs.v:1365]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1918.742 ; gain = 415.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:12]
INFO: [Synth 8-6157] synthesizing module 'VGA_AsciiCharsMem_0_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_AsciiCharsMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AsciiCharsMem' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'character.mem' is read successfully [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AsciiCharsMem' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_AsciiCharsMem_0_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_AsciiCharsMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress7bit_0_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress7bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataToAddress7bit' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:23]
INFO: [Synth 8-3876] $readmem data file 'data_to_address.mem' is read successfully [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DataToAddress7bit' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress7bit_0_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress7bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_0_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataToAddress' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:23]
INFO: [Synth 8-3876] $readmem data file 'data_to_address.mem' is read successfully [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DataToAddress' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_0_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_1_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_1_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_2_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_2_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_3_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_3_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_4_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_4_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_5_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_5_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_5_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_6_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_6_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_6_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_7_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_7_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_7_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_8_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_8_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_8_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_9_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_9_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_9_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_9_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_ScreenBufferMem_0_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_ScreenBufferMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ScreenBufferMem' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'static_mems.mem' is read successfully [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ScreenBufferMem' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_ScreenBufferMem_0_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_ScreenBufferMem_0_0.v:53]
WARNING: [Synth 8-7071] port 'oDataB' of module 'VGA_ScreenBufferMem_0_0' is unconnected for instance 'ScreenBufferMem_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:165]
WARNING: [Synth 8-7023] instance 'ScreenBufferMem_0' of module 'VGA_ScreenBufferMem_0_0' has 7 connections declared, but only 6 given [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:165]
INFO: [Synth 8-6157] synthesizing module 'VGA_VGA_Pattern_1_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Pattern_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_Pattern' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Pattern.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Pattern' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Pattern.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_VGA_Pattern_1_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Pattern_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_VGA_Timings_1_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Timings_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_Timings' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Timings.v:23]
INFO: [Synth 8-6157] synthesizing module 'H_Counter' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/H_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'H_Counter' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/H_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'V_Counter' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/V_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'V_Counter' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/V_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Timings' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Timings.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_VGA_Timings_1_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Timings_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_clk_wiz_0_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'VGA_clk_wiz_0_0_clk_wiz' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'VGA_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'VGA_clk_wiz_0_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'VGA_num_capture_4bit_0_1' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_num_capture_4bit_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'num_capture_4bit' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/num_capture_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_capture_4bit' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/num_capture_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_num_capture_4bit_0_1' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_num_capture_4bit_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:12]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000000011001001010100111 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_uart_rx' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_uart_rx' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_uart_tx' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_uart_tx' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:244]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:245]
INFO: [Synth 8-638] synthesizing module 'IP006_uart_reg32_0' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:105]
	Parameter inputs_g bound to: 1 - type: integer 
	Parameter outputs_g bound to: 1 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate0_g bound to: 0 - type: bool 
	Parameter simulate1_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
	Parameter mbus_pipe_g bound to: 1 - type: integer 
	Parameter use_vectors bound to: 0 - type: bool 
	Parameter reg_pipe_out_g bound to: 0 - type: integer 
	Parameter reg_pipe_in_g bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'IP006_uart_reg32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:14' bound to instance 'U0' of component 'IP006_uart_reg32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:699]
INFO: [Synth 8-638] synthesizing module 'IP006_uart_reg32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:576]
INFO: [Synth 8-3491] module 'arbiter11_32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:16' bound to instance 'U_8' of component 'arbiter11_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'arbiter11_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'arbiter11_32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:45]
	Parameter DELAY_CLK_CYCLES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8192 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2232]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:32]
WARNING: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8192 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_reg_pipe_out' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2247]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_mbus32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:16' bound to instance 'U_6' of component 'delay_mbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2260]
INFO: [Synth 8-638] synthesizing module 'delay_mbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:50]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_0' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:139]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_delay' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:25]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_2' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:149]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_3' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:159]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_6' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:169]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_7' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:179]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_1' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:189]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector__parameterized2' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector__parameterized2' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_4' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:202]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector__parameterized4' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector__parameterized4' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'delay_mbus32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:50]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_mbus32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:16' bound to instance 'U_7' of component 'delay_mbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2272]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_sbus32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:16' bound to instance 'U_9' of component 'delay_sbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2284]
INFO: [Synth 8-638] synthesizing module 'delay_sbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:50]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_0' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:130]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_3' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:140]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_6' of component 'delay' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:150]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_1' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:160]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_4' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:173]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'delay_sbus32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:50]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_sbus32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:16' bound to instance 'U_10' of component 'delay_sbus32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2296]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000100000000 
	Parameter nregs_g bound to: 256 - type: integer 
	Parameter init_val_g bound to: 8192'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
INFO: [Synth 8-3491] module 'register_array_b32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:21' bound to instance 'U_11' of component 'register_array_b32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2308]
INFO: [Synth 8-638] synthesizing module 'register_array_b32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'register_array_b32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000100000000 
	Parameter addr_range_g bound to: 16'b0000000100000000 
	Parameter nregs_g bound to: 256 - type: integer 
	Parameter init_val_g bound to: 8192'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
INFO: [Synth 8-3491] module 'register_array_b32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:21' bound to instance 'U_12' of component 'register_array_b32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2328]
INFO: [Synth 8-638] synthesizing module 'register_array_b32__parameterized1' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'register_array_b32__parameterized1' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_0' of component 'syn2_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2348]
INFO: [Synth 8-638] synthesizing module 'syn2_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'syn2_vector' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:25]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_1' of component 'syn2_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2361]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_2' of component 'syn2_vector' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2374]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
INFO: [Synth 8-3491] module 'uart_bridge_32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:16' bound to instance 'U_3' of component 'uart_bridge_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2387]
INFO: [Synth 8-638] synthesizing module 'uart_bridge_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:55]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'uart_top' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:13' bound to instance 'I6' of component 'uart_top' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:180]
INFO: [Synth 8-638] synthesizing module 'uart_top' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:49]
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:13' bound to instance 'I0' of component 'uart_rx' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_uart_rx' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:44]
INFO: [Synth 8-226] default block is never used [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:98]
INFO: [Synth 8-226] default block is never used [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_uart_rx' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:44]
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:13' bound to instance 'I1' of component 'uart_tx' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_uart_tx' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:45]
INFO: [Synth 8-226] default block is never used [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:93]
INFO: [Synth 8-226] default block is never used [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_uart_tx' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:49]
INFO: [Synth 8-3491] module 'bus_bridge_32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:13' bound to instance 'I0' of component 'bus_bridge_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:196]
INFO: [Synth 8-638] synthesizing module 'bus_bridge_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:942]
INFO: [Synth 8-256] done synthesizing module 'bus_bridge_32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'uart_bridge_32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:55]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
INFO: [Synth 8-3491] module 'uart_bridge_32' declared at 'c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:16' bound to instance 'U_4' of component 'uart_bridge_32' [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2402]
INFO: [Synth 8-256] done synthesizing module 'IP006_uart_reg32' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'IP006_uart_reg32_0' (0#1) [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:105]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 25 given [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio_0 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:80]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:116]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:103]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:164]
WARNING: [Synth 8-6014] Unused sequential element csm_current_state_reg was removed.  [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:925]
WARNING: [Synth 8-3848] Net slv_ack_cld in module/entity bus_bridge_32 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:169]
WARNING: [Synth 8-3848] Net slv_cs in module/entity uart_bridge_32 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:74]
WARNING: [Synth 8-3848] Net slv_din in module/entity uart_bridge_32 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:75]
WARNING: [Synth 8-3848] Net slv_we in module/entity uart_bridge_32 does not have driver. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:237]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA_0'. This will prevent further optimization [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:120]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
WARNING: [Synth 8-7129] Port slv_ack in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_cs in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_din in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_we in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[3] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[2] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[1] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[0] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[3] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[2] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[1] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[0] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[3] in module IP006_uart_reg32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2484.535 ; gain = 981.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:02:45 . Memory (MB): peak = 2484.535 ; gain = 981.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:45 ; elapsed = 00:02:45 . Memory (MB): peak = 2484.535 ; gain = 981.332
---------------------------------------------------------------------------------
INFO: [Synth 37-8] Instance 'ila_core_inst' of a module 'ila_v6_2_12_ila_core' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:1073]
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2484.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/din_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/dout_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/capture_qual_ctrl_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/debug_data_in_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*.cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*icap_addr_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS*/I_YESLUT6.I_YES_OREG.O_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[*]*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
Finished Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mic1_basys3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/faizs/OneDrive - FH JOANNEUM/Projekt/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2586.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:58 ; elapsed = 00:03:33 . Memory (MB): peak = 2615.180 ; gain = 1111.977
308 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:11 ; elapsed = 00:04:04 . Memory (MB): peak = 2615.180 ; gain = 1444.379
