
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: result[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.55    0.01    0.08    0.08 v result[11]$_SDFFE_PN0P_/Q (DFF_X1)
                                         data_out[11] (net)
                  0.01    0.00    0.08 v _484_/A (INV_X1)
     1    1.65    0.01    0.01    0.09 ^ _484_/ZN (INV_X1)
                                         _173_ (net)
                  0.01    0.00    0.09 ^ _485_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _485_/ZN (AOI21_X1)
                                         _035_ (net)
                  0.01    0.00    0.10 v result[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X1)
     4   10.22    0.01    0.09    0.09 v delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         delay_line[0][7] (net)
                  0.01    0.00    0.09 v _553_/A (FA_X1)
     1    3.47    0.01    0.12    0.21 ^ _553_/S (FA_X1)
                                         _289_ (net)
                  0.01    0.00    0.21 ^ _554_/B (FA_X1)
     1    3.06    0.02    0.10    0.31 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.31 v _565_/A (HA_X1)
     1    3.00    0.01    0.06    0.36 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.36 v _458_/A (BUF_X4)
     5    8.74    0.01    0.03    0.39 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.39 v _459_/A1 (OR2_X4)
     1    1.53    0.01    0.04    0.43 v _459_/ZN (OR2_X4)
                                         _149_ (net)
                  0.01    0.00    0.43 v _460_/A4 (AND4_X2)
     1    2.99    0.01    0.04    0.46 v _460_/ZN (AND4_X2)
                                         _150_ (net)
                  0.01    0.00    0.46 v _465_/B2 (AOI221_X2)
     2    4.22    0.04    0.08    0.54 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.04    0.00    0.54 ^ _466_/B (XNOR2_X1)
     1    1.66    0.02    0.05    0.59 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.59 ^ _467_/A2 (NAND2_X1)
     1    1.41    0.01    0.02    0.60 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.60 v _468_/B2 (AOI21_X1)
     1    1.14    0.02    0.03    0.63 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.63 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.63   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X1)
     4   10.22    0.01    0.09    0.09 v delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         delay_line[0][7] (net)
                  0.01    0.00    0.09 v _553_/A (FA_X1)
     1    3.47    0.01    0.12    0.21 ^ _553_/S (FA_X1)
                                         _289_ (net)
                  0.01    0.00    0.21 ^ _554_/B (FA_X1)
     1    3.06    0.02    0.10    0.31 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.31 v _565_/A (HA_X1)
     1    3.00    0.01    0.06    0.36 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.36 v _458_/A (BUF_X4)
     5    8.74    0.01    0.03    0.39 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.39 v _459_/A1 (OR2_X4)
     1    1.53    0.01    0.04    0.43 v _459_/ZN (OR2_X4)
                                         _149_ (net)
                  0.01    0.00    0.43 v _460_/A4 (AND4_X2)
     1    2.99    0.01    0.04    0.46 v _460_/ZN (AND4_X2)
                                         _150_ (net)
                  0.01    0.00    0.46 v _465_/B2 (AOI221_X2)
     2    4.22    0.04    0.08    0.54 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.04    0.00    0.54 ^ _466_/B (XNOR2_X1)
     1    1.66    0.02    0.05    0.59 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.59 ^ _467_/A2 (NAND2_X1)
     1    1.41    0.01    0.02    0.60 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.60 v _468_/B2 (AOI21_X1)
     1    1.14    0.02    0.03    0.63 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.63 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.63   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.52e-04   8.86e-06   4.01e-06   3.65e-04  75.4%
Combinational          5.95e-05   5.31e-05   6.55e-06   1.19e-04  24.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-04   6.20e-05   1.06e-05   4.84e-04 100.0%
                          85.0%      12.8%       2.2%
