<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PFP4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Counter_4bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Counter_4bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Counter_4bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Counter_4bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_4bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_4bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Counter_4bits.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Counter_4bits.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Counter_4bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_4bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_4bits_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_4bits_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Counter_4bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Inc_4bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Inc_4bits.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Inc_4bits.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Inc_4bits.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Mux2_4bits.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PC_RAM_BancoDataPath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PC_RAM_BancoDataPath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PC_RAM_BancoDataPath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PC_RAM_BancoDataPath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_RAM_BancoDataPath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_RAM_BancoDataPath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PC_RAM_BancoDataPath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PC_RAM_BancoDataPath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_RAM_BancoDataPath_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_RAM_BancoDataPath_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_RAM_BancoDataPath_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_RAM_BancoDataPath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAM_Banco_DataPath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAM_Banco_DataPath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAM_Banco_DataPath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAM_Banco_DataPath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_Banco_DataPath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM_Banco_DataPath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAM_Banco_DataPath.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RAM_Banco_DataPath.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAM_Banco_DataPath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAM_Banco_DataPath_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_Banco_DataPath_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAM_Banco_DataPath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Reg_4bits.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516708104" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516708104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7510754456441389568" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-25751668248584822" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3002388495268747202" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516710508" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6240991276854238444" xil_pn:start_ts="1516710508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516871900" xil_pn:in_ck="-6014406169698133602" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7416272709749060441" xil_pn:start_ts="1516871888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Counter_4bits.ngr"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.lso"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.ngc"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.ngr"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.prj"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.stx"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.syr"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath.xst"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath_vhdl.prj"/>
      <outfile xil_pn:name="PC_RAM_BancoDataPath_xst.xrpt"/>
      <outfile xil_pn:name="RAM_Banco_DataPath.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
