#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* QD_bQuadDec */
#define QD_bQuadDec_Stsreg__0__MASK 0x01u
#define QD_bQuadDec_Stsreg__0__POS 0
#define QD_bQuadDec_Stsreg__1__MASK 0x02u
#define QD_bQuadDec_Stsreg__1__POS 1
#define QD_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QD_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define QD_bQuadDec_Stsreg__2__MASK 0x04u
#define QD_bQuadDec_Stsreg__2__POS 2
#define QD_bQuadDec_Stsreg__3__MASK 0x08u
#define QD_bQuadDec_Stsreg__3__POS 3
#define QD_bQuadDec_Stsreg__MASK 0x0Fu
#define QD_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define QD_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QD_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB12_ST

/* QD_Cnt16_CounterUDB */
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MISO__0__MASK 0x10u
#define MISO__0__PC CYREG_PRT0_PC4
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 4u
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x10u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 4u
#define MISO__SLW CYREG_PRT0_SLW

/* Push */
#define Push__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Push__0__MASK 0x01u
#define Push__0__PC CYREG_PRT12_PC0
#define Push__0__PORT 12u
#define Push__0__SHIFT 0u
#define Push__AG CYREG_PRT12_AG
#define Push__BIE CYREG_PRT12_BIE
#define Push__BIT_MASK CYREG_PRT12_BIT_MASK
#define Push__BYP CYREG_PRT12_BYP
#define Push__DM0 CYREG_PRT12_DM0
#define Push__DM1 CYREG_PRT12_DM1
#define Push__DM2 CYREG_PRT12_DM2
#define Push__DR CYREG_PRT12_DR
#define Push__INP_DIS CYREG_PRT12_INP_DIS
#define Push__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Push__MASK 0x01u
#define Push__PORT 12u
#define Push__PRT CYREG_PRT12_PRT
#define Push__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Push__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Push__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Push__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Push__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Push__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Push__PS CYREG_PRT12_PS
#define Push__SHIFT 0u
#define Push__SIO_CFG CYREG_PRT12_SIO_CFG
#define Push__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Push__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Push__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Push__SLW CYREG_PRT12_SLW

/* Push_Reg */
#define Push_Reg_sts_sts_reg__0__MASK 0x01u
#define Push_Reg_sts_sts_reg__0__POS 0
#define Push_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Push_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Push_Reg_sts_sts_reg__MASK 0x01u
#define Push_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB04_MSK
#define Push_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Push_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB04_ST

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB08_ST

/* SPIM_IntClock */
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x02u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x04u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x04u

/* LEM_A */
#define LEM_A__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LEM_A__0__MASK 0x20u
#define LEM_A__0__PC CYREG_IO_PC_PRT15_PC5
#define LEM_A__0__PORT 15u
#define LEM_A__0__SHIFT 5u
#define LEM_A__AG CYREG_PRT15_AG
#define LEM_A__AMUX CYREG_PRT15_AMUX
#define LEM_A__BIE CYREG_PRT15_BIE
#define LEM_A__BIT_MASK CYREG_PRT15_BIT_MASK
#define LEM_A__BYP CYREG_PRT15_BYP
#define LEM_A__CTL CYREG_PRT15_CTL
#define LEM_A__DM0 CYREG_PRT15_DM0
#define LEM_A__DM1 CYREG_PRT15_DM1
#define LEM_A__DM2 CYREG_PRT15_DM2
#define LEM_A__DR CYREG_PRT15_DR
#define LEM_A__INP_DIS CYREG_PRT15_INP_DIS
#define LEM_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LEM_A__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LEM_A__LCD_EN CYREG_PRT15_LCD_EN
#define LEM_A__MASK 0x20u
#define LEM_A__PORT 15u
#define LEM_A__PRT CYREG_PRT15_PRT
#define LEM_A__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LEM_A__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LEM_A__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LEM_A__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LEM_A__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LEM_A__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LEM_A__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LEM_A__PS CYREG_PRT15_PS
#define LEM_A__SHIFT 5u
#define LEM_A__SLW CYREG_PRT15_SLW

/* LEM_B */
#define LEM_B__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LEM_B__0__MASK 0x01u
#define LEM_B__0__PC CYREG_PRT0_PC0
#define LEM_B__0__PORT 0u
#define LEM_B__0__SHIFT 0u
#define LEM_B__AG CYREG_PRT0_AG
#define LEM_B__AMUX CYREG_PRT0_AMUX
#define LEM_B__BIE CYREG_PRT0_BIE
#define LEM_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define LEM_B__BYP CYREG_PRT0_BYP
#define LEM_B__CTL CYREG_PRT0_CTL
#define LEM_B__DM0 CYREG_PRT0_DM0
#define LEM_B__DM1 CYREG_PRT0_DM1
#define LEM_B__DM2 CYREG_PRT0_DM2
#define LEM_B__DR CYREG_PRT0_DR
#define LEM_B__INP_DIS CYREG_PRT0_INP_DIS
#define LEM_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LEM_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LEM_B__LCD_EN CYREG_PRT0_LCD_EN
#define LEM_B__MASK 0x01u
#define LEM_B__PORT 0u
#define LEM_B__PRT CYREG_PRT0_PRT
#define LEM_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LEM_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LEM_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LEM_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LEM_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LEM_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LEM_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LEM_B__PS CYREG_PRT0_PS
#define LEM_B__SHIFT 0u
#define LEM_B__SLW CYREG_PRT0_SLW

/* RELAY */
#define RELAY__0__INTTYPE CYREG_PICU0_INTTYPE3
#define RELAY__0__MASK 0x08u
#define RELAY__0__PC CYREG_PRT0_PC3
#define RELAY__0__PORT 0u
#define RELAY__0__SHIFT 3u
#define RELAY__AG CYREG_PRT0_AG
#define RELAY__AMUX CYREG_PRT0_AMUX
#define RELAY__BIE CYREG_PRT0_BIE
#define RELAY__BIT_MASK CYREG_PRT0_BIT_MASK
#define RELAY__BYP CYREG_PRT0_BYP
#define RELAY__CTL CYREG_PRT0_CTL
#define RELAY__DM0 CYREG_PRT0_DM0
#define RELAY__DM1 CYREG_PRT0_DM1
#define RELAY__DM2 CYREG_PRT0_DM2
#define RELAY__DR CYREG_PRT0_DR
#define RELAY__INP_DIS CYREG_PRT0_INP_DIS
#define RELAY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RELAY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RELAY__LCD_EN CYREG_PRT0_LCD_EN
#define RELAY__MASK 0x08u
#define RELAY__PORT 0u
#define RELAY__PRT CYREG_PRT0_PRT
#define RELAY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RELAY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RELAY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RELAY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RELAY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RELAY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RELAY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RELAY__PS CYREG_PRT0_PS
#define RELAY__SHIFT 3u
#define RELAY__SLW CYREG_PRT0_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define SCL_1__0__MASK 0x08u
#define SCL_1__0__PC CYREG_IO_PC_PRT15_PC3
#define SCL_1__0__PORT 15u
#define SCL_1__0__SHIFT 3u
#define SCL_1__AG CYREG_PRT15_AG
#define SCL_1__AMUX CYREG_PRT15_AMUX
#define SCL_1__BIE CYREG_PRT15_BIE
#define SCL_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SCL_1__BYP CYREG_PRT15_BYP
#define SCL_1__CTL CYREG_PRT15_CTL
#define SCL_1__DM0 CYREG_PRT15_DM0
#define SCL_1__DM1 CYREG_PRT15_DM1
#define SCL_1__DM2 CYREG_PRT15_DM2
#define SCL_1__DR CYREG_PRT15_DR
#define SCL_1__INP_DIS CYREG_PRT15_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT15_LCD_EN
#define SCL_1__MASK 0x08u
#define SCL_1__PORT 15u
#define SCL_1__PRT CYREG_PRT15_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SCL_1__PS CYREG_PRT15_PS
#define SCL_1__SHIFT 3u
#define SCL_1__SLW CYREG_PRT15_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define SDA_1__0__MASK 0x10u
#define SDA_1__0__PC CYREG_IO_PC_PRT15_PC4
#define SDA_1__0__PORT 15u
#define SDA_1__0__SHIFT 4u
#define SDA_1__AG CYREG_PRT15_AG
#define SDA_1__AMUX CYREG_PRT15_AMUX
#define SDA_1__BIE CYREG_PRT15_BIE
#define SDA_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define SDA_1__BYP CYREG_PRT15_BYP
#define SDA_1__CTL CYREG_PRT15_CTL
#define SDA_1__DM0 CYREG_PRT15_DM0
#define SDA_1__DM1 CYREG_PRT15_DM1
#define SDA_1__DM2 CYREG_PRT15_DM2
#define SDA_1__DR CYREG_PRT15_DR
#define SDA_1__INP_DIS CYREG_PRT15_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT15_LCD_EN
#define SDA_1__MASK 0x10u
#define SDA_1__PORT 15u
#define SDA_1__PRT CYREG_PRT15_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SDA_1__PS CYREG_PRT15_PS
#define SDA_1__SHIFT 4u
#define SDA_1__SLW CYREG_PRT15_SLW

/* CAP_EN */
#define CAP_EN__0__INTTYPE CYREG_PICU2_INTTYPE2
#define CAP_EN__0__MASK 0x04u
#define CAP_EN__0__PC CYREG_PRT2_PC2
#define CAP_EN__0__PORT 2u
#define CAP_EN__0__SHIFT 2u
#define CAP_EN__AG CYREG_PRT2_AG
#define CAP_EN__AMUX CYREG_PRT2_AMUX
#define CAP_EN__BIE CYREG_PRT2_BIE
#define CAP_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CAP_EN__BYP CYREG_PRT2_BYP
#define CAP_EN__CTL CYREG_PRT2_CTL
#define CAP_EN__DM0 CYREG_PRT2_DM0
#define CAP_EN__DM1 CYREG_PRT2_DM1
#define CAP_EN__DM2 CYREG_PRT2_DM2
#define CAP_EN__DR CYREG_PRT2_DR
#define CAP_EN__INP_DIS CYREG_PRT2_INP_DIS
#define CAP_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CAP_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CAP_EN__LCD_EN CYREG_PRT2_LCD_EN
#define CAP_EN__MASK 0x04u
#define CAP_EN__PORT 2u
#define CAP_EN__PRT CYREG_PRT2_PRT
#define CAP_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CAP_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CAP_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CAP_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CAP_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CAP_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CAP_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CAP_EN__PS CYREG_PRT2_PS
#define CAP_EN__SHIFT 2u
#define CAP_EN__SLW CYREG_PRT2_SLW

/* LCD_A0 */
#define LCD_A0__0__INTTYPE CYREG_PICU3_INTTYPE2
#define LCD_A0__0__MASK 0x04u
#define LCD_A0__0__PC CYREG_PRT3_PC2
#define LCD_A0__0__PORT 3u
#define LCD_A0__0__SHIFT 2u
#define LCD_A0__AG CYREG_PRT3_AG
#define LCD_A0__AMUX CYREG_PRT3_AMUX
#define LCD_A0__BIE CYREG_PRT3_BIE
#define LCD_A0__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_A0__BYP CYREG_PRT3_BYP
#define LCD_A0__CTL CYREG_PRT3_CTL
#define LCD_A0__DM0 CYREG_PRT3_DM0
#define LCD_A0__DM1 CYREG_PRT3_DM1
#define LCD_A0__DM2 CYREG_PRT3_DM2
#define LCD_A0__DR CYREG_PRT3_DR
#define LCD_A0__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_A0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_A0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_A0__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_A0__MASK 0x04u
#define LCD_A0__PORT 3u
#define LCD_A0__PRT CYREG_PRT3_PRT
#define LCD_A0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_A0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_A0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_A0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_A0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_A0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_A0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_A0__PS CYREG_PRT3_PS
#define LCD_A0__SHIFT 2u
#define LCD_A0__SLW CYREG_PRT3_SLW

/* LCD_CS */
#define LCD_CS__0__INTTYPE CYREG_PICU3_INTTYPE4
#define LCD_CS__0__MASK 0x10u
#define LCD_CS__0__PC CYREG_PRT3_PC4
#define LCD_CS__0__PORT 3u
#define LCD_CS__0__SHIFT 4u
#define LCD_CS__AG CYREG_PRT3_AG
#define LCD_CS__AMUX CYREG_PRT3_AMUX
#define LCD_CS__BIE CYREG_PRT3_BIE
#define LCD_CS__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_CS__BYP CYREG_PRT3_BYP
#define LCD_CS__CTL CYREG_PRT3_CTL
#define LCD_CS__DM0 CYREG_PRT3_DM0
#define LCD_CS__DM1 CYREG_PRT3_DM1
#define LCD_CS__DM2 CYREG_PRT3_DM2
#define LCD_CS__DR CYREG_PRT3_DR
#define LCD_CS__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_CS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_CS__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_CS__MASK 0x10u
#define LCD_CS__PORT 3u
#define LCD_CS__PRT CYREG_PRT3_PRT
#define LCD_CS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_CS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_CS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_CS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_CS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_CS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_CS__PS CYREG_PRT3_PS
#define LCD_CS__SHIFT 4u
#define LCD_CS__SLW CYREG_PRT3_SLW

/* LCD_SS */
#define LCD_SS__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LCD_SS__0__MASK 0x20u
#define LCD_SS__0__PC CYREG_PRT0_PC5
#define LCD_SS__0__PORT 0u
#define LCD_SS__0__SHIFT 5u
#define LCD_SS__AG CYREG_PRT0_AG
#define LCD_SS__AMUX CYREG_PRT0_AMUX
#define LCD_SS__BIE CYREG_PRT0_BIE
#define LCD_SS__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_SS__BYP CYREG_PRT0_BYP
#define LCD_SS__CTL CYREG_PRT0_CTL
#define LCD_SS__DM0 CYREG_PRT0_DM0
#define LCD_SS__DM1 CYREG_PRT0_DM1
#define LCD_SS__DM2 CYREG_PRT0_DM2
#define LCD_SS__DR CYREG_PRT0_DR
#define LCD_SS__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LCD_SS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_SS__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_SS__MASK 0x20u
#define LCD_SS__PORT 0u
#define LCD_SS__PRT CYREG_PRT0_PRT
#define LCD_SS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_SS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_SS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_SS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_SS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_SS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_SS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_SS__PS CYREG_PRT0_PS
#define LCD_SS__SHIFT 5u
#define LCD_SS__SLW CYREG_PRT0_SLW

/* SW_CLK */
#define SW_CLK__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define SW_CLK__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define SW_CLK__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define SW_CLK__CFG2_SRC_SEL_MASK 0x07u
#define SW_CLK__INDEX 0x07u
#define SW_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SW_CLK__PM_ACT_MSK 0x80u
#define SW_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SW_CLK__PM_STBY_MSK 0x80u

/* isr_QD */
#define isr_QD__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_QD__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_QD__INTC_MASK 0x04u
#define isr_QD__INTC_NUMBER 2u
#define isr_QD__INTC_PRIOR_NUM 7u
#define isr_QD__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_QD__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_QD__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Button1 */
#define Button1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Button1__0__MASK 0x40u
#define Button1__0__PC CYREG_PRT0_PC6
#define Button1__0__PORT 0u
#define Button1__0__SHIFT 6u
#define Button1__AG CYREG_PRT0_AG
#define Button1__AMUX CYREG_PRT0_AMUX
#define Button1__BIE CYREG_PRT0_BIE
#define Button1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button1__BYP CYREG_PRT0_BYP
#define Button1__CTL CYREG_PRT0_CTL
#define Button1__DM0 CYREG_PRT0_DM0
#define Button1__DM1 CYREG_PRT0_DM1
#define Button1__DM2 CYREG_PRT0_DM2
#define Button1__DR CYREG_PRT0_DR
#define Button1__INP_DIS CYREG_PRT0_INP_DIS
#define Button1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button1__LCD_EN CYREG_PRT0_LCD_EN
#define Button1__MASK 0x40u
#define Button1__PORT 0u
#define Button1__PRT CYREG_PRT0_PRT
#define Button1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button1__PS CYREG_PRT0_PS
#define Button1__SHIFT 6u
#define Button1__SLW CYREG_PRT0_SLW

/* Button1_Reg */
#define Button1_Reg_sts_sts_reg__0__MASK 0x01u
#define Button1_Reg_sts_sts_reg__0__POS 0
#define Button1_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Button1_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Button1_Reg_sts_sts_reg__MASK 0x01u
#define Button1_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB01_MSK
#define Button1_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Button1_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Button1_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Button1_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Button1_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Button1_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB01_ST

/* Button2 */
#define Button2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Button2__0__MASK 0x80u
#define Button2__0__PC CYREG_PRT0_PC7
#define Button2__0__PORT 0u
#define Button2__0__SHIFT 7u
#define Button2__AG CYREG_PRT0_AG
#define Button2__AMUX CYREG_PRT0_AMUX
#define Button2__BIE CYREG_PRT0_BIE
#define Button2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button2__BYP CYREG_PRT0_BYP
#define Button2__CTL CYREG_PRT0_CTL
#define Button2__DM0 CYREG_PRT0_DM0
#define Button2__DM1 CYREG_PRT0_DM1
#define Button2__DM2 CYREG_PRT0_DM2
#define Button2__DR CYREG_PRT0_DR
#define Button2__INP_DIS CYREG_PRT0_INP_DIS
#define Button2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button2__LCD_EN CYREG_PRT0_LCD_EN
#define Button2__MASK 0x80u
#define Button2__PORT 0u
#define Button2__PRT CYREG_PRT0_PRT
#define Button2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button2__PS CYREG_PRT0_PS
#define Button2__SHIFT 7u
#define Button2__SLW CYREG_PRT0_SLW

/* Button2_Reg */
#define Button2_Reg_sts_sts_reg__0__MASK 0x01u
#define Button2_Reg_sts_sts_reg__0__POS 0
#define Button2_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Button2_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Button2_Reg_sts_sts_reg__MASK 0x01u
#define Button2_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB00_MSK
#define Button2_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Button2_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB00_ST

/* Button3 */
#define Button3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Button3__0__MASK 0x20u
#define Button3__0__PC CYREG_PRT2_PC5
#define Button3__0__PORT 2u
#define Button3__0__SHIFT 5u
#define Button3__AG CYREG_PRT2_AG
#define Button3__AMUX CYREG_PRT2_AMUX
#define Button3__BIE CYREG_PRT2_BIE
#define Button3__BIT_MASK CYREG_PRT2_BIT_MASK
#define Button3__BYP CYREG_PRT2_BYP
#define Button3__CTL CYREG_PRT2_CTL
#define Button3__DM0 CYREG_PRT2_DM0
#define Button3__DM1 CYREG_PRT2_DM1
#define Button3__DM2 CYREG_PRT2_DM2
#define Button3__DR CYREG_PRT2_DR
#define Button3__INP_DIS CYREG_PRT2_INP_DIS
#define Button3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Button3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Button3__LCD_EN CYREG_PRT2_LCD_EN
#define Button3__MASK 0x20u
#define Button3__PORT 2u
#define Button3__PRT CYREG_PRT2_PRT
#define Button3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Button3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Button3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Button3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Button3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Button3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Button3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Button3__PS CYREG_PRT2_PS
#define Button3__SHIFT 5u
#define Button3__SLW CYREG_PRT2_SLW

/* Button3_Reg */
#define Button3_Reg_sts_sts_reg__0__MASK 0x01u
#define Button3_Reg_sts_sts_reg__0__POS 0
#define Button3_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Button3_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Button3_Reg_sts_sts_reg__MASK 0x01u
#define Button3_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define Button3_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Button3_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* Button4 */
#define Button4__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Button4__0__MASK 0x10u
#define Button4__0__PC CYREG_PRT2_PC4
#define Button4__0__PORT 2u
#define Button4__0__SHIFT 4u
#define Button4__AG CYREG_PRT2_AG
#define Button4__AMUX CYREG_PRT2_AMUX
#define Button4__BIE CYREG_PRT2_BIE
#define Button4__BIT_MASK CYREG_PRT2_BIT_MASK
#define Button4__BYP CYREG_PRT2_BYP
#define Button4__CTL CYREG_PRT2_CTL
#define Button4__DM0 CYREG_PRT2_DM0
#define Button4__DM1 CYREG_PRT2_DM1
#define Button4__DM2 CYREG_PRT2_DM2
#define Button4__DR CYREG_PRT2_DR
#define Button4__INP_DIS CYREG_PRT2_INP_DIS
#define Button4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Button4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Button4__LCD_EN CYREG_PRT2_LCD_EN
#define Button4__MASK 0x10u
#define Button4__PORT 2u
#define Button4__PRT CYREG_PRT2_PRT
#define Button4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Button4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Button4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Button4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Button4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Button4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Button4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Button4__PS CYREG_PRT2_PS
#define Button4__SHIFT 4u
#define Button4__SLW CYREG_PRT2_SLW

/* Button4_Reg */
#define Button4_Reg_sts_sts_reg__0__MASK 0x01u
#define Button4_Reg_sts_sts_reg__0__POS 0
#define Button4_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Button4_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Button4_Reg_sts_sts_reg__MASK 0x01u
#define Button4_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB09_MSK
#define Button4_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Button4_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB09_ST

/* Button5 */
#define Button5__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Button5__0__MASK 0x02u
#define Button5__0__PC CYREG_IO_PC_PRT15_PC1
#define Button5__0__PORT 15u
#define Button5__0__SHIFT 1u
#define Button5__AG CYREG_PRT15_AG
#define Button5__AMUX CYREG_PRT15_AMUX
#define Button5__BIE CYREG_PRT15_BIE
#define Button5__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button5__BYP CYREG_PRT15_BYP
#define Button5__CTL CYREG_PRT15_CTL
#define Button5__DM0 CYREG_PRT15_DM0
#define Button5__DM1 CYREG_PRT15_DM1
#define Button5__DM2 CYREG_PRT15_DM2
#define Button5__DR CYREG_PRT15_DR
#define Button5__INP_DIS CYREG_PRT15_INP_DIS
#define Button5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Button5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button5__LCD_EN CYREG_PRT15_LCD_EN
#define Button5__MASK 0x02u
#define Button5__PORT 15u
#define Button5__PRT CYREG_PRT15_PRT
#define Button5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button5__PS CYREG_PRT15_PS
#define Button5__SHIFT 1u
#define Button5__SLW CYREG_PRT15_SLW

/* Button5_Reg */
#define Button5_Reg_sts_sts_reg__0__MASK 0x01u
#define Button5_Reg_sts_sts_reg__0__POS 0
#define Button5_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Button5_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Button5_Reg_sts_sts_reg__MASK 0x01u
#define Button5_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB10_MSK
#define Button5_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Button5_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB10_ST

/* Button6 */
#define Button6__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Button6__0__MASK 0x10u
#define Button6__0__PC CYREG_PRT12_PC4
#define Button6__0__PORT 12u
#define Button6__0__SHIFT 4u
#define Button6__AG CYREG_PRT12_AG
#define Button6__BIE CYREG_PRT12_BIE
#define Button6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Button6__BYP CYREG_PRT12_BYP
#define Button6__DM0 CYREG_PRT12_DM0
#define Button6__DM1 CYREG_PRT12_DM1
#define Button6__DM2 CYREG_PRT12_DM2
#define Button6__DR CYREG_PRT12_DR
#define Button6__INP_DIS CYREG_PRT12_INP_DIS
#define Button6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Button6__MASK 0x10u
#define Button6__PORT 12u
#define Button6__PRT CYREG_PRT12_PRT
#define Button6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Button6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Button6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Button6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Button6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Button6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Button6__PS CYREG_PRT12_PS
#define Button6__SHIFT 4u
#define Button6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Button6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Button6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Button6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Button6__SLW CYREG_PRT12_SLW

/* Button6_Reg */
#define Button6_Reg_sts_sts_reg__0__MASK 0x01u
#define Button6_Reg_sts_sts_reg__0__POS 0
#define Button6_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Button6_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Button6_Reg_sts_sts_reg__MASK 0x01u
#define Button6_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define Button6_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Button6_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* PWM_Fan_PWMUDB */
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_Fan_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB01_A0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB01_A1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB01_D0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB01_D1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB01_F0
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB01_F1
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define PWM_Fan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* Clock_QD */
#define Clock_QD__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_QD__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_QD__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_QD__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD__INDEX 0x05u
#define Clock_QD__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QD__PM_ACT_MSK 0x20u
#define Clock_QD__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QD__PM_STBY_MSK 0x20u

/* Clock_QD_1 */
#define Clock_QD_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_QD_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_QD_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_QD_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD_1__INDEX 0x01u
#define Clock_QD_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QD_1__PM_ACT_MSK 0x02u
#define Clock_QD_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QD_1__PM_STBY_MSK 0x02u

/* Clock_QD_2 */
#define Clock_QD_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_QD_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_QD_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_QD_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD_2__INDEX 0x03u
#define Clock_QD_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QD_2__PM_ACT_MSK 0x08u
#define Clock_QD_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QD_2__PM_STBY_MSK 0x08u

/* Clock_QD_3 */
#define Clock_QD_3__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define Clock_QD_3__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define Clock_QD_3__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define Clock_QD_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD_3__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define Clock_QD_3__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_QD_3__INDEX 0x01u
#define Clock_QD_3__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_QD_3__PM_ACT_MSK 0x02u
#define Clock_QD_3__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_QD_3__PM_STBY_MSK 0x02u

/* Clock_QD_4 */
#define Clock_QD_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_QD_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_QD_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_QD_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD_4__INDEX 0x04u
#define Clock_QD_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QD_4__PM_ACT_MSK 0x10u
#define Clock_QD_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QD_4__PM_STBY_MSK 0x10u

/* DVDAC8_1_DMA */
#define DVDAC8_1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC8_1_DMA__DRQ_NUMBER 0u
#define DVDAC8_1_DMA__NUMBEROF_TDS 0u
#define DVDAC8_1_DMA__PRIORITY 2u
#define DVDAC8_1_DMA__TERMIN_EN 0u
#define DVDAC8_1_DMA__TERMIN_SEL 0u
#define DVDAC8_1_DMA__TERMOUT0_EN 0u
#define DVDAC8_1_DMA__TERMOUT0_SEL 0u
#define DVDAC8_1_DMA__TERMOUT1_EN 0u
#define DVDAC8_1_DMA__TERMOUT1_SEL 0u

/* DVDAC8_1_VDAC8_viDAC8 */
#define DVDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define DVDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define DVDAC8_1_VDAC8_viDAC8__D CYREG_DAC1_D
#define DVDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define DVDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define DVDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define DVDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define DVDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define DVDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define DVDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define DVDAC8_1_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define DVDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define DVDAC8_1_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* FAN_TACH */
#define FAN_TACH__0__INTTYPE CYREG_PICU15_INTTYPE2
#define FAN_TACH__0__MASK 0x04u
#define FAN_TACH__0__PC CYREG_IO_PC_PRT15_PC2
#define FAN_TACH__0__PORT 15u
#define FAN_TACH__0__SHIFT 2u
#define FAN_TACH__AG CYREG_PRT15_AG
#define FAN_TACH__AMUX CYREG_PRT15_AMUX
#define FAN_TACH__BIE CYREG_PRT15_BIE
#define FAN_TACH__BIT_MASK CYREG_PRT15_BIT_MASK
#define FAN_TACH__BYP CYREG_PRT15_BYP
#define FAN_TACH__CTL CYREG_PRT15_CTL
#define FAN_TACH__DM0 CYREG_PRT15_DM0
#define FAN_TACH__DM1 CYREG_PRT15_DM1
#define FAN_TACH__DM2 CYREG_PRT15_DM2
#define FAN_TACH__DR CYREG_PRT15_DR
#define FAN_TACH__INP_DIS CYREG_PRT15_INP_DIS
#define FAN_TACH__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define FAN_TACH__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define FAN_TACH__LCD_EN CYREG_PRT15_LCD_EN
#define FAN_TACH__MASK 0x04u
#define FAN_TACH__PORT 15u
#define FAN_TACH__PRT CYREG_PRT15_PRT
#define FAN_TACH__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define FAN_TACH__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define FAN_TACH__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define FAN_TACH__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define FAN_TACH__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define FAN_TACH__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define FAN_TACH__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define FAN_TACH__PS CYREG_PRT15_PS
#define FAN_TACH__SHIFT 2u
#define FAN_TACH__SLW CYREG_PRT15_SLW

/* INPUT_OK */
#define INPUT_OK__0__INTTYPE CYREG_PICU0_INTTYPE2
#define INPUT_OK__0__MASK 0x04u
#define INPUT_OK__0__PC CYREG_PRT0_PC2
#define INPUT_OK__0__PORT 0u
#define INPUT_OK__0__SHIFT 2u
#define INPUT_OK__AG CYREG_PRT0_AG
#define INPUT_OK__AMUX CYREG_PRT0_AMUX
#define INPUT_OK__BIE CYREG_PRT0_BIE
#define INPUT_OK__BIT_MASK CYREG_PRT0_BIT_MASK
#define INPUT_OK__BYP CYREG_PRT0_BYP
#define INPUT_OK__CTL CYREG_PRT0_CTL
#define INPUT_OK__DM0 CYREG_PRT0_DM0
#define INPUT_OK__DM1 CYREG_PRT0_DM1
#define INPUT_OK__DM2 CYREG_PRT0_DM2
#define INPUT_OK__DR CYREG_PRT0_DR
#define INPUT_OK__INP_DIS CYREG_PRT0_INP_DIS
#define INPUT_OK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define INPUT_OK__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define INPUT_OK__LCD_EN CYREG_PRT0_LCD_EN
#define INPUT_OK__MASK 0x04u
#define INPUT_OK__PORT 0u
#define INPUT_OK__PRT CYREG_PRT0_PRT
#define INPUT_OK__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define INPUT_OK__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define INPUT_OK__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define INPUT_OK__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define INPUT_OK__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define INPUT_OK__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define INPUT_OK__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define INPUT_OK__PS CYREG_PRT0_PS
#define INPUT_OK__SHIFT 2u
#define INPUT_OK__SLW CYREG_PRT0_SLW

/* LCD_MOSI */
#define LCD_MOSI__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LCD_MOSI__0__MASK 0x01u
#define LCD_MOSI__0__PC CYREG_PRT3_PC0
#define LCD_MOSI__0__PORT 3u
#define LCD_MOSI__0__SHIFT 0u
#define LCD_MOSI__AG CYREG_PRT3_AG
#define LCD_MOSI__AMUX CYREG_PRT3_AMUX
#define LCD_MOSI__BIE CYREG_PRT3_BIE
#define LCD_MOSI__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_MOSI__BYP CYREG_PRT3_BYP
#define LCD_MOSI__CTL CYREG_PRT3_CTL
#define LCD_MOSI__DM0 CYREG_PRT3_DM0
#define LCD_MOSI__DM1 CYREG_PRT3_DM1
#define LCD_MOSI__DM2 CYREG_PRT3_DM2
#define LCD_MOSI__DR CYREG_PRT3_DR
#define LCD_MOSI__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_MOSI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_MOSI__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_MOSI__MASK 0x01u
#define LCD_MOSI__PORT 3u
#define LCD_MOSI__PRT CYREG_PRT3_PRT
#define LCD_MOSI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_MOSI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_MOSI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_MOSI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_MOSI__PS CYREG_PRT3_PS
#define LCD_MOSI__SHIFT 0u
#define LCD_MOSI__SLW CYREG_PRT3_SLW

/* LCD_SCLK */
#define LCD_SCLK__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LCD_SCLK__0__MASK 0x02u
#define LCD_SCLK__0__PC CYREG_PRT3_PC1
#define LCD_SCLK__0__PORT 3u
#define LCD_SCLK__0__SHIFT 1u
#define LCD_SCLK__AG CYREG_PRT3_AG
#define LCD_SCLK__AMUX CYREG_PRT3_AMUX
#define LCD_SCLK__BIE CYREG_PRT3_BIE
#define LCD_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_SCLK__BYP CYREG_PRT3_BYP
#define LCD_SCLK__CTL CYREG_PRT3_CTL
#define LCD_SCLK__DM0 CYREG_PRT3_DM0
#define LCD_SCLK__DM1 CYREG_PRT3_DM1
#define LCD_SCLK__DM2 CYREG_PRT3_DM2
#define LCD_SCLK__DR CYREG_PRT3_DR
#define LCD_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_SCLK__MASK 0x02u
#define LCD_SCLK__PORT 3u
#define LCD_SCLK__PRT CYREG_PRT3_PRT
#define LCD_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_SCLK__PS CYREG_PRT3_PS
#define LCD_SCLK__SHIFT 1u
#define LCD_SCLK__SLW CYREG_PRT3_SLW

/* PWM_Back_PWMUDB */
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define PWM_Back_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Back_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define PWM_Back_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Back_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Back_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Back_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* PWM_Buzz_PWMUDB */
#define PWM_Buzz_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Buzz_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_Buzz_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Buzz_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Buzz_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Buzz_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Buzz_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Buzz_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB03_F1

/* Wave_Reg */
#define Wave_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Wave_Reg_Sync_ctrl_reg__0__POS 0
#define Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Wave_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Wave_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Wave_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Wave_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Wave_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Wave_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Wave_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Wave_Reg_Sync_ctrl_reg__MASK 0x01u
#define Wave_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Wave_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Wave_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_FAN */
#define Clock_FAN__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_FAN__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_FAN__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_FAN__CFG2_SRC_SEL_MASK 0x07u
#define Clock_FAN__INDEX 0x06u
#define Clock_FAN__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_FAN__PM_ACT_MSK 0x40u
#define Clock_FAN__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_FAN__PM_STBY_MSK 0x40u

/* Encoder_A */
#define Encoder_A__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Encoder_A__0__MASK 0x04u
#define Encoder_A__0__PC CYREG_PRT12_PC2
#define Encoder_A__0__PORT 12u
#define Encoder_A__0__SHIFT 2u
#define Encoder_A__AG CYREG_PRT12_AG
#define Encoder_A__BIE CYREG_PRT12_BIE
#define Encoder_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_A__BYP CYREG_PRT12_BYP
#define Encoder_A__DM0 CYREG_PRT12_DM0
#define Encoder_A__DM1 CYREG_PRT12_DM1
#define Encoder_A__DM2 CYREG_PRT12_DM2
#define Encoder_A__DR CYREG_PRT12_DR
#define Encoder_A__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Encoder_A__MASK 0x04u
#define Encoder_A__PORT 12u
#define Encoder_A__PRT CYREG_PRT12_PRT
#define Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_A__PS CYREG_PRT12_PS
#define Encoder_A__SHIFT 2u
#define Encoder_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_A__SLW CYREG_PRT12_SLW

/* Encoder_B */
#define Encoder_B__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Encoder_B__0__MASK 0x02u
#define Encoder_B__0__PC CYREG_PRT12_PC1
#define Encoder_B__0__PORT 12u
#define Encoder_B__0__SHIFT 1u
#define Encoder_B__AG CYREG_PRT12_AG
#define Encoder_B__BIE CYREG_PRT12_BIE
#define Encoder_B__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_B__BYP CYREG_PRT12_BYP
#define Encoder_B__DM0 CYREG_PRT12_DM0
#define Encoder_B__DM1 CYREG_PRT12_DM1
#define Encoder_B__DM2 CYREG_PRT12_DM2
#define Encoder_B__DR CYREG_PRT12_DR
#define Encoder_B__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Encoder_B__MASK 0x02u
#define Encoder_B__PORT 12u
#define Encoder_B__PRT CYREG_PRT12_PRT
#define Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_B__PS CYREG_PRT12_PS
#define Encoder_B__SHIFT 1u
#define Encoder_B__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_B__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_B__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_B__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_B__SLW CYREG_PRT12_SLW

/* FAN_DRIVE */
#define FAN_DRIVE__0__INTTYPE CYREG_PICU15_INTTYPE0
#define FAN_DRIVE__0__MASK 0x01u
#define FAN_DRIVE__0__PC CYREG_IO_PC_PRT15_PC0
#define FAN_DRIVE__0__PORT 15u
#define FAN_DRIVE__0__SHIFT 0u
#define FAN_DRIVE__AG CYREG_PRT15_AG
#define FAN_DRIVE__AMUX CYREG_PRT15_AMUX
#define FAN_DRIVE__BIE CYREG_PRT15_BIE
#define FAN_DRIVE__BIT_MASK CYREG_PRT15_BIT_MASK
#define FAN_DRIVE__BYP CYREG_PRT15_BYP
#define FAN_DRIVE__CTL CYREG_PRT15_CTL
#define FAN_DRIVE__DM0 CYREG_PRT15_DM0
#define FAN_DRIVE__DM1 CYREG_PRT15_DM1
#define FAN_DRIVE__DM2 CYREG_PRT15_DM2
#define FAN_DRIVE__DR CYREG_PRT15_DR
#define FAN_DRIVE__INP_DIS CYREG_PRT15_INP_DIS
#define FAN_DRIVE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define FAN_DRIVE__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define FAN_DRIVE__LCD_EN CYREG_PRT15_LCD_EN
#define FAN_DRIVE__MASK 0x01u
#define FAN_DRIVE__PORT 15u
#define FAN_DRIVE__PRT CYREG_PRT15_PRT
#define FAN_DRIVE__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define FAN_DRIVE__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define FAN_DRIVE__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define FAN_DRIVE__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define FAN_DRIVE__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define FAN_DRIVE__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define FAN_DRIVE__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define FAN_DRIVE__PS CYREG_PRT15_PS
#define FAN_DRIVE__SHIFT 0u
#define FAN_DRIVE__SLW CYREG_PRT15_SLW

/* Input_Reg */
#define Input_Reg_sts_sts_reg__0__MASK 0x01u
#define Input_Reg_sts_sts_reg__0__POS 0
#define Input_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Input_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Input_Reg_sts_sts_reg__MASK 0x01u
#define Input_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define Input_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Input_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* LCD_RESET */
#define LCD_RESET__0__INTTYPE CYREG_PICU3_INTTYPE3
#define LCD_RESET__0__MASK 0x08u
#define LCD_RESET__0__PC CYREG_PRT3_PC3
#define LCD_RESET__0__PORT 3u
#define LCD_RESET__0__SHIFT 3u
#define LCD_RESET__AG CYREG_PRT3_AG
#define LCD_RESET__AMUX CYREG_PRT3_AMUX
#define LCD_RESET__BIE CYREG_PRT3_BIE
#define LCD_RESET__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_RESET__BYP CYREG_PRT3_BYP
#define LCD_RESET__CTL CYREG_PRT3_CTL
#define LCD_RESET__DM0 CYREG_PRT3_DM0
#define LCD_RESET__DM1 CYREG_PRT3_DM1
#define LCD_RESET__DM2 CYREG_PRT3_DM2
#define LCD_RESET__DR CYREG_PRT3_DR
#define LCD_RESET__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_RESET__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_RESET__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_RESET__MASK 0x08u
#define LCD_RESET__PORT 3u
#define LCD_RESET__PRT CYREG_PRT3_PRT
#define LCD_RESET__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_RESET__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_RESET__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_RESET__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_RESET__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_RESET__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_RESET__PS CYREG_PRT3_PS
#define LCD_RESET__SHIFT 3u
#define LCD_RESET__SLW CYREG_PRT3_SLW

/* PWM_DRIVE */
#define PWM_DRIVE__0__INTTYPE CYREG_PICU2_INTTYPE1
#define PWM_DRIVE__0__MASK 0x02u
#define PWM_DRIVE__0__PC CYREG_PRT2_PC1
#define PWM_DRIVE__0__PORT 2u
#define PWM_DRIVE__0__SHIFT 1u
#define PWM_DRIVE__AG CYREG_PRT2_AG
#define PWM_DRIVE__AMUX CYREG_PRT2_AMUX
#define PWM_DRIVE__BIE CYREG_PRT2_BIE
#define PWM_DRIVE__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_DRIVE__BYP CYREG_PRT2_BYP
#define PWM_DRIVE__CTL CYREG_PRT2_CTL
#define PWM_DRIVE__DM0 CYREG_PRT2_DM0
#define PWM_DRIVE__DM1 CYREG_PRT2_DM1
#define PWM_DRIVE__DM2 CYREG_PRT2_DM2
#define PWM_DRIVE__DR CYREG_PRT2_DR
#define PWM_DRIVE__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_DRIVE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_DRIVE__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_DRIVE__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_DRIVE__MASK 0x02u
#define PWM_DRIVE__PORT 2u
#define PWM_DRIVE__PRT CYREG_PRT2_PRT
#define PWM_DRIVE__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_DRIVE__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_DRIVE__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_DRIVE__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_DRIVE__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_DRIVE__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_DRIVE__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_DRIVE__PS CYREG_PRT2_PS
#define PWM_DRIVE__SHIFT 1u
#define PWM_DRIVE__SLW CYREG_PRT2_SLW

/* Pin_Drive */
#define Pin_Drive__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_Drive__0__MASK 0x08u
#define Pin_Drive__0__PC CYREG_PRT2_PC3
#define Pin_Drive__0__PORT 2u
#define Pin_Drive__0__SHIFT 3u
#define Pin_Drive__AG CYREG_PRT2_AG
#define Pin_Drive__AMUX CYREG_PRT2_AMUX
#define Pin_Drive__BIE CYREG_PRT2_BIE
#define Pin_Drive__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Drive__BYP CYREG_PRT2_BYP
#define Pin_Drive__CTL CYREG_PRT2_CTL
#define Pin_Drive__DM0 CYREG_PRT2_DM0
#define Pin_Drive__DM1 CYREG_PRT2_DM1
#define Pin_Drive__DM2 CYREG_PRT2_DM2
#define Pin_Drive__DR CYREG_PRT2_DR
#define Pin_Drive__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Drive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Drive__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Drive__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Drive__MASK 0x08u
#define Pin_Drive__PORT 2u
#define Pin_Drive__PRT CYREG_PRT2_PRT
#define Pin_Drive__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Drive__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Drive__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Drive__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Drive__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Drive__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Drive__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Drive__PS CYREG_PRT2_PS
#define Pin_Drive__SHIFT 3u
#define Pin_Drive__SLW CYREG_PRT2_SLW

/* PWM_BUZZER */
#define PWM_BUZZER__0__INTTYPE CYREG_PICU1_INTTYPE2
#define PWM_BUZZER__0__MASK 0x04u
#define PWM_BUZZER__0__PC CYREG_PRT1_PC2
#define PWM_BUZZER__0__PORT 1u
#define PWM_BUZZER__0__SHIFT 2u
#define PWM_BUZZER__AG CYREG_PRT1_AG
#define PWM_BUZZER__AMUX CYREG_PRT1_AMUX
#define PWM_BUZZER__BIE CYREG_PRT1_BIE
#define PWM_BUZZER__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_BUZZER__BYP CYREG_PRT1_BYP
#define PWM_BUZZER__CTL CYREG_PRT1_CTL
#define PWM_BUZZER__DM0 CYREG_PRT1_DM0
#define PWM_BUZZER__DM1 CYREG_PRT1_DM1
#define PWM_BUZZER__DM2 CYREG_PRT1_DM2
#define PWM_BUZZER__DR CYREG_PRT1_DR
#define PWM_BUZZER__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_BUZZER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_BUZZER__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_BUZZER__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_BUZZER__MASK 0x04u
#define PWM_BUZZER__PORT 1u
#define PWM_BUZZER__PRT CYREG_PRT1_PRT
#define PWM_BUZZER__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_BUZZER__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_BUZZER__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_BUZZER__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_BUZZER__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_BUZZER__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_BUZZER__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_BUZZER__PS CYREG_PRT1_PS
#define PWM_BUZZER__SHIFT 2u
#define PWM_BUZZER__SLW CYREG_PRT1_SLW

/* PWM_Driver_PWMUDB */
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Driver_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_Driver_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Driver_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_Driver_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Driver_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Driver_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Driver_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Driver_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Driver_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_Driver_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB10_A0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB10_A1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB10_D0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB10_D1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB10_F0
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB10_F1
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_Driver_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* WaveDAC8_1_BuffAmp_ABuf */
#define WaveDAC8_1_BuffAmp_ABuf__CR CYREG_OPAMP3_CR
#define WaveDAC8_1_BuffAmp_ABuf__MX CYREG_OPAMP3_MX
#define WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK 0x08u
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK 0x08u
#define WaveDAC8_1_BuffAmp_ABuf__RSVD CYREG_OPAMP3_RSVD
#define WaveDAC8_1_BuffAmp_ABuf__SW CYREG_OPAMP3_SW
#define WaveDAC8_1_BuffAmp_ABuf__TR0 CYREG_OPAMP3_TR0
#define WaveDAC8_1_BuffAmp_ABuf__TR1 CYREG_OPAMP3_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC3_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* WaveDAC8_1_Wave1_DMA */
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 1u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_1_Wave2_DMA */
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 2u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* Pin_Current */
#define Pin_Current__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_Current__0__MASK 0x40u
#define Pin_Current__0__PC CYREG_PRT2_PC6
#define Pin_Current__0__PORT 2u
#define Pin_Current__0__SHIFT 6u
#define Pin_Current__AG CYREG_PRT2_AG
#define Pin_Current__AMUX CYREG_PRT2_AMUX
#define Pin_Current__BIE CYREG_PRT2_BIE
#define Pin_Current__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Current__BYP CYREG_PRT2_BYP
#define Pin_Current__CTL CYREG_PRT2_CTL
#define Pin_Current__DM0 CYREG_PRT2_DM0
#define Pin_Current__DM1 CYREG_PRT2_DM1
#define Pin_Current__DM2 CYREG_PRT2_DM2
#define Pin_Current__DR CYREG_PRT2_DR
#define Pin_Current__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Current__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Current__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Current__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Current__MASK 0x40u
#define Pin_Current__PORT 2u
#define Pin_Current__PRT CYREG_PRT2_PRT
#define Pin_Current__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Current__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Current__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Current__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Current__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Current__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Current__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Current__PS CYREG_PRT2_PS
#define Pin_Current__SHIFT 6u
#define Pin_Current__SLW CYREG_PRT2_SLW

/* Pin_Voltage */
#define Pin_Voltage__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_Voltage__0__MASK 0x80u
#define Pin_Voltage__0__PC CYREG_PRT2_PC7
#define Pin_Voltage__0__PORT 2u
#define Pin_Voltage__0__SHIFT 7u
#define Pin_Voltage__AG CYREG_PRT2_AG
#define Pin_Voltage__AMUX CYREG_PRT2_AMUX
#define Pin_Voltage__BIE CYREG_PRT2_BIE
#define Pin_Voltage__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Voltage__BYP CYREG_PRT2_BYP
#define Pin_Voltage__CTL CYREG_PRT2_CTL
#define Pin_Voltage__DM0 CYREG_PRT2_DM0
#define Pin_Voltage__DM1 CYREG_PRT2_DM1
#define Pin_Voltage__DM2 CYREG_PRT2_DM2
#define Pin_Voltage__DR CYREG_PRT2_DR
#define Pin_Voltage__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Voltage__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Voltage__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Voltage__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Voltage__MASK 0x80u
#define Pin_Voltage__PORT 2u
#define Pin_Voltage__PRT CYREG_PRT2_PRT
#define Pin_Voltage__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Voltage__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Voltage__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Voltage__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Voltage__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Voltage__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Voltage__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Voltage__PS CYREG_PRT2_PS
#define Pin_Voltage__SHIFT 7u
#define Pin_Voltage__SLW CYREG_PRT2_SLW

/* Counter_Buzz_CounterUDB */
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Counter_Buzz_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* DRIVE_SELECT */
#define DRIVE_SELECT__0__INTTYPE CYREG_PICU2_INTTYPE0
#define DRIVE_SELECT__0__MASK 0x01u
#define DRIVE_SELECT__0__PC CYREG_PRT2_PC0
#define DRIVE_SELECT__0__PORT 2u
#define DRIVE_SELECT__0__SHIFT 0u
#define DRIVE_SELECT__AG CYREG_PRT2_AG
#define DRIVE_SELECT__AMUX CYREG_PRT2_AMUX
#define DRIVE_SELECT__BIE CYREG_PRT2_BIE
#define DRIVE_SELECT__BIT_MASK CYREG_PRT2_BIT_MASK
#define DRIVE_SELECT__BYP CYREG_PRT2_BYP
#define DRIVE_SELECT__CTL CYREG_PRT2_CTL
#define DRIVE_SELECT__DM0 CYREG_PRT2_DM0
#define DRIVE_SELECT__DM1 CYREG_PRT2_DM1
#define DRIVE_SELECT__DM2 CYREG_PRT2_DM2
#define DRIVE_SELECT__DR CYREG_PRT2_DR
#define DRIVE_SELECT__INP_DIS CYREG_PRT2_INP_DIS
#define DRIVE_SELECT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DRIVE_SELECT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DRIVE_SELECT__LCD_EN CYREG_PRT2_LCD_EN
#define DRIVE_SELECT__MASK 0x01u
#define DRIVE_SELECT__PORT 2u
#define DRIVE_SELECT__PRT CYREG_PRT2_PRT
#define DRIVE_SELECT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DRIVE_SELECT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DRIVE_SELECT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DRIVE_SELECT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DRIVE_SELECT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DRIVE_SELECT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DRIVE_SELECT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DRIVE_SELECT__PS CYREG_PRT2_PS
#define DRIVE_SELECT__SHIFT 0u
#define DRIVE_SELECT__SLW CYREG_PRT2_SLW

/* REV_POLARITY */
#define REV_POLARITY__0__INTTYPE CYREG_PICU0_INTTYPE1
#define REV_POLARITY__0__MASK 0x02u
#define REV_POLARITY__0__PC CYREG_PRT0_PC1
#define REV_POLARITY__0__PORT 0u
#define REV_POLARITY__0__SHIFT 1u
#define REV_POLARITY__AG CYREG_PRT0_AG
#define REV_POLARITY__AMUX CYREG_PRT0_AMUX
#define REV_POLARITY__BIE CYREG_PRT0_BIE
#define REV_POLARITY__BIT_MASK CYREG_PRT0_BIT_MASK
#define REV_POLARITY__BYP CYREG_PRT0_BYP
#define REV_POLARITY__CTL CYREG_PRT0_CTL
#define REV_POLARITY__DM0 CYREG_PRT0_DM0
#define REV_POLARITY__DM1 CYREG_PRT0_DM1
#define REV_POLARITY__DM2 CYREG_PRT0_DM2
#define REV_POLARITY__DR CYREG_PRT0_DR
#define REV_POLARITY__INP_DIS CYREG_PRT0_INP_DIS
#define REV_POLARITY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define REV_POLARITY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define REV_POLARITY__LCD_EN CYREG_PRT0_LCD_EN
#define REV_POLARITY__MASK 0x02u
#define REV_POLARITY__PORT 0u
#define REV_POLARITY__PRT CYREG_PRT0_PRT
#define REV_POLARITY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define REV_POLARITY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define REV_POLARITY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define REV_POLARITY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define REV_POLARITY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define REV_POLARITY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define REV_POLARITY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define REV_POLARITY__PS CYREG_PRT0_PS
#define REV_POLARITY__SHIFT 1u
#define REV_POLARITY__SLW CYREG_PRT0_SLW

/* PWM_BACKLIGHT */
#define PWM_BACKLIGHT__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PWM_BACKLIGHT__0__MASK 0x20u
#define PWM_BACKLIGHT__0__PC CYREG_PRT3_PC5
#define PWM_BACKLIGHT__0__PORT 3u
#define PWM_BACKLIGHT__0__SHIFT 5u
#define PWM_BACKLIGHT__AG CYREG_PRT3_AG
#define PWM_BACKLIGHT__AMUX CYREG_PRT3_AMUX
#define PWM_BACKLIGHT__BIE CYREG_PRT3_BIE
#define PWM_BACKLIGHT__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_BACKLIGHT__BYP CYREG_PRT3_BYP
#define PWM_BACKLIGHT__CTL CYREG_PRT3_CTL
#define PWM_BACKLIGHT__DM0 CYREG_PRT3_DM0
#define PWM_BACKLIGHT__DM1 CYREG_PRT3_DM1
#define PWM_BACKLIGHT__DM2 CYREG_PRT3_DM2
#define PWM_BACKLIGHT__DR CYREG_PRT3_DR
#define PWM_BACKLIGHT__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_BACKLIGHT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PWM_BACKLIGHT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_BACKLIGHT__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_BACKLIGHT__MASK 0x20u
#define PWM_BACKLIGHT__PORT 3u
#define PWM_BACKLIGHT__PRT CYREG_PRT3_PRT
#define PWM_BACKLIGHT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_BACKLIGHT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_BACKLIGHT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_BACKLIGHT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_BACKLIGHT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_BACKLIGHT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_BACKLIGHT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_BACKLIGHT__PS CYREG_PRT3_PS
#define PWM_BACKLIGHT__SHIFT 5u
#define PWM_BACKLIGHT__SLW CYREG_PRT3_SLW

/* VOLTAGE_SELECT */
#define VOLTAGE_SELECT__0__INTTYPE CYREG_PICU12_INTTYPE7
#define VOLTAGE_SELECT__0__MASK 0x80u
#define VOLTAGE_SELECT__0__PC CYREG_PRT12_PC7
#define VOLTAGE_SELECT__0__PORT 12u
#define VOLTAGE_SELECT__0__SHIFT 7u
#define VOLTAGE_SELECT__AG CYREG_PRT12_AG
#define VOLTAGE_SELECT__BIE CYREG_PRT12_BIE
#define VOLTAGE_SELECT__BIT_MASK CYREG_PRT12_BIT_MASK
#define VOLTAGE_SELECT__BYP CYREG_PRT12_BYP
#define VOLTAGE_SELECT__DM0 CYREG_PRT12_DM0
#define VOLTAGE_SELECT__DM1 CYREG_PRT12_DM1
#define VOLTAGE_SELECT__DM2 CYREG_PRT12_DM2
#define VOLTAGE_SELECT__DR CYREG_PRT12_DR
#define VOLTAGE_SELECT__INP_DIS CYREG_PRT12_INP_DIS
#define VOLTAGE_SELECT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define VOLTAGE_SELECT__MASK 0x80u
#define VOLTAGE_SELECT__PORT 12u
#define VOLTAGE_SELECT__PRT CYREG_PRT12_PRT
#define VOLTAGE_SELECT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define VOLTAGE_SELECT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define VOLTAGE_SELECT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define VOLTAGE_SELECT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define VOLTAGE_SELECT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define VOLTAGE_SELECT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define VOLTAGE_SELECT__PS CYREG_PRT12_PS
#define VOLTAGE_SELECT__SHIFT 7u
#define VOLTAGE_SELECT__SIO_CFG CYREG_PRT12_SIO_CFG
#define VOLTAGE_SELECT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define VOLTAGE_SELECT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define VOLTAGE_SELECT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define VOLTAGE_SELECT__SLW CYREG_PRT12_SLW

/* ResistiveTouch_1_ADC_DEC */
#define ResistiveTouch_1_ADC_DEC__COHER CYREG_DEC_COHER
#define ResistiveTouch_1_ADC_DEC__CR CYREG_DEC_CR
#define ResistiveTouch_1_ADC_DEC__DR1 CYREG_DEC_DR1
#define ResistiveTouch_1_ADC_DEC__DR2 CYREG_DEC_DR2
#define ResistiveTouch_1_ADC_DEC__DR2H CYREG_DEC_DR2H
#define ResistiveTouch_1_ADC_DEC__GCOR CYREG_DEC_GCOR
#define ResistiveTouch_1_ADC_DEC__GCORH CYREG_DEC_GCORH
#define ResistiveTouch_1_ADC_DEC__GVAL CYREG_DEC_GVAL
#define ResistiveTouch_1_ADC_DEC__OCOR CYREG_DEC_OCOR
#define ResistiveTouch_1_ADC_DEC__OCORH CYREG_DEC_OCORH
#define ResistiveTouch_1_ADC_DEC__OCORM CYREG_DEC_OCORM
#define ResistiveTouch_1_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ResistiveTouch_1_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ResistiveTouch_1_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ResistiveTouch_1_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ResistiveTouch_1_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ResistiveTouch_1_ADC_DEC__PM_ACT_MSK 0x01u
#define ResistiveTouch_1_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ResistiveTouch_1_ADC_DEC__PM_STBY_MSK 0x01u
#define ResistiveTouch_1_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ResistiveTouch_1_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ResistiveTouch_1_ADC_DEC__SR CYREG_DEC_SR
#define ResistiveTouch_1_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ResistiveTouch_1_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ResistiveTouch_1_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ResistiveTouch_1_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ResistiveTouch_1_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ResistiveTouch_1_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ResistiveTouch_1_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ResistiveTouch_1_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ResistiveTouch_1_ADC_DSM */
#define ResistiveTouch_1_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ResistiveTouch_1_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ResistiveTouch_1_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ResistiveTouch_1_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ResistiveTouch_1_ADC_DSM__CLK CYREG_DSM0_CLK
#define ResistiveTouch_1_ADC_DSM__CR0 CYREG_DSM0_CR0
#define ResistiveTouch_1_ADC_DSM__CR1 CYREG_DSM0_CR1
#define ResistiveTouch_1_ADC_DSM__CR10 CYREG_DSM0_CR10
#define ResistiveTouch_1_ADC_DSM__CR11 CYREG_DSM0_CR11
#define ResistiveTouch_1_ADC_DSM__CR12 CYREG_DSM0_CR12
#define ResistiveTouch_1_ADC_DSM__CR13 CYREG_DSM0_CR13
#define ResistiveTouch_1_ADC_DSM__CR14 CYREG_DSM0_CR14
#define ResistiveTouch_1_ADC_DSM__CR15 CYREG_DSM0_CR15
#define ResistiveTouch_1_ADC_DSM__CR16 CYREG_DSM0_CR16
#define ResistiveTouch_1_ADC_DSM__CR17 CYREG_DSM0_CR17
#define ResistiveTouch_1_ADC_DSM__CR2 CYREG_DSM0_CR2
#define ResistiveTouch_1_ADC_DSM__CR3 CYREG_DSM0_CR3
#define ResistiveTouch_1_ADC_DSM__CR4 CYREG_DSM0_CR4
#define ResistiveTouch_1_ADC_DSM__CR5 CYREG_DSM0_CR5
#define ResistiveTouch_1_ADC_DSM__CR6 CYREG_DSM0_CR6
#define ResistiveTouch_1_ADC_DSM__CR7 CYREG_DSM0_CR7
#define ResistiveTouch_1_ADC_DSM__CR8 CYREG_DSM0_CR8
#define ResistiveTouch_1_ADC_DSM__CR9 CYREG_DSM0_CR9
#define ResistiveTouch_1_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ResistiveTouch_1_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ResistiveTouch_1_ADC_DSM__MISC CYREG_DSM0_MISC
#define ResistiveTouch_1_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ResistiveTouch_1_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ResistiveTouch_1_ADC_DSM__REF0 CYREG_DSM0_REF0
#define ResistiveTouch_1_ADC_DSM__REF1 CYREG_DSM0_REF1
#define ResistiveTouch_1_ADC_DSM__REF2 CYREG_DSM0_REF2
#define ResistiveTouch_1_ADC_DSM__REF3 CYREG_DSM0_REF3
#define ResistiveTouch_1_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ResistiveTouch_1_ADC_DSM__SW0 CYREG_DSM0_SW0
#define ResistiveTouch_1_ADC_DSM__SW2 CYREG_DSM0_SW2
#define ResistiveTouch_1_ADC_DSM__SW3 CYREG_DSM0_SW3
#define ResistiveTouch_1_ADC_DSM__SW4 CYREG_DSM0_SW4
#define ResistiveTouch_1_ADC_DSM__SW6 CYREG_DSM0_SW6
#define ResistiveTouch_1_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ResistiveTouch_1_ADC_DSM__TST0 CYREG_DSM0_TST0
#define ResistiveTouch_1_ADC_DSM__TST1 CYREG_DSM0_TST1

/* ResistiveTouch_1_ADC_Ext_CP_Clk */
#define ResistiveTouch_1_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ResistiveTouch_1_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ResistiveTouch_1_ADC_Ext_CP_Clk__INDEX 0x00u
#define ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ResistiveTouch_1_ADC_IRQ */
#define ResistiveTouch_1_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ResistiveTouch_1_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ResistiveTouch_1_ADC_IRQ__INTC_MASK 0x20000000u
#define ResistiveTouch_1_ADC_IRQ__INTC_NUMBER 29u
#define ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_NUM 7u
#define ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ResistiveTouch_1_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ResistiveTouch_1_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ResistiveTouch_1_ADC_theACLK */
#define ResistiveTouch_1_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ResistiveTouch_1_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ResistiveTouch_1_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ResistiveTouch_1_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ResistiveTouch_1_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ResistiveTouch_1_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ResistiveTouch_1_ADC_theACLK__INDEX 0x00u
#define ResistiveTouch_1_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ResistiveTouch_1_ADC_theACLK__PM_ACT_MSK 0x01u
#define ResistiveTouch_1_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ResistiveTouch_1_ADC_theACLK__PM_STBY_MSK 0x01u

/* ResistiveTouch_1_xm */
#define ResistiveTouch_1_xm__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ResistiveTouch_1_xm__0__MASK 0x80u
#define ResistiveTouch_1_xm__0__PC CYREG_PRT1_PC7
#define ResistiveTouch_1_xm__0__PORT 1u
#define ResistiveTouch_1_xm__0__SHIFT 7u
#define ResistiveTouch_1_xm__AG CYREG_PRT1_AG
#define ResistiveTouch_1_xm__AMUX CYREG_PRT1_AMUX
#define ResistiveTouch_1_xm__BIE CYREG_PRT1_BIE
#define ResistiveTouch_1_xm__BIT_MASK CYREG_PRT1_BIT_MASK
#define ResistiveTouch_1_xm__BYP CYREG_PRT1_BYP
#define ResistiveTouch_1_xm__CTL CYREG_PRT1_CTL
#define ResistiveTouch_1_xm__DM0 CYREG_PRT1_DM0
#define ResistiveTouch_1_xm__DM1 CYREG_PRT1_DM1
#define ResistiveTouch_1_xm__DM2 CYREG_PRT1_DM2
#define ResistiveTouch_1_xm__DR CYREG_PRT1_DR
#define ResistiveTouch_1_xm__INP_DIS CYREG_PRT1_INP_DIS
#define ResistiveTouch_1_xm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ResistiveTouch_1_xm__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ResistiveTouch_1_xm__LCD_EN CYREG_PRT1_LCD_EN
#define ResistiveTouch_1_xm__MASK 0x80u
#define ResistiveTouch_1_xm__PORT 1u
#define ResistiveTouch_1_xm__PRT CYREG_PRT1_PRT
#define ResistiveTouch_1_xm__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ResistiveTouch_1_xm__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ResistiveTouch_1_xm__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ResistiveTouch_1_xm__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ResistiveTouch_1_xm__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ResistiveTouch_1_xm__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ResistiveTouch_1_xm__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ResistiveTouch_1_xm__PS CYREG_PRT1_PS
#define ResistiveTouch_1_xm__SHIFT 7u
#define ResistiveTouch_1_xm__SLW CYREG_PRT1_SLW

/* ResistiveTouch_1_xp */
#define ResistiveTouch_1_xp__0__INTTYPE CYREG_PICU1_INTTYPE6
#define ResistiveTouch_1_xp__0__MASK 0x40u
#define ResistiveTouch_1_xp__0__PC CYREG_PRT1_PC6
#define ResistiveTouch_1_xp__0__PORT 1u
#define ResistiveTouch_1_xp__0__SHIFT 6u
#define ResistiveTouch_1_xp__AG CYREG_PRT1_AG
#define ResistiveTouch_1_xp__AMUX CYREG_PRT1_AMUX
#define ResistiveTouch_1_xp__BIE CYREG_PRT1_BIE
#define ResistiveTouch_1_xp__BIT_MASK CYREG_PRT1_BIT_MASK
#define ResistiveTouch_1_xp__BYP CYREG_PRT1_BYP
#define ResistiveTouch_1_xp__CTL CYREG_PRT1_CTL
#define ResistiveTouch_1_xp__DM0 CYREG_PRT1_DM0
#define ResistiveTouch_1_xp__DM1 CYREG_PRT1_DM1
#define ResistiveTouch_1_xp__DM2 CYREG_PRT1_DM2
#define ResistiveTouch_1_xp__DR CYREG_PRT1_DR
#define ResistiveTouch_1_xp__INP_DIS CYREG_PRT1_INP_DIS
#define ResistiveTouch_1_xp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ResistiveTouch_1_xp__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ResistiveTouch_1_xp__LCD_EN CYREG_PRT1_LCD_EN
#define ResistiveTouch_1_xp__MASK 0x40u
#define ResistiveTouch_1_xp__PORT 1u
#define ResistiveTouch_1_xp__PRT CYREG_PRT1_PRT
#define ResistiveTouch_1_xp__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ResistiveTouch_1_xp__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ResistiveTouch_1_xp__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ResistiveTouch_1_xp__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ResistiveTouch_1_xp__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ResistiveTouch_1_xp__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ResistiveTouch_1_xp__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ResistiveTouch_1_xp__PS CYREG_PRT1_PS
#define ResistiveTouch_1_xp__SHIFT 6u
#define ResistiveTouch_1_xp__SLW CYREG_PRT1_SLW

/* ResistiveTouch_1_ym */
#define ResistiveTouch_1_ym__0__INTTYPE CYREG_PICU1_INTTYPE5
#define ResistiveTouch_1_ym__0__MASK 0x20u
#define ResistiveTouch_1_ym__0__PC CYREG_PRT1_PC5
#define ResistiveTouch_1_ym__0__PORT 1u
#define ResistiveTouch_1_ym__0__SHIFT 5u
#define ResistiveTouch_1_ym__AG CYREG_PRT1_AG
#define ResistiveTouch_1_ym__AMUX CYREG_PRT1_AMUX
#define ResistiveTouch_1_ym__BIE CYREG_PRT1_BIE
#define ResistiveTouch_1_ym__BIT_MASK CYREG_PRT1_BIT_MASK
#define ResistiveTouch_1_ym__BYP CYREG_PRT1_BYP
#define ResistiveTouch_1_ym__CTL CYREG_PRT1_CTL
#define ResistiveTouch_1_ym__DM0 CYREG_PRT1_DM0
#define ResistiveTouch_1_ym__DM1 CYREG_PRT1_DM1
#define ResistiveTouch_1_ym__DM2 CYREG_PRT1_DM2
#define ResistiveTouch_1_ym__DR CYREG_PRT1_DR
#define ResistiveTouch_1_ym__INP_DIS CYREG_PRT1_INP_DIS
#define ResistiveTouch_1_ym__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ResistiveTouch_1_ym__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ResistiveTouch_1_ym__LCD_EN CYREG_PRT1_LCD_EN
#define ResistiveTouch_1_ym__MASK 0x20u
#define ResistiveTouch_1_ym__PORT 1u
#define ResistiveTouch_1_ym__PRT CYREG_PRT1_PRT
#define ResistiveTouch_1_ym__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ResistiveTouch_1_ym__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ResistiveTouch_1_ym__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ResistiveTouch_1_ym__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ResistiveTouch_1_ym__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ResistiveTouch_1_ym__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ResistiveTouch_1_ym__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ResistiveTouch_1_ym__PS CYREG_PRT1_PS
#define ResistiveTouch_1_ym__SHIFT 5u
#define ResistiveTouch_1_ym__SLW CYREG_PRT1_SLW

/* ResistiveTouch_1_yp */
#define ResistiveTouch_1_yp__0__INTTYPE CYREG_PICU1_INTTYPE4
#define ResistiveTouch_1_yp__0__MASK 0x10u
#define ResistiveTouch_1_yp__0__PC CYREG_PRT1_PC4
#define ResistiveTouch_1_yp__0__PORT 1u
#define ResistiveTouch_1_yp__0__SHIFT 4u
#define ResistiveTouch_1_yp__AG CYREG_PRT1_AG
#define ResistiveTouch_1_yp__AMUX CYREG_PRT1_AMUX
#define ResistiveTouch_1_yp__BIE CYREG_PRT1_BIE
#define ResistiveTouch_1_yp__BIT_MASK CYREG_PRT1_BIT_MASK
#define ResistiveTouch_1_yp__BYP CYREG_PRT1_BYP
#define ResistiveTouch_1_yp__CTL CYREG_PRT1_CTL
#define ResistiveTouch_1_yp__DM0 CYREG_PRT1_DM0
#define ResistiveTouch_1_yp__DM1 CYREG_PRT1_DM1
#define ResistiveTouch_1_yp__DM2 CYREG_PRT1_DM2
#define ResistiveTouch_1_yp__DR CYREG_PRT1_DR
#define ResistiveTouch_1_yp__INP_DIS CYREG_PRT1_INP_DIS
#define ResistiveTouch_1_yp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ResistiveTouch_1_yp__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ResistiveTouch_1_yp__LCD_EN CYREG_PRT1_LCD_EN
#define ResistiveTouch_1_yp__MASK 0x10u
#define ResistiveTouch_1_yp__PORT 1u
#define ResistiveTouch_1_yp__PRT CYREG_PRT1_PRT
#define ResistiveTouch_1_yp__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ResistiveTouch_1_yp__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ResistiveTouch_1_yp__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ResistiveTouch_1_yp__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ResistiveTouch_1_yp__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ResistiveTouch_1_yp__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ResistiveTouch_1_yp__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ResistiveTouch_1_yp__PS CYREG_PRT1_PS
#define ResistiveTouch_1_yp__SHIFT 4u
#define ResistiveTouch_1_yp__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 75000000U
#define BCLK__BUS_CLK__KHZ 75000U
#define BCLK__BUS_CLK__MHZ 75U
#define CY_PROJECT_NAME "Active_Load_v9"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00008007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
