set_property SRC_FILE_INFO {cfile:/home/audrey/Documents/Verilog_course/constraint/project_1.srcs/constrs_1/new/myConstraints.xdc rfile:../../../project_1.srcs/constrs_1/new/myConstraints.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC SLICE_X2Y1 [get_cells my_reg_reg]
