Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1253
design__instance__area,10395
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.4742007614643171E-8
power__switching__total,9.323763094926107E-9
power__leakage__total,1.3794376307885159E-8
power__total,3.786014701745444E-8
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2812582191200616
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2817583190956478
timing__hold__ws__corner:nom_tt_025C_1v80,0.29103831279846265
timing__setup__ws__corner:nom_tt_025C_1v80,299997.60711581924
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.291038
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,499998.125000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,7
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3765997342792138
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3763700291289223
timing__hold__ws__corner:nom_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:nom_ss_100C_1v60,299996.00640509883
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,499996.125000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3476922459468254
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3485229148373429
timing__hold__ws__corner:nom_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:nom_ff_n40C_1v95,299998.3929192638
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,499998.656250
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,7
design__max_fanout_violation__count,12
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.279554359795981
clock__skew__worst_setup,0.279554359795981
timing__hold__ws,0.05820766255969253
timing__setup__ws,299995.7444706173
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.058208
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,499995.968750
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1253
design__instance__area__stdcell,10395
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.630253
design__instance__utilization__stdcell,0.630253
design__instance__count__class:buffer,6
design__instance__count__class:inverter,6
design__instance__count__class:sequential_cell,180
design__instance__count__class:multi_input_combinational_cell,420
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,932
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15476.7
design__violations,0
design__instance__count__class:timing_repair_buffer,231
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,168
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,165
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1032
route__net__special,2
route__drc_errors__iter:1,422
route__wirelength__iter:1,17318
route__drc_errors__iter:2,101
route__wirelength__iter:2,17062
route__drc_errors__iter:3,94
route__wirelength__iter:3,16991
route__drc_errors__iter:4,10
route__wirelength__iter:4,16978
route__drc_errors__iter:5,0
route__wirelength__iter:5,16967
route__drc_errors,0
route__wirelength,16967
route__vias,6027
route__vias__singlecut,6027
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,266.415
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.279554359795981
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.279554359795981
timing__hold__ws__corner:min_tt_025C_1v80,0.29103831279846265
timing__setup__ws__corner:min_tt_025C_1v80,299997.9854656259
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.291038
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,499998.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,7
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.351347599847633
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.36641532511938507
timing__hold__ws__corner:min_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:min_ss_100C_1v60,299996.06461276143
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,499996.125000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3364527918168567
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.33763054419026384
timing__hold__ws__corner:min_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:min_ff_n40C_1v95,299998.45112692635
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,499998.656250
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29595474131303195
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2960015927259962
timing__hold__ws__corner:max_tt_025C_1v80,0.29103831279846265
timing__setup__ws__corner:max_tt_025C_1v80,299997.5489081567
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.291038
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,499998.062500
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,7
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3421837077209019
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3414588430876236
timing__hold__ws__corner:max_ss_100C_1v60,0.8149072758356954
timing__setup__ws__corner:max_ss_100C_1v60,299995.7444706173
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.814907
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,499995.968750
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.35860021522784163
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3590213783441445
timing__hold__ws__corner:max_ff_n40C_1v95,0.05820766255969253
timing__setup__ws__corner:max_ff_n40C_1v95,299998.3929192638
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.058208
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,499998.750000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,2.292E-9
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,1.92454E-9
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,5.48837E-10
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,1.92454E-9
design_powergrid__voltage__worst,1.92454E-9
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,2.292E-9
design_powergrid__drop__worst__net:VPWR,2.292E-9
design_powergrid__voltage__worst__net:VGND,1.92454E-9
design_powergrid__drop__worst__net:VGND,1.92454E-9
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,5.6200000000000002383531612980640569665613526240122155286371707916259765625E-10
ir__drop__worst,2.29000000000000015710050515799385550952393941770424135029315948486328125E-9
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
