
---------- Begin Simulation Statistics ----------
simSeconds                                   4.536950                       # Number of seconds simulated (Second)
simTicks                                 4536949893500                       # Number of ticks simulated (Tick)
finalTick                                4536949893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2767.59                       # Real time elapsed on the host (Second)
hostTickRate                               1639316446                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     839304                       # Number of bytes of host memory used (Byte)
simInsts                                   1944257677                       # Number of instructions simulated (Count)
simOps                                     4217770172                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   702510                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1523989                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       9073899787                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.667019                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.214270                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1944260363                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             4217851710                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.667019                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.214270                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts         3522679069                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1133602452                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        468039648                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        17915288                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      6688452      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1174734964     27.85%     28.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2772281      0.07%     28.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1186993      0.03%     28.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd    424718567     10.07%     38.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       451584      0.01%     38.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1657936      0.04%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt       301056      0.01%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9088      0.00%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1532412      0.04%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        20046      0.00%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc    420931277      9.98%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       456125      0.01%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd    840697421     19.93%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp     14611948      0.35%     68.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       302935      0.01%     68.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       150577      0.00%     68.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult    840673112     19.93%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     34795643      0.82%     89.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7537745      0.18%     89.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead    433244005     10.27%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     10377543      0.25%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   4217851710                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     69437110                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     68236390                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1200219                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     65734618                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3701991                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       635582                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       635577                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      457924316                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         457924316                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     457924316                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        457924316                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     27973815                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        27973815                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     27973815                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       27973815                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1153997872000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1153997872000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1153997872000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1153997872000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    485898131                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     485898131                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    485898131                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    485898131                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.057571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.057571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.057571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.057571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41252.788438                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 41252.788438                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41252.788438                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 41252.788438                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1338191                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1338191                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     27973815                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     27973815                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     27973815                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     27973815                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1126024057000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1126024057000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1126024057000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1126024057000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.057571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.057571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.057571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.057571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 40252.788438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40252.788438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40252.788438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40252.788438                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               27973309                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1248                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1248                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       383000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       383000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.004785                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.004785                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 63833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 63833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2008000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2008000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.004785                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.004785                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 334666.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 334666.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1254                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1254                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    441344875                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       441344875                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     26708170                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      26708170                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1063077358000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1063077358000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    468053045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    468053045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.057062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.057062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39803.451828                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39803.451828                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     26708170                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     26708170                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1036369188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1036369188000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.057062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.057062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38803.451828                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38803.451828                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     16579441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16579441                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1265645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1265645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  90920514000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  90920514000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     17845086                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     17845086                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.070924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.070924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71837.295608                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71837.295608                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1265645                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1265645                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  89654869000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  89654869000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.070924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.070924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70837.295608                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70837.295608                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.993392                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            485900639                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           27973821                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.369834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.993392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         3915178933                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        3915178933                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1271159                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 9073899786.998001                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      485954936                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses   3522679069                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads     7434998994                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites    3510027199                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses   1133602452                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1767052523                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    535985409                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         485954936                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    633863990                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      8129901                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1944260363                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              4217851710                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.214270                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           69437110                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.007652                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     2924280505                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2924280505                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    2924280505                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2924280505                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        14061                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           14061                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        14061                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          14061                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    783000500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    783000500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    783000500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    783000500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   2924294566                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2924294566                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   2924294566                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2924294566                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55685.975393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55685.975393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55685.975393                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55685.975393                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        13549                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             13549                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        14061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        14061                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        14061                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        14061                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    768939500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    768939500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    768939500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    768939500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 54685.975393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 54685.975393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 54685.975393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 54685.975393                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  13549                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   2924280505                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2924280505                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        14061                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         14061                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    783000500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    783000500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   2924294566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2924294566                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55685.975393                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55685.975393                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        14061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        14061                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    768939500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    768939500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 54685.975393                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 54685.975393                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.993138                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2924294566                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              14061                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           207972.019487                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               73500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.993138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          140                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          266                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        23394370589                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       23394370589                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               468055772                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                17926201                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    198491                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     29730                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              2924294765                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2294                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   208                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   4044                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               14561588                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  14565632                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  4044                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              14561588                       # number of overall hits (Count)
system.l2.overallHits::total                 14565632                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                10017                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             13412233                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                13422250                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               10017                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            13412233                       # number of overall misses (Count)
system.l2.overallMisses::total               13422250                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       705142500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    931162187500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       931867330000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      705142500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   931162187500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      931867330000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              14061                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           27973821                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              27987882                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             14061                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          27973821                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             27987882                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.712396                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.479457                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.479574                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.712396                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.479457                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.479574                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 70394.579215                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69426.335458                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    69427.058057                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 70394.579215                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69426.335458                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   69427.058057                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1251051                       # number of writebacks (Count)
system.l2.writebacks::total                   1251051                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            10017                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         13412233                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            13422250                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           10017                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        13412233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           13422250                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    604972500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 797039857500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   797644830000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    604972500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 797039857500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  797644830000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.712396                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.479457                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.479574                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.712396                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.479457                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.479574                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 60394.579215                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 59426.335458                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59427.058057                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60394.579215                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 59426.335458                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59427.058057                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       13422001                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        66410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          66410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            4044                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4044                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         10017                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            10017                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    705142500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    705142500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        14061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          14061                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.712396                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.712396                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 70394.579215                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 70394.579215                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        10017                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        10017                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    604972500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    604972500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.712396                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.712396                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60394.579215                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60394.579215                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1245364                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1245364                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  87543099500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    87543099500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1265651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1265651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.983971                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.983971                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 70295.190402                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70295.190402                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1245364                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1245364                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  75089459500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  75089459500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.983971                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.983971                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60295.190402                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60295.190402                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data       14541301                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          14541301                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     12166869                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        12166869                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 843619088000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 843619088000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     26708170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      26708170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.455549                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.455549                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69337.402088                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69337.402088                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     12166869                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     12166869                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 721950398000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 721950398000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.455549                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.455549                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 59337.402088                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59337.402088                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        13549                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            13549                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        13549                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        13549                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1338191                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1338191                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1338191                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1338191                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.658914                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     55908330                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   13426097                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.164154                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       63000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.509894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.803004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4087.346016                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.997887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  102                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  545                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3389                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   60                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  461224017                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 461224017                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1249969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     10017.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  13409038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.010163783492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        75001                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        75001                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            42147864                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1174914                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13422250                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1251051                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13422250                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1251051                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   3195                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1082                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13422250                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1251051                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13418887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  24924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  24954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  74966                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  75002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  75003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  75003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  75050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  75003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  75005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  75001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        75001                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     178.917121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.400889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    560.588397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         69278     92.37%     92.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511          388      0.52%     92.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767          399      0.53%     93.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023           23      0.03%     93.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279           36      0.05%     93.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535           10      0.01%     93.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1791          914      1.22%     94.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-2047           70      0.09%     94.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2303         2120      2.83%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559          684      0.91%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2815          790      1.05%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-3071          162      0.22%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3327          106      0.14%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-7935            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8447            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8960-9215            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9471            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         75001                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        75001                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.665311                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.639305                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.943078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            50063     66.75%     66.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               15      0.02%     66.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            24888     33.18%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               32      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         75001                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  204480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               859024000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             80067264                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              189339538.71315771                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              17647817.56014339                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  4536949818500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     309197.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       641088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    858178432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     79994560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 141303.742613175942                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 189153165.043655335903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 17631792.697249457240                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        10017                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     13412233                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1251051                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    193138996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 246636481502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 253286443322266                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     19281.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     18388.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 202458927.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       641088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    858382912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      859024000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       641088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       641088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     80067264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     80067264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        10017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     13412233                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13422250                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1251051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1251051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         141304                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      189198235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         189339539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       141304                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        141304                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     17647818                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         17647818                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     17647818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        141304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     189198235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        206987356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13419055                       # Number of NVM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1249915                       # Number of NVM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       419687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       420136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       421483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       418942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       418525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       418585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       418534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       418581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       418301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       418349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       418555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       418528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       418503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       418381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       418442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       419108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       421836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       422039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       422045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       420991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       419462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       418819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       418787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       418739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       418672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       418671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       419213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       420906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       418807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       418715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       419857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       418856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        39015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        39001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        38975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        39056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        38948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        38948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        38944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        39088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        38938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        38928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        38928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        39061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        38916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        38917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        38963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        39074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        38952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        38944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        38951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        39087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        38953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        38955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        38940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        39044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        38903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        38892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        39836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        40914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        39070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        38904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        38910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        38960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             12103510438                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           44712291260                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       246829620498                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.dram.avgQLat                  901.96                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           18393.96                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgRdBW                  189.29                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                   17.63                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.08                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.99                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.09                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.dram.pendingReads::samples     13419055                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::mean     0.000009                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::stdev     0.003028                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::0        13418932    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::1             123      0.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::total     13419055                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingWrites::samples      1249915                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::mean     7.616096                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::gmean     6.399725                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::stdev     3.467383                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::1          75001      6.00%      6.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::2          75001      6.00%     12.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::3          75001      6.00%     18.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::4          75001      6.00%     24.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::5          75001      6.00%     30.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::6          75001      6.00%     36.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::7          75001      6.00%     42.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::8          75001      6.00%     48.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::9          75001      6.00%     54.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::10        323684     25.90%     79.90% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::11        138502     11.08%     90.98% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::12         85721      6.86%     97.84% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::13         22576      1.81%     99.65% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::14          4419      0.35%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::15             4      0.00%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::total      1249915                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.bytesPerBank::samples      4170793                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::mean   225.092205                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::gmean   207.454865                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::stdev    66.525753                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::64-67       550062     13.19%     13.19% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::128-131        82267      1.97%     15.16% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::192-195       199538      4.78%     19.95% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::256-259      3338893     80.05%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::320-323           30      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::384-387            1      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::448-451            1      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::512-515            1      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::total      4170793                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            12176886                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1251051                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12167009                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1245364                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1245364                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       12176886                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     40262560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     40262560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                40262560                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    939091264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    939091264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                939091264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13422250                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13422250    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13422250                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         31845408500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        74355709418                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26840310                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13418060                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           26722231                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2589242                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        13549                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         38806068                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1265651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1265651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          14061                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      26708170                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        41671                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83920951                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               83962622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1767040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1875968768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1877735808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        13422001                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  80067264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          41409883                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001699                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.041183                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                41339532     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   70351      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            41409883                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4536949893500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        29339110000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          21091500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       41960731500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      55974740                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     27986858                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           70351                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        70351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
