# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../inmultitor.srcs/sources_1/new/sum2.vhd" \
"../../../../inmultitor.srcs/sources_1/new/sum8.vhd" \
"../../../../inmultitor.srcs/sim_1/new/sum8_tb.vhd" \

# Do not sort compile order
nosort
