# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/new/2to1_mux_nbit.vhd" \
"../../../../../../Users/Michael/Downloads/VotingHDL-main/VotingHDL-main/tag_gen_vivado_project/assignment.srcs/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/imports/VotingHDL/XOR_stage.vhd" \
"../../../../project.srcs/sources_1/new/addr_calc.vhd" \
"../../../../project.srcs/sources_1/new/control_unit.vhd" \
"../../../../project.srcs/sources_1/new/data_memory.vhd" \
"../../../../../../Users/Michael/Downloads/VotingHDL-main/VotingHDL-main/tag_gen_vivado_project/assignment.srcs/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/new/flip.vhd" \
"../../../../project.srcs/sources_1/new/instruction_memory.vhd" \
"../../../../project.srcs/sources_1/new/next_pc_calc.vhd" \
"../../../../project.srcs/sources_1/new/pc_reg.vhd" \
"../../../../project.srcs/sources_1/new/reg_n.vhd" \
"../../../../project.srcs/sources_1/new/saturation_adder.vhd" \
"../../../../../../Users/Michael/Downloads/VotingHDL-main/VotingHDL-main/tag_gen_vivado_project/assignment.srcs/sources_1/imports/COMP3211/Assignment/VotingHDL/shift.vhd" \
"../../../../project.srcs/sources_1/new/sign_extender_n_to_m.vhd" \
"../../../../project.srcs/sources_1/new/stage_instruction_fetch_decode.vhd" \
"../../../../project.srcs/sources_1/new/stage_memory.vhd" \
"../../../../project.srcs/sources_1/new/stage_tag_gen.vhd" \
"../../../../project.srcs/sources_1/new/stage_write_back.vhd" \
"../../../../project.srcs/sources_1/new/tag_generator.vhd" \
"../../../../project.srcs/sources_1/new/voting_proc.vhd" \
"../../../../project.srcs/sim_1/new/voting_proc_testbench.vhd" \

# Do not sort compile order
nosort
