2
4
-------Before running-------
REG  Core1     Core2     
X0     0         0         
X1     0         0         
X2     0         0         
X3     0         0         
X4     0         0         
X5     0         0         
X6     0         0         
X7     0         0         
X8     0         0         
X9     0         0         
X10    0         0         
X11    0         0         
X12    0         0         
X13    0         0         
X14    0         0         
X15    0         0         
X16    0         0         
X17    0         0         
X18    0         0         
X19    0         0         
X20    0         0         
X21    0         0         
X22    0         0         
X23    0         0         
X24    0         0         
X25    0         0         
X26    0         0         
X27    0         0         
X28    0         0         
X29    0         0         
X30    0         0         
X31    0         0         

------Data Forwarding Enabled-------

----------New Cycle----------
Pushed pc into cache
IF
IF Latency:1
IF :la x5 arr
History:
----------New Cycle----------
ID
Pushed pc into cache
IF Latency:1
IF :addi x5 x5  0
History:
la x5 arr
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x6 x5 x0
History Deleted: la x5 arr
History:
addi x5 x5  0
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x0 20
History Deleted: addi x5 x5  0
History:
add x6 x5 x0
----------New Cycle----------
WB :la x5 arr
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x8 x0 19
History Deleted: add x6 x5 x0
History:
addi x7 x0 20
----------New Cycle----------
WB :addi x5 x5  0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History Deleted: addi x7 x0 20
History:
addi x8 x0 19
----------New Cycle----------
WB :add x6 x5 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History Deleted: addi x8 x0 19
History:
loop1: beq x0 x7 exit
----------New Cycle----------
WB :addi x7 x0 20
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
WB :addi x8 x0 19
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x9 0(x5)
History Deleted: blt x4 x9 noswap
History:
sw x4 4(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
sw x4 4(x5)
sw x9 0(x5)
----------New Cycle----------
WB :blt x4 x9 noswap
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History Deleted: sw x4 4(x5)
History:
sw x9 0(x5)
noswap: addi x5 x5 4
----------New Cycle----------
WB :sw x4 4(x5)
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: sw x9 0(x5)
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
WB :sw x9 0(x5)
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History Deleted: loop1: beq x0 x7 exit
History:
addi x7 x7 -1
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History Deleted: addi x7 x7 -1
History:
loop2: addi x1 x1 1
----------New Cycle----------
WB :loop1: beq x0 x7 exit
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
WB :addi x7 x7 -1
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
History Deleted: bne x1 x8 loop2
History:
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop2: addi x1 x1 1
History:
----------New Cycle----------
WB :bne x1 x8 loop2
ID
Pushed pc into cache
IF Latency:1
IF :lw x4 0(x5)
History:
loop2: addi x1 x1 1
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :lw x9 4(x5)
History Deleted: loop2: addi x1 x1 1
History:
lw x4 0(x5)
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :blt x4 x9 noswap
History:
lw x4 0(x5)
lw x9 4(x5)
----------New Cycle----------
WB :loop2: addi x1 x1 1
Pushed into cache
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :sw x4 4(x5)
History Deleted: lw x4 0(x5)
History:
lw x9 4(x5)
blt x4 x9 noswap
----------New Cycle----------
WB :lw x4 0(x5)
Pushed into cache
MEM Latency:0
History Deleted: lw x9 4(x5)
History:
blt x4 x9 noswap
----------New Cycle----------
WB :lw x9 4(x5)
EX
History Deleted: blt x4 x9 noswap
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :noswap: addi x5 x5 4
History:
----------New Cycle----------
WB :blt x4 x9 noswap
ID
Pushed pc into cache
IF Latency:1
IF :bne x1 x8 loop2
History:
noswap: addi x5 x5 4
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x0 x0
History Deleted: noswap: addi x5 x5 4
History:
bne x1 x8 loop2
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x5 x6 x0
History Deleted: bne x1 x8 loop2
History:
add x1 x0 x0
----------New Cycle----------
WB :noswap: addi x5 x5 4
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :j loop1
History Deleted: add x1 x0 x0
History:
add x5 x6 x0
----------New Cycle----------
WB :bne x1 x8 loop2
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History Deleted: add x5 x6 x0
History:
j loop1
----------New Cycle----------
WB :add x1 x0 x0
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History Deleted: j loop1
History:
exit: add x0 x0 x0
----------New Cycle----------
WB :add x5 x6 x0
PC mem8
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :loop1: beq x0 x7 exit
History:
----------New Cycle----------
WB :j loop1
ID
Pushed pc into cache
IF Latency:1
IF :addi x7 x7 -1
History:
loop1: beq x0 x7 exit
----------New Cycle----------
EX
History Deleted: loop1: beq x0 x7 exit
History:
----------New Cycle----------
MEM Latency:0
Pushed pc into cache
IF Latency:1
IF :exit: add x0 x0 x0
History:
----------New Cycle----------
WB :loop1: beq x0 x7 exit
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x5
History:
exit: add x0 x0 x0
----------New Cycle----------
EX
ID
Pushed pc into cache
IF Latency:1
IF :add x1 x1 x8
History Deleted: exit: add x0 x0 x0
History:
add x1 x1 x5
----------New Cycle----------
MEM Latency:0
EX
ID
Pushed pc into cache
IF Latency:1
IF :li x31 23
History Deleted: add x1 x1 x5
History:
add x1 x1 x8
----------New Cycle----------
WB :exit: add x0 x0 x0
MEM Latency:0
EX
ID
History Deleted: add x1 x1 x8
History:
li x31 23
----------New Cycle----------
WB :add x1 x1 x5
MEM Latency:0
EX
History Deleted: li x31 23
History:
----------New Cycle----------
WB :add x1 x1 x8
MEM Latency:0
History:
----------New Cycle----------
WB :li x31 23
History:
--------------Core:1---------------
Total No.of Cycles   : 0
Instructions Executed: 0
IPC                  : nan
CPI                  : nan
--------------Core:2---------------
Total No.of Cycles   : 4296
Instructions Executed: 2770
IPC                  : 0.644786
CPI                  : 1.5509

---------After Running---------
REG  Core1     Core2     
X0     0         0         
X1     0         6797603   
X2     0         0         
X3     0         0         
X4     0         19        
X5     0         6797584   
X6     0         6797584   
X7     0         0         
X8     0         19        
X9     0         20        
X10    0         0         
X11    0         0         
X12    0         0         
X13    0         0         
X14    0         0         
X15    0         0         
X16    0         0         
X17    0         0         
X18    0         0         
X19    0         0         
X20    0         0         
X21    0         0         
X22    0         0         
X23    0         0         
X24    0         0         
X25    0         0         
X26    0         0         
X27    0         0         
X28    0         0         
X29    0         0         
X30    0         0         
X31    0         23        
--------------------------------Memory---------------------------------
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
