

================================================================
== Synthesis Summary Report of 'sobel'
================================================================
+ General Information: 
    * Date:           Sun Dec 17 06:35:26 2023
    * Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        sobel
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+
    |                      Modules                      |  Issue |       | Latency |  Latency  | Iteration|         |  Trip  |          |         |         |            |             |     |
    |                      & Loops                      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT     | URAM|
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+
    |+ sobel                                            |  Timing|  -0.00|   263851|  8.794e+05|         -|   263852|       -|        no|  1 (~0%)|  2 (~0%)|  9621 (~0%)|  12808 (~0%)|    -|
    | + sobel_Pipeline_1                                |       -|   0.62|     1538|  5.126e+03|         -|     1538|       -|        no|        -|        -|    13 (~0%)|     72 (~0%)|    -|
    |  o Loop 1                                         |       -|   2.43|     1536|  5.119e+03|         1|        1|    1536|       yes|        -|        -|           -|            -|    -|
    | + sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2  |  Timing|  -0.00|   262241|  8.740e+05|         -|   262241|       -|        no|        -|  2 (~0%)|  3975 (~0%)|   2957 (~0%)|    -|
    |  o VITIS_LOOP_45_1_VITIS_LOOP_46_2                |       -|   2.43|   262239|  8.740e+05|        97|        1|  262144|       yes|        -|        -|           -|            -|    -|
    +---------------------------------------------------+--------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 8 -> 512   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | data_1   | 0x10   | 32    | W      | Data signal of data              |                                                                                    |
| s_axi_control | data_2   | 0x14   | 32    | W      | Data signal of data              |                                                                                    |
| s_axi_control | out_r_1  | 0x1c   | 32    | W      | Data signal of out_r             |                                                                                    |
| s_axi_control | out_r_2  | 0x20   | 32    | W      | Data signal of out_r             |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| data     | in        | unsigned char* |
| out      | out       | GradPix*       |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| data     | m_axi_gmem0   | interface |          |                                  |
| data     | s_axi_control | register  | offset   | name=data_1 offset=0x10 range=32 |
| data     | s_axi_control | register  | offset   | name=data_2 offset=0x14 range=32 |
| out      | m_axi_gmem1   | interface |          |                                  |
| out      | s_axi_control | interface | offset   |                                  |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                       |
+--------------+-----------+--------+-------+----------------------------------------------------------------+
| m_axi_gmem0  | read      | 4096   | 512   | /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45:19 |
+--------------+-----------+--------+-------+----------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                   | Resolution | Location                                                       |
+--------------+----------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------+
| m_axi_gmem1  | out      | VITIS_LOOP_46_2 | Access store is in the conditional branch | 214-232    | /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46:26 |
| m_axi_gmem1  | out      | VITIS_LOOP_46_2 | Access store is in the conditional branch | 214-232    | /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46:26 |
+--------------+----------+-----------------+-------------------------------------------+------------+----------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2020.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+---------------+-------+--------+---------+
| Name                                              | DSP | Pragma | Variable      | Op    | Impl   | Latency |
+---------------------------------------------------+-----+--------+---------------+-------+--------+---------+
| + sobel                                           | 2   |        |               |       |        |         |
|  + sobel_Pipeline_1                               | 0   |        |               |       |        |         |
|    empty_46_fu_68_p2                              | -   |        | empty_46      | add   | fabric | 0       |
|  + sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 | 2   |        |               |       |        |         |
|    add_ln45_fu_371_p2                             | -   |        | add_ln45      | add   | fabric | 0       |
|    add_ln45_2_fu_810_p2                           | -   |        | add_ln45_2    | add   | fabric | 0       |
|    add_ln45_1_fu_869_p2                           | -   |        | add_ln45_1    | add   | fabric | 0       |
|    tmp_fu_589_p2                                  | -   |        | tmp           | sub   | fabric | 0       |
|    pix_h_sobel_3_fu_611_p2                        | -   |        | pix_h_sobel_3 | add   | fabric | 0       |
|    pix_h_sobel_4_fu_621_p2                        | -   |        | pix_h_sobel_4 | sub   | fabric | 0       |
|    pix_h_sobel_fu_631_p2                          | -   |        | pix_h_sobel   | add   | fabric | 0       |
|    pix_h_sobel_2_fu_728_p2                        | -   |        | pix_h_sobel_2 | sub   | fabric | 0       |
|    tmp16_fu_649_p2                                | -   |        | tmp16         | sub   | fabric | 0       |
|    pix_v_sobel_4_fu_667_p2                        | -   |        | pix_v_sobel_4 | sub   | fabric | 0       |
|    add_ln86_fu_677_p2                             | -   |        | add_ln86      | add   | fabric | 0       |
|    mac_muladd_11s_11s_22s_22_4_1_U6               | 1   |        | mul_ln90      | mul   | dsp48  | 3       |
|    mul_mul_11s_11s_22_4_1_U5                      | 1   |        | mul_ln90_1    | mul   | dsp48  | 3       |
|    mac_muladd_11s_11s_22s_22_4_1_U6               | 1   |        | add_ln90      | add   | dsp48  | 3       |
|    fsqrt_32ns_32ns_32_12_no_dsp_1_U3              | -   |        | dc            | fsqrt | fabric | 11      |
|    add_ln346_fu_951_p2                            | -   |        | add_ln346     | add   | fabric | 0       |
|    sub_ln1512_fu_965_p2                           | -   |        | sub_ln1512    | sub   | fabric | 0       |
|    result_V_2_fu_1048_p2                          | -   |        | result_V_2    | sub   | fabric | 0       |
|    add_ln124_fu_417_p2                            | -   |        | add_ln124     | add   | fabric | 0       |
|    add_ln46_fu_447_p2                             | -   |        | add_ln46      | add   | fabric | 0       |
+---------------------------------------------------+-----+--------+---------------+-------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + sobel      | 1    | 0    |        |          |         |      |         |
|   line_buf_U | 1    | -    |        | line_buf | ram_s2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+----------------------------------------------------+
| Type            | Options                                   | Location                                           |
+-----------------+-------------------------------------------+----------------------------------------------------+
| interface       | m_axi port=data offset=slave bundle=gmem0 | ../../../src/sobel.cpp:20 in sobel, data           |
| interface       | m_axi port=out offset=slave bundle=gmem1  | ../../../src/sobel.cpp:21 in sobel, out            |
| interface       | s_axilite port=data bundle=control        | ../../../src/sobel.cpp:22 in sobel, data           |
| interface       | s_axilite port=out bundle=control         | ../../../src/sobel.cpp:23 in sobel, out            |
| interface       | s_axilite port=return bundle=control      | ../../../src/sobel.cpp:24 in sobel, return         |
| array_reshape   | variable=line_buf complete dim=1          | ../../../src/sobel.cpp:29 in sobel, line_buf       |
| array_partition | variable=window_buf complete dim=0        | ../../../src/sobel.cpp:30 in sobel, window_buf     |
| array_partition | variable=H_SOBEL_KERNEL complete dim=0    | ../../../src/sobel.cpp:41 in sobel, H_SOBEL_KERNEL |
| array_partition | variable=V_SOBEL_KERNEL complete dim=0    | ../../../src/sobel.cpp:42 in sobel, V_SOBEL_KERNEL |
| pipeline        | II=1                                      | ../../../src/sobel.cpp:47 in sobel                 |
+-----------------+-------------------------------------------+----------------------------------------------------+


