Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/vofy/Xilinx/simulace/tb_cnt_isim_beh.exe" -prj "/home/vofy/Xilinx/simulace/tb_cnt_beh.prj" "work.tb_cnt" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/vofy/Xilinx/simulace/cnt.vhd" into library work
Parsing VHDL file "/home/vofy/Xilinx/simulace/tb_cnt.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84148 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cnt [cnt_default]
Compiling architecture behavior of entity tb_cnt
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/vofy/Xilinx/simulace/tb_cnt_isim_beh.exe
Fuse Memory Usage: 1705048 KB
Fuse CPU Usage: 890 ms
GCC CPU Usage: 90 ms
