OpenROAD v2.0-17013-gf7f634f88 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/vsdbabysoc/base/5_route_drc.rpt -output_maze ./results/sky130hd/vsdbabysoc/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net97 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net96 has 129 pins which may impact routing performance. Consider optimization.

Design:                   vsdbabysoc
Die area:                 ( 0 0 ) ( 1600000 1600000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     32443
Number of terminals:      7
Number of snets:          2
Number of nets:           8539

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 255.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 410659.
[INFO DRT-0033] mcon shape region query size = 196396.
[INFO DRT-0033] met1 shape region query size = 115882.
[INFO DRT-0033] via shape region query size = 120626.
[INFO DRT-0033] met2 shape region query size = 72449.
[INFO DRT-0033] via2 shape region query size = 96483.
[INFO DRT-0033] met3 shape region query size = 72398.
[INFO DRT-0033] via3 shape region query size = 96477.
[INFO DRT-0033] met4 shape region query size = 30851.
[INFO DRT-0033] via4 shape region query size = 6613.
[INFO DRT-0033] met5 shape region query size = 6728.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[INFO DRT-0076]   Complete 2000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] message limit reached, this message will no longer print
[INFO DRT-0078]   Complete 2036 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 253 unique inst patterns.
[INFO DRT-0084]   Complete 4049 groups.
#scanned instances     = 32443
#unique  instances     = 255
#stdCellGenAp          = 8203
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 5772
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27811
#instTermValidViaApCnt = 0
#macroGenAp            = 135468
#macroValidPlanarAp    = 127217
#macroValidViaAp       = 122991
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:39, elapsed time = 00:02:06, memory = 450.78 (MB), peak = 450.78 (MB)

[INFO DRT-0157] Number of guides:     65743

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 231 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 231 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23287.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 15894.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7384.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 919.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 272.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 5.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 462.53 (MB), peak = 462.53 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 30943 vertical wires in 5 frboxes and 16818 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 4091 vertical wires in 5 frboxes and 6501 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 764.69 (MB), peak = 764.69 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.69 (MB), peak = 764.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 907.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:31, memory = 1040.74 (MB).
    Completing 30% with 2101 violations.
    elapsed time = 00:00:38, memory = 969.02 (MB).
    Completing 40% with 2101 violations.
    elapsed time = 00:01:10, memory = 1232.60 (MB).
    Completing 50% with 2101 violations.
    elapsed time = 00:01:13, memory = 1234.10 (MB).
    Completing 60% with 4289 violations.
    elapsed time = 00:01:32, memory = 1220.14 (MB).
    Completing 70% with 4289 violations.
    elapsed time = 00:01:58, memory = 1389.61 (MB).
    Completing 80% with 6727 violations.
    elapsed time = 00:02:19, memory = 1229.14 (MB).
    Completing 90% with 6727 violations.
    elapsed time = 00:03:12, memory = 1498.82 (MB).
    Completing 100% with 9511 violations.
    elapsed time = 00:03:44, memory = 1296.29 (MB).
[INFO DRT-0199]   Number of violations = 10450.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0     21      0      0      0      0      0      0
Metal Spacing        0      0   1070      0    612     37      0      1
Min Hole             0      0      1      0      1      0      0      0
Recheck              4      0    621      0    279     32      2      1
Short                0      0   6030     14   1688     33      3      0
[INFO DRT-0267] cpu time = 00:36:59, elapsed time = 00:03:44, memory = 1538.16 (MB), peak = 1538.24 (MB)
Total wire length = 291761 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 123845 um.
Total wire length on LAYER met2 = 119166 um.
Total wire length on LAYER met3 = 35681 um.
Total wire length on LAYER met4 = 12770 um.
Total wire length on LAYER met5 = 298 um.
Total number of vias = 64715.
Up-via summary (total 64715):

------------------------
 FR_MASTERSLICE        0
            li1    28137
           met1    32160
           met2     3523
           met3      887
           met4        8
------------------------
                   64715


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10450 violations.
    elapsed time = 00:00:19, memory = 1615.95 (MB).
    Completing 20% with 10450 violations.
    elapsed time = 00:01:35, memory = 1648.51 (MB).
    Completing 30% with 9758 violations.
    elapsed time = 00:01:51, memory = 1531.73 (MB).
    Completing 40% with 9758 violations.
    elapsed time = 00:03:02, memory = 1730.28 (MB).
    Completing 50% with 9758 violations.
    elapsed time = 00:03:40, memory = 1609.57 (MB).
    Completing 60% with 8880 violations.
    elapsed time = 00:04:08, memory = 1724.82 (MB).
    Completing 70% with 8880 violations.
    elapsed time = 00:04:38, memory = 1755.10 (MB).
    Completing 80% with 8171 violations.
    elapsed time = 00:05:04, memory = 1672.11 (MB).
    Completing 90% with 8171 violations.
    elapsed time = 00:06:20, memory = 1762.59 (MB).
    Completing 100% with 7319 violations.
    elapsed time = 00:06:53, memory = 1679.89 (MB).
[INFO DRT-0199]   Number of violations = 7319.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         15      0      1      0      0      0
Metal Spacing        0    918      0    404     24      1
Min Hole             0      1      0      0      0      0
Short                0   5170      1    767     16      1
[INFO DRT-0267] cpu time = 01:04:11, elapsed time = 00:06:54, memory = 1682.89 (MB), peak = 1859.59 (MB)
Total wire length = 287991 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 121209 um.
Total wire length on LAYER met2 = 117179 um.
Total wire length on LAYER met3 = 36324 um.
Total wire length on LAYER met4 = 13017 um.
Total wire length on LAYER met5 = 261 um.
Total number of vias = 64250.
Up-via summary (total 64250):

------------------------
 FR_MASTERSLICE        0
            li1    28170
           met1    31529
           met2     3606
           met3      939
           met4        6
------------------------
                   64250


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7319 violations.
    elapsed time = 00:00:00, memory = 1686.39 (MB).
    Completing 20% with 7319 violations.
    elapsed time = 00:00:02, memory = 1884.64 (MB).
    Completing 30% with 7240 violations.
    elapsed time = 00:00:40, memory = 1693.33 (MB).
    Completing 40% with 7240 violations.
    elapsed time = 00:00:43, memory = 1863.96 (MB).
    Completing 50% with 7240 violations.
    elapsed time = 00:00:59, memory = 1705.89 (MB).
    Completing 60% with 7130 violations.
    elapsed time = 00:01:00, memory = 1705.89 (MB).
    Completing 70% with 7130 violations.
    elapsed time = 00:01:01, memory = 1925.89 (MB).
    Completing 80% with 6753 violations.
    elapsed time = 00:01:18, memory = 1705.98 (MB).
    Completing 90% with 6753 violations.
    elapsed time = 00:01:25, memory = 1900.73 (MB).
    Completing 100% with 6602 violations.
    elapsed time = 00:01:39, memory = 1722.86 (MB).
[INFO DRT-0199]   Number of violations = 6602.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         23      0      0      0      0
Metal Spacing        0    938    383     22      0
Short                0   4517    704     14      1
[INFO DRT-0267] cpu time = 00:10:44, elapsed time = 00:01:39, memory = 1715.51 (MB), peak = 1925.89 (MB)
Total wire length = 287030 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 120537 um.
Total wire length on LAYER met2 = 116815 um.
Total wire length on LAYER met3 = 36463 um.
Total wire length on LAYER met4 = 12950 um.
Total wire length on LAYER met5 = 264 um.
Total number of vias = 63916.
Up-via summary (total 63916):

------------------------
 FR_MASTERSLICE        0
            li1    28181
           met1    31269
           met2     3553
           met3      907
           met4        6
------------------------
                   63916


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6602 violations.
    elapsed time = 00:00:00, memory = 1715.51 (MB).
    Completing 20% with 6602 violations.
    elapsed time = 00:00:03, memory = 1966.76 (MB).
    Completing 30% with 5507 violations.
    elapsed time = 00:00:23, memory = 1724.27 (MB).
    Completing 40% with 5507 violations.
    elapsed time = 00:00:26, memory = 1946.64 (MB).
    Completing 50% with 5507 violations.
    elapsed time = 00:00:26, memory = 1946.64 (MB).
    Completing 60% with 4274 violations.
    elapsed time = 00:00:49, memory = 1724.13 (MB).
    Completing 70% with 4274 violations.
    elapsed time = 00:00:50, memory = 1948.88 (MB).
    Completing 80% with 2821 violations.
    elapsed time = 00:01:19, memory = 1724.96 (MB).
    Completing 90% with 2821 violations.
    elapsed time = 00:01:19, memory = 2009.96 (MB).
    Completing 100% with 1805 violations.
    elapsed time = 00:01:49, memory = 1725.24 (MB).
[INFO DRT-0199]   Number of violations = 1805.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          4      0      0      0
Metal Spacing        0    456     83      4
Min Hole             0      4      0      0
Short                0   1086    162      6
[INFO DRT-0267] cpu time = 00:09:06, elapsed time = 00:01:49, memory = 1725.24 (MB), peak = 2009.96 (MB)
Total wire length = 286001 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 108239 um.
Total wire length on LAYER met2 = 112842 um.
Total wire length on LAYER met3 = 47909 um.
Total wire length on LAYER met4 = 16746 um.
Total wire length on LAYER met5 = 263 um.
Total number of vias = 65644.
Up-via summary (total 65644):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30773
           met2     5371
           met3     1297
           met4        6
------------------------
                   65644


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1805 violations.
    elapsed time = 00:00:00, memory = 1725.24 (MB).
    Completing 20% with 1805 violations.
    elapsed time = 00:00:00, memory = 1725.24 (MB).
    Completing 30% with 1623 violations.
    elapsed time = 00:00:07, memory = 1725.31 (MB).
    Completing 40% with 1623 violations.
    elapsed time = 00:00:08, memory = 2041.94 (MB).
    Completing 50% with 1623 violations.
    elapsed time = 00:00:25, memory = 1725.42 (MB).
    Completing 60% with 1384 violations.
    elapsed time = 00:00:26, memory = 1725.42 (MB).
    Completing 70% with 1384 violations.
    elapsed time = 00:00:26, memory = 1725.42 (MB).
    Completing 80% with 1118 violations.
    elapsed time = 00:00:34, memory = 1725.14 (MB).
    Completing 90% with 1118 violations.
    elapsed time = 00:00:34, memory = 1725.14 (MB).
    Completing 100% with 690 violations.
    elapsed time = 00:00:47, memory = 1725.07 (MB).
[INFO DRT-0199]   Number of violations = 690.
Viol/Layer        met1   met2   met3
Metal Spacing      185     40     10
Short              358     92      5
[INFO DRT-0267] cpu time = 00:02:55, elapsed time = 00:00:47, memory = 1725.07 (MB), peak = 2041.94 (MB)
Total wire length = 285986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 107050 um.
Total wire length on LAYER met2 = 112440 um.
Total wire length on LAYER met3 = 48920 um.
Total wire length on LAYER met4 = 17311 um.
Total wire length on LAYER met5 = 263 um.
Total number of vias = 65776.
Up-via summary (total 65776):

------------------------
 FR_MASTERSLICE        0
            li1    28200
           met1    30714
           met2     5514
           met3     1342
           met4        6
------------------------
                   65776


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 690 violations.
    elapsed time = 00:00:00, memory = 1725.07 (MB).
    Completing 20% with 690 violations.
    elapsed time = 00:00:00, memory = 1725.07 (MB).
    Completing 30% with 641 violations.
    elapsed time = 00:00:02, memory = 1725.12 (MB).
    Completing 40% with 641 violations.
    elapsed time = 00:00:02, memory = 1725.12 (MB).
    Completing 50% with 641 violations.
    elapsed time = 00:00:28, memory = 1725.19 (MB).
    Completing 60% with 373 violations.
    elapsed time = 00:00:28, memory = 1725.19 (MB).
    Completing 70% with 373 violations.
    elapsed time = 00:00:28, memory = 1725.19 (MB).
    Completing 80% with 368 violations.
    elapsed time = 00:00:39, memory = 1725.19 (MB).
    Completing 90% with 368 violations.
    elapsed time = 00:00:39, memory = 1725.19 (MB).
    Completing 100% with 234 violations.
    elapsed time = 00:00:45, memory = 1725.09 (MB).
[INFO DRT-0199]   Number of violations = 234.
Viol/Layer        met1   met2   met3
Metal Spacing       57     16      4
Short              110     41      6
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:45, memory = 1725.09 (MB), peak = 2041.94 (MB)
Total wire length = 285983 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106800 um.
Total wire length on LAYER met2 = 112250 um.
Total wire length on LAYER met3 = 49134 um.
Total wire length on LAYER met4 = 17533 um.
Total wire length on LAYER met5 = 263 um.
Total number of vias = 65809.
Up-via summary (total 65809):

------------------------
 FR_MASTERSLICE        0
            li1    28200
           met1    30722
           met2     5520
           met3     1361
           met4        6
------------------------
                   65809


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 234 violations.
    elapsed time = 00:00:00, memory = 1726.59 (MB).
    Completing 20% with 234 violations.
    elapsed time = 00:00:00, memory = 1726.59 (MB).
    Completing 30% with 228 violations.
    elapsed time = 00:00:04, memory = 1726.53 (MB).
    Completing 40% with 228 violations.
    elapsed time = 00:00:04, memory = 1726.53 (MB).
    Completing 50% with 228 violations.
    elapsed time = 00:00:18, memory = 1726.62 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:18, memory = 1726.62 (MB).
    Completing 70% with 168 violations.
    elapsed time = 00:00:18, memory = 1726.62 (MB).
    Completing 80% with 158 violations.
    elapsed time = 00:00:32, memory = 1726.57 (MB).
    Completing 90% with 158 violations.
    elapsed time = 00:00:32, memory = 1726.57 (MB).
    Completing 100% with 150 violations.
    elapsed time = 00:00:38, memory = 1726.55 (MB).
[INFO DRT-0199]   Number of violations = 150.
Viol/Layer        met1   met2   met3
Metal Spacing       38      3      1
Short               74     31      3
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:38, memory = 1726.55 (MB), peak = 2041.94 (MB)
Total wire length = 285910 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106815 um.
Total wire length on LAYER met2 = 112232 um.
Total wire length on LAYER met3 = 49121 um.
Total wire length on LAYER met4 = 17504 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65810.
Up-via summary (total 65810):

------------------------
 FR_MASTERSLICE        0
            li1    28201
           met1    30725
           met2     5516
           met3     1364
           met4        4
------------------------
                   65810


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 150 violations.
    elapsed time = 00:00:00, memory = 1726.55 (MB).
    Completing 20% with 150 violations.
    elapsed time = 00:00:00, memory = 1726.55 (MB).
    Completing 30% with 142 violations.
    elapsed time = 00:00:02, memory = 1726.68 (MB).
    Completing 40% with 142 violations.
    elapsed time = 00:00:02, memory = 1726.68 (MB).
    Completing 50% with 142 violations.
    elapsed time = 00:00:18, memory = 1726.68 (MB).
    Completing 60% with 142 violations.
    elapsed time = 00:00:18, memory = 1726.68 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:18, memory = 1726.68 (MB).
    Completing 80% with 103 violations.
    elapsed time = 00:00:19, memory = 1726.70 (MB).
    Completing 90% with 103 violations.
    elapsed time = 00:00:19, memory = 1726.70 (MB).
    Completing 100% with 97 violations.
    elapsed time = 00:00:20, memory = 1726.70 (MB).
[INFO DRT-0199]   Number of violations = 97.
Viol/Layer        met1   met2   met3
Metal Spacing       23      0      1
Short               51     19      3
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:21, memory = 1726.70 (MB), peak = 2041.94 (MB)
Total wire length = 285876 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106819 um.
Total wire length on LAYER met2 = 112196 um.
Total wire length on LAYER met3 = 49108 um.
Total wire length on LAYER met4 = 17515 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65791.
Up-via summary (total 65791):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30715
           met2     5510
           met3     1363
           met4        4
------------------------
                   65791


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 97 violations.
    elapsed time = 00:00:00, memory = 1726.70 (MB).
    Completing 20% with 97 violations.
    elapsed time = 00:00:00, memory = 1726.70 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:03, memory = 1726.70 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:03, memory = 1726.70 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:16, memory = 1726.78 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer        met1   met2   met3
Metal Spacing        9      0      1
Short               36     19      3
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:16, memory = 1726.78 (MB), peak = 2041.94 (MB)
Total wire length = 285873 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106830 um.
Total wire length on LAYER met2 = 112194 um.
Total wire length on LAYER met3 = 49096 um.
Total wire length on LAYER met4 = 17515 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65793.
Up-via summary (total 65793):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30719
           met2     5508
           met3     1363
           met4        4
------------------------
                   65793


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 1726.78 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 1726.78 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:09, memory = 1727.78 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:09, memory = 1727.78 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:15, memory = 1727.69 (MB).
    Completing 60% with 68 violations.
    elapsed time = 00:00:15, memory = 1727.69 (MB).
    Completing 70% with 68 violations.
    elapsed time = 00:00:15, memory = 1727.69 (MB).
    Completing 80% with 68 violations.
    elapsed time = 00:00:15, memory = 1727.69 (MB).
    Completing 90% with 68 violations.
    elapsed time = 00:00:15, memory = 1727.69 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:24, memory = 1727.77 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met1   met2   met3
Metal Spacing        5      1      1
Short               37     19      3
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:24, memory = 1727.77 (MB), peak = 2041.94 (MB)
Total wire length = 285884 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106821 um.
Total wire length on LAYER met2 = 112186 um.
Total wire length on LAYER met3 = 49102 um.
Total wire length on LAYER met4 = 17537 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65796.
Up-via summary (total 65796):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30718
           met2     5510
           met3     1365
           met4        4
------------------------
                   65796


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 1727.77 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 1727.77 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:00, memory = 1727.82 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:00, memory = 1727.82 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:00, memory = 1727.82 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:00, memory = 1727.82 (MB).
    Completing 70% with 62 violations.
    elapsed time = 00:00:00, memory = 1727.82 (MB).
    Completing 80% with 60 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:04, memory = 1727.81 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1   met2   met3
Metal Spacing        5      0      1
Short               24     19      3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 1727.81 (MB), peak = 2041.94 (MB)
Total wire length = 285916 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106792 um.
Total wire length on LAYER met2 = 112211 um.
Total wire length on LAYER met3 = 49133 um.
Total wire length on LAYER met4 = 17542 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65806.
Up-via summary (total 65806):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30722
           met2     5516
           met3     1365
           met4        4
------------------------
                   65806


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 1727.81 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:09, memory = 1727.75 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:09, memory = 1727.75 (MB).
    Completing 70% with 52 violations.
    elapsed time = 00:00:09, memory = 1727.75 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:09, memory = 1727.75 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:09, memory = 1727.75 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:10, memory = 1727.75 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      1
Short               14     19      3
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 1727.75 (MB), peak = 2041.94 (MB)
Total wire length = 285914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106788 um.
Total wire length on LAYER met2 = 112214 um.
Total wire length on LAYER met3 = 49132 um.
Total wire length on LAYER met4 = 17542 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65808.
Up-via summary (total 65808):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30724
           met2     5516
           met3     1365
           met4        4
------------------------
                   65808


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:24, memory = 1727.75 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      1
Short               14     19      3
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:24, memory = 1727.75 (MB), peak = 2041.94 (MB)
Total wire length = 285914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106788 um.
Total wire length on LAYER met2 = 112214 um.
Total wire length on LAYER met3 = 49132 um.
Total wire length on LAYER met4 = 17542 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65808.
Up-via summary (total 65808):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30724
           met2     5516
           met3     1365
           met4        4
------------------------
                   65808


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 1727.75 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:14, memory = 1727.73 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2
Metal Spacing       13      2
Short               20      3
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1727.73 (MB), peak = 2041.94 (MB)
Total wire length = 285937 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106781 um.
Total wire length on LAYER met2 = 112217 um.
Total wire length on LAYER met3 = 49121 um.
Total wire length on LAYER met4 = 17581 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65822.
Up-via summary (total 65822):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30726
           met2     5522
           met3     1371
           met4        4
------------------------
                   65822


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 1727.73 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 1727.73 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 1727.73 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 1727.73 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:05, memory = 1727.63 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:05, memory = 1727.63 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:05, memory = 1727.63 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:05, memory = 1727.63 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:05, memory = 1727.63 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:06, memory = 1727.66 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1   met2
Metal Spacing        7     10
Short                6     12
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1727.66 (MB), peak = 2041.94 (MB)
Total wire length = 285956 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106784 um.
Total wire length on LAYER met2 = 112192 um.
Total wire length on LAYER met3 = 49124 um.
Total wire length on LAYER met4 = 17618 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65822.
Up-via summary (total 65822):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30723
           met2     5520
           met3     1376
           met4        4
------------------------
                   65822


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing        8
Short               15
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1727.66 (MB), peak = 2041.94 (MB)
Total wire length = 285944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106808 um.
Total wire length on LAYER met2 = 112198 um.
Total wire length on LAYER met3 = 49094 um.
Total wire length on LAYER met4 = 17605 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65816.
Up-via summary (total 65816):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30724
           met2     5517
           met3     1372
           met4        4
------------------------
                   65816


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:05, memory = 1727.66 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing        8
Short               15
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1727.66 (MB), peak = 2041.94 (MB)
Total wire length = 285944 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106808 um.
Total wire length on LAYER met2 = 112198 um.
Total wire length on LAYER met3 = 49094 um.
Total wire length on LAYER met4 = 17605 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65816.
Up-via summary (total 65816):

------------------------
 FR_MASTERSLICE        0
            li1    28199
           met1    30724
           met2     5517
           met3     1372
           met4        4
------------------------
                   65816


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
    Completing 60% with 114 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
    Completing 70% with 114 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
    Completing 100% with 131 violations.
    elapsed time = 00:00:21, memory = 1727.64 (MB).
[INFO DRT-0199]   Number of violations = 131.
Viol/Layer        met1   met2
Metal Spacing       45     12
Short               46     28
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:21, memory = 1727.64 (MB), peak = 2041.94 (MB)
Total wire length = 285747 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106572 um.
Total wire length on LAYER met2 = 112029 um.
Total wire length on LAYER met3 = 49242 um.
Total wire length on LAYER met4 = 17666 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65805.
Up-via summary (total 65805):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30726
           met2     5517
           met3     1361
           met4        4
------------------------
                   65805


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 131 violations.
    elapsed time = 00:00:00, memory = 1727.64 (MB).
    Completing 20% with 131 violations.
    elapsed time = 00:00:00, memory = 1727.64 (MB).
    Completing 30% with 125 violations.
    elapsed time = 00:00:00, memory = 1727.64 (MB).
    Completing 40% with 125 violations.
    elapsed time = 00:00:00, memory = 1727.64 (MB).
    Completing 50% with 125 violations.
    elapsed time = 00:00:00, memory = 1727.64 (MB).
    Completing 60% with 88 violations.
    elapsed time = 00:00:02, memory = 1727.64 (MB).
    Completing 70% with 88 violations.
    elapsed time = 00:00:02, memory = 1727.64 (MB).
    Completing 80% with 85 violations.
    elapsed time = 00:00:03, memory = 1727.66 (MB).
    Completing 90% with 85 violations.
    elapsed time = 00:00:03, memory = 1727.66 (MB).
    Completing 100% with 58 violations.
    elapsed time = 00:00:13, memory = 1727.66 (MB).
[INFO DRT-0199]   Number of violations = 58.
Viol/Layer        met1   met2
Metal Spacing       14      5
Short               30      9
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:13, memory = 1727.66 (MB), peak = 2041.94 (MB)
Total wire length = 285758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106528 um.
Total wire length on LAYER met2 = 112018 um.
Total wire length on LAYER met3 = 49287 um.
Total wire length on LAYER met4 = 17686 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65817.
Up-via summary (total 65817):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30729
           met2     5521
           met3     1366
           met4        4
------------------------
                   65817


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 58 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 20% with 58 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 30% with 58 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 40% with 58 violations.
    elapsed time = 00:00:00, memory = 1727.66 (MB).
    Completing 50% with 58 violations.
    elapsed time = 00:00:05, memory = 1727.65 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:05, memory = 1727.65 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:05, memory = 1727.65 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:05, memory = 1727.65 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:05, memory = 1727.65 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:06, memory = 1727.65 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing        9      1
Short                5      3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1727.65 (MB), peak = 2041.94 (MB)
Total wire length = 285783 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106541 um.
Total wire length on LAYER met2 = 112005 um.
Total wire length on LAYER met3 = 49289 um.
Total wire length on LAYER met4 = 17709 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65835.
Up-via summary (total 65835):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30741
           met2     5521
           met3     1372
           met4        4
------------------------
                   65835


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1727.65 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1727.65 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1727.65 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1727.65 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1727.65 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1727.65 (MB), peak = 2041.94 (MB)
Total wire length = 285787 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106537 um.
Total wire length on LAYER met2 = 112003 um.
Total wire length on LAYER met3 = 49294 um.
Total wire length on LAYER met4 = 17715 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65842.
Up-via summary (total 65842):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30745
           met2     5521
           met3     1375
           met4        4
------------------------
                   65842


[INFO DRT-0198] Complete detail routing.
Total wire length = 285787 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106537 um.
Total wire length on LAYER met2 = 112003 um.
Total wire length on LAYER met3 = 49294 um.
Total wire length on LAYER met4 = 17715 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65842.
Up-via summary (total 65842):

------------------------
 FR_MASTERSLICE        0
            li1    28197
           met1    30745
           met2     5521
           met3     1375
           met4        4
------------------------
                   65842


[INFO DRT-0267] cpu time = 02:09:41, elapsed time = 00:19:17, memory = 1727.65 (MB), peak = 2041.94 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 7 antenna violations.
[INFO GRT-0015] Inserted 17 diodes.
[WARNING DRT-0120] Large net net97 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net96 has 129 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2036 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 253 unique inst patterns.
[INFO DRT-0084]   Complete 4052 groups.
#scanned instances     = 32460
#unique  instances     = 255
#stdCellGenAp          = 8203
#stdCellValidPlanarAp  = 72
#stdCellValidViaAp     = 5772
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 27811
#instTermValidViaApCnt = 0
#macroGenAp            = 135468
#macroValidPlanarAp    = 127217
#macroValidViaAp       = 122991
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:39, elapsed time = 00:02:09, memory = 1674.89 (MB), peak = 2041.94 (MB)

[INFO DRT-0157] Number of guides:     69184

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 231 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 231 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 23292.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 15880.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7329.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 854.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 245.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.89 (MB), peak = 2041.94 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 30866 vertical wires in 5 frboxes and 16738 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 4128 vertical wires in 5 frboxes and 6589 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1623.62 (MB), peak = 2041.94 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1623.62 (MB), peak = 2041.94 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 1718.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:13, memory = 1702.54 (MB).
    Completing 30% with 163 violations.
    elapsed time = 00:00:20, memory = 1702.54 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:31, memory = 1786.91 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:34, memory = 1786.91 (MB).
    Completing 60% with 381 violations.
    elapsed time = 00:00:45, memory = 1831.12 (MB).
    Completing 70% with 381 violations.
    elapsed time = 00:00:59, memory = 1917.38 (MB).
    Completing 80% with 573 violations.
    elapsed time = 00:01:02, memory = 1835.68 (MB).
    Completing 90% with 573 violations.
    elapsed time = 00:01:19, memory = 1931.33 (MB).
    Completing 100% with 778 violations.
    elapsed time = 00:01:31, memory = 1847.54 (MB).
[INFO DRT-0199]   Number of violations = 808.
Viol/Layer        met1    via   met2   met3
Metal Spacing       38      0     64      5
Recheck             10      0     19      1
Short              403      1    248     19
[INFO DRT-0267] cpu time = 00:14:30, elapsed time = 00:01:31, memory = 2090.29 (MB), peak = 2090.29 (MB)
Total wire length = 285678 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 107916 um.
Total wire length on LAYER met2 = 112660 um.
Total wire length on LAYER met3 = 47959 um.
Total wire length on LAYER met4 = 16906 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65926.
Up-via summary (total 65926):

------------------------
 FR_MASTERSLICE        0
            li1    28218
           met1    30938
           met2     5440
           met3     1326
           met4        4
------------------------
                   65926


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 808 violations.
    elapsed time = 00:00:02, memory = 2090.76 (MB).
    Completing 20% with 808 violations.
    elapsed time = 00:00:15, memory = 2169.38 (MB).
    Completing 30% with 734 violations.
    elapsed time = 00:00:24, memory = 2127.74 (MB).
    Completing 40% with 734 violations.
    elapsed time = 00:00:43, memory = 2187.97 (MB).
    Completing 50% with 734 violations.
    elapsed time = 00:00:54, memory = 2145.22 (MB).
    Completing 60% with 646 violations.
    elapsed time = 00:00:59, memory = 2145.21 (MB).
    Completing 70% with 646 violations.
    elapsed time = 00:01:10, memory = 2273.00 (MB).
    Completing 80% with 564 violations.
    elapsed time = 00:01:14, memory = 2208.46 (MB).
    Completing 90% with 564 violations.
    elapsed time = 00:01:33, memory = 2208.56 (MB).
    Completing 100% with 456 violations.
    elapsed time = 00:01:42, memory = 2208.56 (MB).
[INFO DRT-0199]   Number of violations = 456.
Viol/Layer        met1    via   met2   met3
Metal Spacing       29      0     43      8
Short              218      1    152      5
[INFO DRT-0267] cpu time = 00:16:23, elapsed time = 00:01:42, memory = 2211.43 (MB), peak = 2292.31 (MB)
Total wire length = 285608 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 107680 um.
Total wire length on LAYER met2 = 112614 um.
Total wire length on LAYER met3 = 48180 um.
Total wire length on LAYER met4 = 16896 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65905.
Up-via summary (total 65905):

------------------------
 FR_MASTERSLICE        0
            li1    28218
           met1    30898
           met2     5461
           met3     1324
           met4        4
------------------------
                   65905


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 456 violations.
    elapsed time = 00:00:00, memory = 2211.43 (MB).
    Completing 20% with 456 violations.
    elapsed time = 00:00:00, memory = 2211.43 (MB).
    Completing 30% with 422 violations.
    elapsed time = 00:00:05, memory = 2211.82 (MB).
    Completing 40% with 422 violations.
    elapsed time = 00:00:05, memory = 2211.82 (MB).
    Completing 50% with 422 violations.
    elapsed time = 00:00:08, memory = 2223.06 (MB).
    Completing 60% with 383 violations.
    elapsed time = 00:00:08, memory = 2223.06 (MB).
    Completing 70% with 383 violations.
    elapsed time = 00:00:08, memory = 2223.06 (MB).
    Completing 80% with 375 violations.
    elapsed time = 00:00:10, memory = 2223.11 (MB).
    Completing 90% with 375 violations.
    elapsed time = 00:00:10, memory = 2223.11 (MB).
    Completing 100% with 360 violations.
    elapsed time = 00:00:12, memory = 2223.11 (MB).
[INFO DRT-0199]   Number of violations = 360.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       26     36      8      0
Short              185     95      6      4
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:13, memory = 2223.11 (MB), peak = 2366.07 (MB)
Total wire length = 285554 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 107540 um.
Total wire length on LAYER met2 = 112501 um.
Total wire length on LAYER met3 = 48271 um.
Total wire length on LAYER met4 = 17004 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65899.
Up-via summary (total 65899):

------------------------
 FR_MASTERSLICE        0
            li1    28218
           met1    30887
           met2     5460
           met3     1330
           met4        4
------------------------
                   65899


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 360 violations.
    elapsed time = 00:00:00, memory = 2223.11 (MB).
    Completing 20% with 360 violations.
    elapsed time = 00:00:00, memory = 2223.11 (MB).
    Completing 30% with 320 violations.
    elapsed time = 00:00:04, memory = 2222.97 (MB).
    Completing 40% with 320 violations.
    elapsed time = 00:00:04, memory = 2222.97 (MB).
    Completing 50% with 320 violations.
    elapsed time = 00:00:04, memory = 2222.97 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:11, memory = 2228.45 (MB).
    Completing 70% with 242 violations.
    elapsed time = 00:00:11, memory = 2228.45 (MB).
    Completing 80% with 188 violations.
    elapsed time = 00:00:17, memory = 2229.27 (MB).
    Completing 90% with 188 violations.
    elapsed time = 00:00:17, memory = 2229.27 (MB).
    Completing 100% with 153 violations.
    elapsed time = 00:00:27, memory = 2234.59 (MB).
[INFO DRT-0199]   Number of violations = 153.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        6     24      8      0
Short               67     38      6      4
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:27, memory = 2234.59 (MB), peak = 2394.82 (MB)
Total wire length = 285599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 107072 um.
Total wire length on LAYER met2 = 112512 um.
Total wire length on LAYER met3 = 48745 um.
Total wire length on LAYER met4 = 17033 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65962.
Up-via summary (total 65962):

------------------------
 FR_MASTERSLICE        0
            li1    28218
           met1    30878
           met2     5528
           met3     1334
           met4        4
------------------------
                   65962


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 153 violations.
    elapsed time = 00:00:00, memory = 2234.59 (MB).
    Completing 20% with 153 violations.
    elapsed time = 00:00:00, memory = 2234.59 (MB).
    Completing 30% with 147 violations.
    elapsed time = 00:00:00, memory = 2234.59 (MB).
    Completing 40% with 147 violations.
    elapsed time = 00:00:00, memory = 2234.59 (MB).
    Completing 50% with 147 violations.
    elapsed time = 00:00:06, memory = 2234.60 (MB).
    Completing 60% with 106 violations.
    elapsed time = 00:00:06, memory = 2234.60 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:06, memory = 2234.60 (MB).
    Completing 80% with 77 violations.
    elapsed time = 00:00:11, memory = 2234.74 (MB).
    Completing 90% with 77 violations.
    elapsed time = 00:00:11, memory = 2234.74 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:17, memory = 2234.64 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met1   met2
Metal Spacing        3      5
Short               20     19
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:18, memory = 2234.64 (MB), peak = 2394.82 (MB)
Total wire length = 285541 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106871 um.
Total wire length on LAYER met2 = 112343 um.
Total wire length on LAYER met3 = 48869 um.
Total wire length on LAYER met4 = 17221 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65987.
Up-via summary (total 65987):

------------------------
 FR_MASTERSLICE        0
            li1    28218
           met1    30858
           met2     5561
           met3     1346
           met4        4
------------------------
                   65987


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 2234.64 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 2234.64 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 2234.64 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 2234.64 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:17, memory = 2234.61 (MB).
    Completing 60% with 47 violations.
    elapsed time = 00:00:17, memory = 2234.61 (MB).
    Completing 70% with 47 violations.
    elapsed time = 00:00:17, memory = 2234.61 (MB).
    Completing 80% with 38 violations.
    elapsed time = 00:00:19, memory = 2234.61 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:19, memory = 2234.61 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:24, memory = 2234.63 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2
Metal Spacing        4      3
Short               15     16
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:24, memory = 2234.63 (MB), peak = 2394.82 (MB)
Total wire length = 285581 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106840 um.
Total wire length on LAYER met2 = 112321 um.
Total wire length on LAYER met3 = 48919 um.
Total wire length on LAYER met4 = 17263 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65994.
Up-via summary (total 65994):

------------------------
 FR_MASTERSLICE        0
            li1    28216
           met1    30853
           met2     5571
           met3     1350
           met4        4
------------------------
                   65994


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 2234.63 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 2234.63 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 2234.63 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:00, memory = 2234.63 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:18, memory = 2237.29 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:18, memory = 2237.29 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:18, memory = 2237.29 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:19, memory = 2237.27 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:19, memory = 2237.27 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:28, memory = 2237.38 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer        met1   met2
Metal Spacing        6      1
Short               28      0
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:28, memory = 2237.38 (MB), peak = 2394.82 (MB)
Total wire length = 285609 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106811 um.
Total wire length on LAYER met2 = 112294 um.
Total wire length on LAYER met3 = 48978 um.
Total wire length on LAYER met4 = 17288 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65995.
Up-via summary (total 65995):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30841
           met2     5579
           met3     1354
           met4        4
------------------------
                   65995


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 2237.38 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 2237.38 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 2237.38 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 2237.38 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:10, memory = 2237.29 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:10, memory = 2237.29 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:11, memory = 2237.29 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               13      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 2237.29 (MB), peak = 2394.82 (MB)
Total wire length = 285611 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106836 um.
Total wire length on LAYER met2 = 112308 um.
Total wire length on LAYER met3 = 48963 um.
Total wire length on LAYER met4 = 17267 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65992.
Up-via summary (total 65992):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30845
           met2     5576
           met3     1350
           met4        4
------------------------
                   65992


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               13      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:13, memory = 2237.29 (MB), peak = 2394.82 (MB)
Total wire length = 285611 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106836 um.
Total wire length on LAYER met2 = 112308 um.
Total wire length on LAYER met3 = 48963 um.
Total wire length on LAYER met4 = 17267 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65992.
Up-via summary (total 65992):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30845
           met2     5576
           met3     1350
           met4        4
------------------------
                   65992


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:05, memory = 2237.29 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:05, memory = 2237.29 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:09, memory = 2237.29 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:13, memory = 2237.29 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:16, memory = 2237.29 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               13      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:16, memory = 2237.29 (MB), peak = 2394.82 (MB)
Total wire length = 285611 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106836 um.
Total wire length on LAYER met2 = 112308 um.
Total wire length on LAYER met3 = 48963 um.
Total wire length on LAYER met4 = 17267 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65992.
Up-via summary (total 65992):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30845
           met2     5576
           met3     1350
           met4        4
------------------------
                   65992


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 2237.29 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:11, memory = 2240.48 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               13      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2240.48 (MB), peak = 2394.82 (MB)
Total wire length = 285611 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106836 um.
Total wire length on LAYER met2 = 112308 um.
Total wire length on LAYER met3 = 48963 um.
Total wire length on LAYER met4 = 17267 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65992.
Up-via summary (total 65992):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30845
           met2     5576
           met3     1350
           met4        4
------------------------
                   65992


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:03, memory = 2240.48 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:06, memory = 2240.48 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        1
Short                8
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 2240.48 (MB), peak = 2394.82 (MB)
Total wire length = 285631 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106815 um.
Total wire length on LAYER met2 = 112305 um.
Total wire length on LAYER met3 = 48981 um.
Total wire length on LAYER met4 = 17292 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65992.
Up-via summary (total 65992):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30832
           met2     5582
           met3     1357
           met4        4
------------------------
                   65992


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 2240.48 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 2240.51 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met2
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2240.51 (MB), peak = 2394.82 (MB)
Total wire length = 285619 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106774 um.
Total wire length on LAYER met2 = 112283 um.
Total wire length on LAYER met3 = 49005 um.
Total wire length on LAYER met4 = 17318 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 65996.
Up-via summary (total 65996):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30827
           met2     5587
           met3     1361
           met4        4
------------------------
                   65996


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2240.51 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2240.51 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 2240.51 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 2240.51 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:03, memory = 2240.57 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2240.57 (MB), peak = 2394.82 (MB)
Total wire length = 285690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106773 um.
Total wire length on LAYER met2 = 112294 um.
Total wire length on LAYER met3 = 49020 um.
Total wire length on LAYER met4 = 17365 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 66004.
Up-via summary (total 66004):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30832
           met2     5585
           met3     1366
           met4        4
------------------------
                   66004


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2240.57 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2240.57 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2240.57 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2240.57 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2240.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2240.58 (MB), peak = 2394.82 (MB)
Total wire length = 285688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106771 um.
Total wire length on LAYER met2 = 112294 um.
Total wire length on LAYER met3 = 49020 um.
Total wire length on LAYER met4 = 17365 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 66002.
Up-via summary (total 66002):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30830
           met2     5585
           met3     1366
           met4        4
------------------------
                   66002


[INFO DRT-0198] Complete detail routing.
Total wire length = 285688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 106771 um.
Total wire length on LAYER met2 = 112294 um.
Total wire length on LAYER met3 = 49020 um.
Total wire length on LAYER met4 = 17365 um.
Total wire length on LAYER met5 = 236 um.
Total number of vias = 66002.
Up-via summary (total 66002):

------------------------
 FR_MASTERSLICE        0
            li1    28217
           met1    30830
           met2     5585
           met3     1366
           met4        4
------------------------
                   66002


[INFO DRT-0267] cpu time = 00:35:25, elapsed time = 00:06:10, memory = 2240.58 (MB), peak = 2394.82 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 29:55.18[h:]min:sec. CPU time: user 10512.79 sys 8.52 (586%). Peak memory: 2452296KB.
