** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=24e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=11e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=10e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=11e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=9e-6 W=27e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=9e-6 W=517e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=18e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=9e-6 W=26e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=18e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=21e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=8e-6 W=36e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=125e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=79e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=28e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=79e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=10e-6 W=10e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 1.41101 mW
** Area: 8528 (mu_m)^2
** Transit frequency: 3.92001 MHz
** Transit frequency with error factor: 3.91688 MHz
** Slew rate: 3.70598 V/mu_s
** Phase margin: 55.577Â°
** CMRR: 99 dB
** negPSRR: 100 dB
** posPSRR: 96 dB
** VoutMax: 4.38001 V
** VoutMin: 0.210001 V
** VcmMax: 4.91001 V
** VcmMin: 1.32001 V


** Expected Currents: 
** NormalTransistorNmos: 10.6781 muA
** NormalTransistorNmos: 11.2801 muA
** NormalTransistorPmos: -27.6329 muA
** NormalTransistorPmos: -4.31299 muA
** NormalTransistorPmos: -4.31399 muA
** NormalTransistorPmos: -4.31299 muA
** NormalTransistorPmos: -4.31399 muA
** NormalTransistorNmos: 8.62401 muA
** NormalTransistorNmos: 8.62501 muA
** NormalTransistorNmos: 4.31201 muA
** NormalTransistorNmos: 4.31201 muA
** NormalTransistorNmos: 214.042 muA
** NormalTransistorPmos: -214.041 muA
** DiodeTransistorNmos: 27.6321 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -10.6789 muA
** DiodeTransistorPmos: -11.2809 muA


** Expected Voltages: 
** ibias: 0.615001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.82001  V
** outVoltageBiasXXnXX1: 0.890001  V
** outVoltageBiasXXpXX0: 4.03101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.94301  V
** innerStageBias: 0.334001  V
** innerTransistorStack1Load1: 4.41501  V
** innerTransistorStack2Load1: 4.41501  V
** sourceTransconductance: 1.94401  V


.END