// Seed: 3246567054
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input reg id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input reg id_15,
    output id_16,
    output logic id_17,
    input logic id_18,
    output id_19
);
  always @(posedge 1) begin
    if (id_3) id_8 <= 1'b0;
    else if (id_0 && id_0 - 1) id_1 <= id_15;
    else if (1 - 1) id_11 <= id_10;
  end
endmodule
