Partition Merge report for Fpga
Mon Nov 09 17:32:57 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Resource Usage Summary
  6. Partition Merge RAM Summary
  7. Partition Merge DSP Block Usage Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+--------------------------------+--------------------------------------------------+
; Partition Merge Status         ; Successful - Mon Nov 09 17:32:57 2015            ;
; Quartus II 64-Bit Version      ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                  ; Fpga                                             ;
; Top-level Entity Name          ; Fpga                                             ;
; Family                         ; Arria GX                                         ;
; Logic utilization              ; N/A                                              ;
;     Combinational ALUTs        ; 19,242                                           ;
;     Dedicated logic registers  ; 14,555                                           ;
; Total registers                ; 14587                                            ;
; Total pins                     ; 286                                              ;
; Total virtual pins             ; 0                                                ;
; Total block memory bits        ; 1,268,864                                        ;
; DSP block 9-bit elements       ; 256                                              ;
; Total GXB Receiver Channels    ; 1                                                ;
; Total GXB Transmitter Channels ; 1                                                ;
; Total PLLs                     ; 2                                                ;
; Total DLLs                     ; 0                                                ;
+--------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; AdcDeser:AdcDeser0             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser0             ;
; AdcDeser:AdcDeser1             ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; AdcDeser:AdcDeser1             ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                      ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; Statistic                             ; Top    ; AdcDeser:AdcDeser0 ; AdcDeser:AdcDeser1 ; hard_block:auto_generated_inst ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
; PLL                                   ; 0      ; 0                  ; 0                  ; 2                              ;
; GXB Receiver channel                  ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter channel               ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Central Control Unit              ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Transmitter PLL                   ; 0      ; 0                  ; 0                  ; 1                              ;
; GXB Calibration block                 ; 0      ; 0                  ; 0                  ; 1                              ;
;                                       ;        ;                    ;                    ;                                ;
; Virtual pins                          ; 0      ; 0                  ; 0                  ; 0                              ;
; I/O pins                              ; 270    ; 8                  ; 8                  ; 0                              ;
; DSP block 9-bit elements              ; 256    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Connections                           ;        ;                    ;                    ;                                ;
;     -- Input Connections              ; 7490   ; 300                ; 300                ; 7                              ;
;     -- Registered Input Connections   ; 5976   ; 299                ; 299                ; 0                              ;
;     -- Output Connections             ; 607    ; 288                ; 288                ; 6914                           ;
;     -- Registered Output Connections  ; 0      ; 288                ; 288                ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Internal Connections                  ;        ;                    ;                    ;                                ;
;     -- Total Connections              ; 149924 ; 974                ; 974                ; 7011                           ;
;     -- Registered Connections         ; 65848  ; 972                ; 972                ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; External Connections                  ;        ;                    ;                    ;                                ;
;     -- Top                            ; 0      ; 588                ; 588                ; 6921                           ;
;     -- AdcDeser:AdcDeser0             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- AdcDeser:AdcDeser1             ; 588    ; 0                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst ; 6921   ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Partition Interface                   ;        ;                    ;                    ;                                ;
;     -- Input Ports                    ; 75     ; 10                 ; 10                 ; 7                              ;
;     -- Output Ports                   ; 86     ; 96                 ; 96                 ; 7                              ;
;     -- Bidir Ports                    ; 125    ; 0                  ; 0                  ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Registered Ports                      ;        ;                    ;                    ;                                ;
;     -- Registered Input Ports         ; 0      ; 2                  ; 2                  ; 0                              ;
;     -- Registered Output Ports        ; 0      ; 96                 ; 96                 ; 0                              ;
;                                       ;        ;                    ;                    ;                                ;
; Port Connectivity                     ;        ;                    ;                    ;                                ;
;     -- Input Ports driven by GND      ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by GND     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC      ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports with no Source    ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout     ; 0      ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout    ; 0      ; 0                  ; 0                  ; 0                              ;
+---------------------------------------+--------+--------------------+--------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                ;
+----------------------------------------------+--------------------------------------------------------+
; Resource                                     ; Usage                                                  ;
+----------------------------------------------+--------------------------------------------------------+
; Estimated ALUTs Used                         ; 19242                                                  ;
; Dedicated logic registers                    ; 14555                                                  ;
;                                              ;                                                        ;
; Estimated ALUTs Unavailable                  ; 56                                                     ;
;                                              ;                                                        ;
; Total combinational functions                ; 19242                                                  ;
; Combinational ALUT usage by number of inputs ;                                                        ;
;     -- 7 input functions                     ; 56                                                     ;
;     -- 6 input functions                     ; 2570                                                   ;
;     -- 5 input functions                     ; 1968                                                   ;
;     -- 4 input functions                     ; 2972                                                   ;
;     -- <=3 input functions                   ; 11676                                                  ;
;                                              ;                                                        ;
; Combinational ALUTs by mode                  ;                                                        ;
;     -- normal mode                           ; 12057                                                  ;
;     -- extended LUT mode                     ; 56                                                     ;
;     -- arithmetic mode                       ; 6537                                                   ;
;     -- shared arithmetic mode                ; 592                                                    ;
;                                              ;                                                        ;
; Estimated ALUT/register pairs used           ; 23635                                                  ;
;                                              ;                                                        ;
; Total registers                              ; 14587                                                  ;
;     -- Dedicated logic registers             ; 14555                                                  ;
;     -- I/O registers                         ; 32                                                     ;
;                                              ;                                                        ;
;                                              ;                                                        ;
; I/O pins                                     ; 286                                                    ;
; Total block memory bits                      ; 1268864                                                ;
; DSP block 9-bit elements                     ; 256                                                    ;
; Total PLLs                                   ; 2                                                      ;
;     -- PLLs                                  ; 2                                                      ;
;                                              ;                                                        ;
; GXB Receiver channels                        ; 1                                                      ;
; GXB Transmitter channels                     ; 1                                                      ;
; Maximum fan-out node                         ; GlobalPll:ClockGenerator|altpll:altpll_component|_clk0 ;
; Maximum fan-out                              ; 6099                                                   ;
; Total fan-out                                ; 143463                                                 ;
; Average fan-out                              ; 4.03                                                   ;
+----------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block14a0|altsyncram_hm73:auto_generated|ALTSYNCRAM  ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block14a0|altsyncram_hm73:auto_generated|ALTSYNCRAM  ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_0_7|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch0|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch1|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch2|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block14a0|altsyncram_hm73:auto_generated|ALTSYNCRAM ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch3|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch4|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch5|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch6|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|ApvDataFifo_1024x13:DataFifo|dcfifo:dcfifo_component|dcfifo_0kk1:auto_generated|altsyncram_8gu:fifo_ram|altsyncram:ram_block14a0|altsyncram_hm73:auto_generated|ALTSYNCRAM ; M512 ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|ApvReadout:ApvFrameDecoder|DcFifo_32x12:MeanFifo|dcfifo:dcfifo_component|dcfifo_omg1:auto_generated|altsyncram_edu:fifo_ram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384    ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|BaselineSubtractorAndThresholdCut:ThrSub|Fifo_2048x21:TempFifo21|scfifo:scfifo_component|scfifo_hf31:auto_generated|a_dpfifo_ol31:dpfifo|altsyncram_2c81:FIFOram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008  ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:PedestalRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EightChannels:ApvProcessor_8_15|ChannelProcessor:Ch7|DpRam128x12:ThresholdRam|altsyncram:altsyncram_component|altsyncram_76o1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None ;
; EventBuilder:TheBuilder|Fifo_16x24:EventCounterFifo|scfifo:scfifo_component|scfifo_no21:auto_generated|a_dpfifo_uu21:dpfifo|altsyncram_u281:FIFOram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384    ; None ;
; EventBuilder:TheBuilder|Fifo_16x48:TimeCounterFifo|scfifo:scfifo_component|scfifo_to21:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_a381:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 16           ; 48           ; 16           ; 48           ; 768    ; None ;
; EventBuilder:TheBuilder|Fifo_2048x24:OutputFifo|scfifo:scfifo_component|scfifo_kf31:auto_generated|a_dpfifo_rl31:dpfifo|altsyncram_8c81:FIFOram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None ;
; Histogrammer:AdcHisto0|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
; Histogrammer:AdcHisto1|SpRam_4096x32:HistoRam|altsyncram:altsyncram_component|altsyncram_o2a1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------+
; Partition Merge DSP Block Usage Summary        ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 0           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 32          ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 256         ;
; Signed Multipliers               ; 0           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 128         ;
; Variable Sign Multipliers        ; 0           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 09 17:32:51 2015
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Fpga -c Fpga --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser0"
Info (35007): Using synthesis netlist for partition "AdcDeser:AdcDeser1"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 2 transceiver and 0 LCELL
Info (15667): Changed source nodes of Clock Control Block "CK40_MUX:Ck40Mux_Inst|CK40_MUX_altclkctrl_hfe:CK40_MUX_altclkctrl_hfe_component|clkctrl1" inclk[] ports to use legal port connections and adjusted corresponding clkselect[] port connections
    Info (15668): Replaced inclk[0] input port, which is driven by node P0CK_Pll:P0Clk_Pll_Inst|altpll:altpll_component|_clk0, with inclk[2] port
    Info (15668): Replaced inclk[1] input port, which is driven by node MASTER_CLOCK2, with inclk[0] port
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "VME_GA[5]"
    Warning (15610): No output dependent on input pin "VME_LIIb"
    Warning (15610): No output dependent on input pin "MII_TX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_CLK"
    Warning (15610): No output dependent on input pin "MII_RX_DV"
    Warning (15610): No output dependent on input pin "MII_RX_ER"
    Warning (15610): No output dependent on input pin "MII_RXD[0]"
    Warning (15610): No output dependent on input pin "MII_RXD[1]"
    Warning (15610): No output dependent on input pin "MII_RXD[2]"
    Warning (15610): No output dependent on input pin "MII_RXD[3]"
    Warning (15610): No output dependent on input pin "MII_CRS"
    Warning (15610): No output dependent on input pin "MII_COL"
    Warning (15610): No output dependent on input pin "SD_DETECT"
    Warning (15610): No output dependent on input pin "SD_CD"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
Info (21057): Implemented 29471 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 75 input pins
    Info (21059): Implemented 86 output pins
    Info (21060): Implemented 125 bidirectional pins
    Info (21061): Implemented 27589 logic cells
    Info (21064): Implemented 1332 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 256 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 593 megabytes
    Info: Processing ended: Mon Nov 09 17:32:58 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


