<module version="1" close_brace=">" root_context_id="vsl: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic" name="" hierarchy_delimiter="." open_brace="&lt;">
<scope name="ModuleDir">
<forward>
<mapping dst="invr" src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping dst="flip_flop" src="vsl: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic"/>
<mapping dst="pe" src="vsl: PRIMLIB pe auCdl"/>
<mapping dst="ne" src="vsl: PRIMLIB ne auCdl"/>
</forward>
<reverse>
<mapping dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" src="invr"/>
<mapping dst="vsl: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic" src="flip_flop"/>
<mapping dst="vsl: PRIMLIB pe auCdl" src="pe"/>
<mapping dst="vsl: PRIMLIB ne auCdl" src="ne"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="invr" src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping dst="flip_flop" src="vsl: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic"/>
<mapping dst="pe" src="vsl: PRIMLIB pe auCdl"/>
<mapping dst="ne" src="vsl: PRIMLIB ne auCdl"/>
</forward>
<reverse>
<mapping dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" src="invr"/>
<mapping dst="vsl: tarea4 flip_flop schematic vl: auCdl cmos_sch schematic" src="flip_flop"/>
<mapping dst="vsl: PRIMLIB pe auCdl" src="pe"/>
<mapping dst="vsl: PRIMLIB ne auCdl" src="ne"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>tarea4</lib>
<cell>flip_flop</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl cmos_sch schematic</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
