{
  "module_name": "gt215.c",
  "hash_id": "66a59d484ff9e1eddba6753219c30b41f5081c8727a214cfacfef58450856c14",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/pm/gt215.c",
  "human_readable_source": " \n#include \"nv40.h\"\n\nstatic const struct nvkm_specsrc\ngt215_zcull_sources[] = {\n\t{ 0x402ca4, (const struct nvkm_specmux[]) {\n\t\t\t{ 0x7fff, 0, \"unk0\" },\n\t\t\t{ 0xff, 24, \"unk24\" },\n\t\t\t{}\n\t\t}, \"pgraph_zcull_pm_unka4\" },\n\t{}\n};\n\nstatic const struct nvkm_specdom\ngt215_pm[] = {\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xf0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0xcb, \"pc01_gr_idle\" },\n\t\t\t{ 0x86, \"pc01_strmout_00\" },\n\t\t\t{ 0x87, \"pc01_strmout_01\" },\n\t\t\t{ 0xe0, \"pc01_trast_00\" },\n\t\t\t{ 0xe1, \"pc01_trast_01\" },\n\t\t\t{ 0xe2, \"pc01_trast_02\" },\n\t\t\t{ 0xe3, \"pc01_trast_03\" },\n\t\t\t{ 0xe6, \"pc01_trast_04\" },\n\t\t\t{ 0xe7, \"pc01_trast_05\" },\n\t\t\t{ 0x84, \"pc01_vattr_00\" },\n\t\t\t{ 0x85, \"pc01_vattr_01\" },\n\t\t\t{ 0x46, \"pc01_vfetch_00\", g84_vfetch_sources },\n\t\t\t{ 0x47, \"pc01_vfetch_01\", g84_vfetch_sources },\n\t\t\t{ 0x48, \"pc01_vfetch_02\", g84_vfetch_sources },\n\t\t\t{ 0x49, \"pc01_vfetch_03\", g84_vfetch_sources },\n\t\t\t{ 0x4a, \"pc01_vfetch_04\", g84_vfetch_sources },\n\t\t\t{ 0x4b, \"pc01_vfetch_05\", g84_vfetch_sources },\n\t\t\t{ 0x4c, \"pc01_vfetch_06\", g84_vfetch_sources },\n\t\t\t{ 0x4d, \"pc01_vfetch_07\", g84_vfetch_sources },\n\t\t\t{ 0x4e, \"pc01_vfetch_08\", g84_vfetch_sources },\n\t\t\t{ 0x4f, \"pc01_vfetch_09\", g84_vfetch_sources },\n\t\t\t{ 0x50, \"pc01_vfetch_0a\", g84_vfetch_sources },\n\t\t\t{ 0x51, \"pc01_vfetch_0b\", g84_vfetch_sources },\n\t\t\t{ 0x52, \"pc01_vfetch_0c\", g84_vfetch_sources },\n\t\t\t{ 0x53, \"pc01_vfetch_0d\", g84_vfetch_sources },\n\t\t\t{ 0x54, \"pc01_vfetch_0e\", g84_vfetch_sources },\n\t\t\t{ 0x55, \"pc01_vfetch_0f\", g84_vfetch_sources },\n\t\t\t{ 0x56, \"pc01_vfetch_10\", g84_vfetch_sources },\n\t\t\t{ 0x57, \"pc01_vfetch_11\", g84_vfetch_sources },\n\t\t\t{ 0x58, \"pc01_vfetch_12\", g84_vfetch_sources },\n\t\t\t{ 0x59, \"pc01_vfetch_13\", g84_vfetch_sources },\n\t\t\t{ 0x5a, \"pc01_vfetch_14\", g84_vfetch_sources },\n\t\t\t{ 0x5b, \"pc01_vfetch_15\", g84_vfetch_sources },\n\t\t\t{ 0x5c, \"pc01_vfetch_16\", g84_vfetch_sources },\n\t\t\t{ 0x5d, \"pc01_vfetch_17\", g84_vfetch_sources },\n\t\t\t{ 0x5e, \"pc01_vfetch_18\", g84_vfetch_sources },\n\t\t\t{ 0x5f, \"pc01_vfetch_19\", g84_vfetch_sources },\n\t\t\t{ 0x07, \"pc01_zcull_00\", gt215_zcull_sources },\n\t\t\t{ 0x08, \"pc01_zcull_01\", gt215_zcull_sources },\n\t\t\t{ 0x09, \"pc01_zcull_02\", gt215_zcull_sources },\n\t\t\t{ 0x0a, \"pc01_zcull_03\", gt215_zcull_sources },\n\t\t\t{ 0x0b, \"pc01_zcull_04\", gt215_zcull_sources },\n\t\t\t{ 0x0c, \"pc01_zcull_05\", gt215_zcull_sources },\n\t\t\t{ 0xb2, \"pc01_unk00\" },\n\t\t\t{ 0xec, \"pc01_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0xe0, (const struct nvkm_specsig[]) {\n\t\t\t{ 0x64, \"pc02_crop_00\", gt200_crop_sources },\n\t\t\t{ 0x65, \"pc02_crop_01\", gt200_crop_sources },\n\t\t\t{ 0x66, \"pc02_crop_02\", gt200_crop_sources },\n\t\t\t{ 0x67, \"pc02_crop_03\", gt200_crop_sources },\n\t\t\t{ 0x00, \"pc02_prop_00\", gt200_prop_sources },\n\t\t\t{ 0x01, \"pc02_prop_01\", gt200_prop_sources },\n\t\t\t{ 0x02, \"pc02_prop_02\", gt200_prop_sources },\n\t\t\t{ 0x03, \"pc02_prop_03\", gt200_prop_sources },\n\t\t\t{ 0x04, \"pc02_prop_04\", gt200_prop_sources },\n\t\t\t{ 0x05, \"pc02_prop_05\", gt200_prop_sources },\n\t\t\t{ 0x06, \"pc02_prop_06\", gt200_prop_sources },\n\t\t\t{ 0x07, \"pc02_prop_07\", gt200_prop_sources },\n\t\t\t{ 0x80, \"pc02_tex_00\", gt200_tex_sources },\n\t\t\t{ 0x81, \"pc02_tex_01\", gt200_tex_sources },\n\t\t\t{ 0x82, \"pc02_tex_02\", gt200_tex_sources },\n\t\t\t{ 0x83, \"pc02_tex_03\", gt200_tex_sources },\n\t\t\t{ 0x3a, \"pc02_tex_04\", gt200_tex_sources },\n\t\t\t{ 0x3b, \"pc02_tex_05\", gt200_tex_sources },\n\t\t\t{ 0x3c, \"pc02_tex_06\", gt200_tex_sources },\n\t\t\t{ 0x7c, \"pc02_zrop_00\", nv50_zrop_sources },\n\t\t\t{ 0x7d, \"pc02_zrop_01\", nv50_zrop_sources },\n\t\t\t{ 0x7e, \"pc02_zrop_02\", nv50_zrop_sources },\n\t\t\t{ 0x7f, \"pc02_zrop_03\", nv50_zrop_sources },\n\t\t\t{ 0xcc, \"pc02_trailer\" },\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{ 0x20, (const struct nvkm_specsig[]) {\n\t\t\t{}\n\t\t}, &nv40_perfctr_func },\n\t{}\n};\n\nint\ngt215_pm_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_pm **ppm)\n{\n\treturn nv40_pm_new_(gt215_pm, device, type, inst, ppm);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}