
---------- Begin Simulation Statistics ----------
final_tick                                  579478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116525                       # Simulator instruction rate (inst/s)
host_mem_usage                                 890860                       # Number of bytes of host memory used
host_op_rate                                   141679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.58                       # Real time elapsed on the host
host_tick_rate                               67521954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1215895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000579                       # Number of seconds simulated
sim_ticks                                   579478000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.798278                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  124990                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               134690                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                109                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10948                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1989                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5402                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3413                       # Number of indirect misses.
system.cpu.branchPred.lookups                  272582                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       100743                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        75384                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        95593                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        80534                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect         1840                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong           86                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1229                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          259                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        39336                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3920                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1052                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1057                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2424                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          954                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         1061                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1290                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         2119                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1029                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          817                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1289                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          863                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1257                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          949                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          698                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          350                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          188                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           50                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            3                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         2330                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          381                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          853                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       109319                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2437                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         2345                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        11166                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         3062                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        21651                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1755                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1136                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         3014                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         4780                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         1389                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1293                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1937                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1066                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1177                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1217                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         1120                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          719                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         1089                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          534                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          164                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           62                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           20                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           18                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        56143                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          421                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1388                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   22346                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          990                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    419754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   418774                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7279                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     221019                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61360                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          141089                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001904                       # Number of instructions committed
system.cpu.commit.committedOps                1217799                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       901089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.351475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.339672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       553021     61.37%     61.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105078     11.66%     73.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72717      8.07%     81.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        36537      4.05%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25165      2.79%     87.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23536      2.61%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17269      1.92%     92.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6406      0.71%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61360      6.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       901089                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16953                       # Number of function calls committed.
system.cpu.commit.int_insts                   1112699                       # Number of committed integer instructions.
system.cpu.commit.loads                        173888                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           844574     69.35%     69.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              21      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             55      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          173888     14.28%     83.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         197792     16.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1217799                       # Class of committed instruction
system.cpu.commit.refs                         371680                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1107                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1215895                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.158958                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.158958                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                373667                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3757                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               124786                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1413525                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   259334                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    263463                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7469                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 14735                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19087                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      272582                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    213548                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        588248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5790                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1234550                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           165                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.235196                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             149325                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.065224                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             923020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.614599                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.765493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   595903     64.56%     64.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80196      8.69%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34538      3.74%     76.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27717      3.00%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24642      2.67%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24001      2.60%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15489      1.68%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17895      1.94%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   102639     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               923020                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          235938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8936                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   235813                       # Number of branches executed
system.cpu.iew.exec_nop                          2118                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.139106                       # Inst execution rate
system.cpu.iew.exec_refs                       411493                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     207816                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23067                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                199465                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                632                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               215394                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1360049                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                203677                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11786                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1320176                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46874                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7469                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 46972                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4296                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        11400                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17600                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            113                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5393                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3543                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1200268                       # num instructions consuming a value
system.cpu.iew.wb_count                       1298134                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.538504                       # average fanout of values written-back
system.cpu.iew.wb_producers                    646349                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.120087                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1302857                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1616638                       # number of integer regfile reads
system.cpu.int_regfile_writes                  891105                       # number of integer regfile writes
system.cpu.ipc                               0.862844                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.862844                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                32      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                914094     68.63%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1335      0.10%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   101      0.01%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  67      0.01%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               206529     15.51%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              209722     15.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1331963                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11904                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3952     33.20%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4384     36.83%     70.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3568     29.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1342341                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3596933                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1296852                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1498159                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1357299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1331963                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          142027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1040                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        84803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        923020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.443049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.055451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              496644     53.81%     53.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118451     12.83%     66.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               83682      9.07%     75.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               64333      6.97%     82.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52230      5.66%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39097      4.24%     92.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               42970      4.66%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13980      1.51%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11633      1.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          923020                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.149276                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1494                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2956                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1282                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1907                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9739                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13119                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               199465                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              215394                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  934365                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1158958                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   75733                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1229281                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8304                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   272256                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4225                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    79                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2178549                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1392045                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1397603                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    268426                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 104332                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7469                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                126706                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   168310                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1706653                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         172430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5692                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     97953                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            641                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1555                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2197226                       # The number of ROB reads
system.cpu.rob.rob_writes                     2739890                       # The number of ROB writes
system.cpu.timesIdled                            3538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1276                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     152                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4074                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3454                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4074                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       481792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  481792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7698                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9539000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39835000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5710                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          173                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 32445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       697984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       585792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1283776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11157                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000717                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11149     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11157                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19720500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7999496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8565499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  811                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2644                       # number of overall hits
system.l2.overall_hits::.cpu.data                 811                       # number of overall hits
system.l2.overall_hits::total                    3455                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4463                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7528                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3065                       # number of overall misses
system.l2.overall_misses::.cpu.data              4463                       # number of overall misses
system.l2.overall_misses::total                  7528                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    244760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    350736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        595496500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    244760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    350736500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       595496500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10983                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10983                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.536872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.685423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.536872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.685423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79856.443719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78587.609231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79104.210946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79856.443719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78587.609231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79104.210946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    214110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    306106500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    520216500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    214110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    306106500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    520216500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.536872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685423                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.536872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.685423                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69856.443719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68587.609231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69104.210946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69856.443719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68587.609231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69104.210946                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5194                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5194                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5194                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5194                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    269202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     269202000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77939.200926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77939.200926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    234662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    234662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67939.200926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67939.200926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    244760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    244760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.536872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.536872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79856.443719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79856.443719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    214110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.536872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.536872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69856.443719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69856.443719                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     81534500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81534500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.611145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.611145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80807.234886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80807.234886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     71444500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     71444500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.611145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.611145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70807.234886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70807.234886                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             170                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.982659                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982659                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3250500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3250500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.982659                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982659                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19120.588235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19120.588235                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3792.580488                       # Cycle average of tags in use
system.l2.tags.total_refs                       21113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.741592                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.905645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1880.115373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1807.559470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.057377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.055162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.115740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6359                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.234924                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    177965                       # Number of tag accesses
system.l2.tags.data_accesses                   177965                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         196160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             481792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       196160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        196160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7528                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         338511557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         492912587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831424144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    338511557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        338511557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        338511557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        492912587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            831424144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7528                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69332000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   37640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               210482000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9209.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27959.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6065                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.810959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.126582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.228920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          476     32.60%     32.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          375     25.68%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          152     10.41%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          107      7.33%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      3.70%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      3.29%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.05%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.58%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195     13.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1460                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 481792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  481792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       831.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     579372500                       # Total gap between requests
system.mem_ctrls.avgGap                      76962.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       196160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 338511556.952981829643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 492912586.845402240753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     87998000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    122484000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28710.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27444.32                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3969840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2106225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24754380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        207723960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          331632165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.294660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    121508000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    438730000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6475980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3434475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            28995540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        255195840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7618080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          347203275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.165585                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     16342750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    543895250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       206424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           206424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       206424                       # number of overall hits
system.cpu.icache.overall_hits::total          206424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7121                       # number of overall misses
system.cpu.icache.overall_misses::total          7121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    354482497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    354482497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    354482497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    354482497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       213545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       213545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       213545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       213545                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.033347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.033347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49779.876001                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49779.876001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49779.876001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49779.876001                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1584                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5197                       # number of writebacks
system.cpu.icache.writebacks::total              5197                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1411                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1411                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1411                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1411                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5710                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5710                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5710                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5710                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    281632498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    281632498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    281632498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    281632498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026739                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49322.679159                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49322.679159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49322.679159                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49322.679159                       # average overall mshr miss latency
system.cpu.icache.replacements                   5197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       206424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          206424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    354482497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    354482497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       213545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       213545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.033347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49779.876001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49779.876001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    281632498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    281632498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49322.679159                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49322.679159                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.249230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              212134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5710                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.151313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.249230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            432800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           432800                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       340912                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           340912                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       341535                       # number of overall hits
system.cpu.dcache.overall_hits::total          341535                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41819                       # number of overall misses
system.cpu.dcache.overall_misses::total         41819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2583715810                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2583715810                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2583715810                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2583715810                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       382725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       382725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       383354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       383354                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109251                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109251                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61792.165355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61792.165355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61783.299696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61783.299696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32772                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               844                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.829384                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.179487                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3879                       # number of writebacks
system.cpu.dcache.writebacks::total              3879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    372622396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    372622396                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    372953896                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    372953896                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014204                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68509.357603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68509.357603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68494.746740                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68494.746740                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    559761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    559761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52299.448753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52299.448753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1643                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     90528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     90528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55099.513086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55099.513086                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2019324896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2019324896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197185                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.157040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.157040                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65211.034554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65211.034554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27314                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27314                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    277607982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    277607982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76015.329135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76015.329135                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           623                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          629                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          629                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009539                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009539                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       331500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       331500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        55250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        55250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          144                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          144                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4629914                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4629914                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          146                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          146                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.986301                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.986301                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32152.180556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32152.180556                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          144                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          144                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4485914                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4485914                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.986301                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.986301                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31152.180556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31152.180556                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       263000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       263000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006932                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006932                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003466                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003466                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           476.056516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              348097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.906187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   476.056516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            774393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           774393                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    579478000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    579478000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
