Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Nov  1 21:21:28 2022
| Host         : Testbench-Rhino running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1165 |     0 |          0 |    230400 |  0.51 |
|   LUT as Logic             | 1047 |     0 |          0 |    230400 |  0.45 |
|   LUT as Memory            |  118 |     0 |          0 |    101760 |  0.12 |
|     LUT as Distributed RAM |   44 |     0 |            |           |       |
|     LUT as Shift Register  |   74 |     0 |            |           |       |
| CLB Registers              | 1411 |     0 |          0 |    460800 |  0.31 |
|   Register as Flip Flop    | 1411 |     0 |          0 |    460800 |  0.31 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |    0 |     0 |          0 |     28800 |  0.00 |
| F7 Muxes                   |   37 |     0 |          0 |    115200 |  0.03 |
| F8 Muxes                   |    0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 29    |          Yes |         Set |            - |
| 1280  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  307 |     0 |          0 |     28800 |  1.07 |
|   CLBL                                     |  143 |     0 |            |           |       |
|   CLBM                                     |  164 |     0 |            |           |       |
| LUT as Logic                               | 1047 |     0 |          0 |    230400 |  0.45 |
|   using O5 output only                     |   50 |       |            |           |       |
|   using O6 output only                     |  757 |       |            |           |       |
|   using O5 and O6                          |  240 |       |            |           |       |
| LUT as Memory                              |  118 |     0 |          0 |    101760 |  0.12 |
|   LUT as Distributed RAM                   |   44 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   40 |       |            |           |       |
|   LUT as Shift Register                    |   74 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   74 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 1411 |     0 |          0 |    460800 |  0.31 |
|   Register driven from within the CLB      |  652 |       |            |           |       |
|   Register driven from outside the CLB     |  759 |       |            |           |       |
|     LUT in front of the register is unused |  489 |       |            |           |       |
|     LUT in front of the register is used   |  270 |       |            |           |       |
| Unique Control Sets                        |  103 |       |          0 |     57600 |  0.18 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   14 |    14 |          0 |       360 |  3.89 |
| HPIOB_M          |    6 |     6 |          0 |       144 |  4.17 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    5 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_S          |    7 |     7 |          0 |       144 |  4.86 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |          0 |        24 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    1 |     1 |          0 |      2496 |  0.04 |
|   IDDR           |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       544 |  0.55 |
|   BUFGCE             |    1 |     0 |          0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1280 |            Register |
| LUT6     |  446 |                 CLB |
| LUT5     |  360 |                 CLB |
| LUT3     |  179 |                 CLB |
| LUT2     |  129 |                 CLB |
| LUT4     |  123 |                 CLB |
| RAMD32   |   74 |                 CLB |
| FDCE     |   69 |            Register |
| LUT1     |   50 |                 CLB |
| SRL16E   |   41 |                 CLB |
| MUXF7    |   37 |                 CLB |
| SRLC32E  |   33 |                 CLB |
| FDPE     |   33 |            Register |
| FDSE     |   29 |            Register |
| OBUF     |   12 |                 I/O |
| RAMS32   |   10 |                 CLB |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| BUFG_PS  |    2 |               Clock |
| PS8      |    1 |            Advanced |
| OBUFT    |    1 |                 I/O |
| IDDRE1   |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_rst_ps8_0_99M_0     |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| design_1_adc_adapter_top_0_0 |    1 |
+------------------------------+------+


