

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Wed Nov 12 23:44:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     896|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     206|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     206|     936|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_12s_43_1_1_U20  |mul_32s_12s_43_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_12s_44_1_1_U21  |mul_32s_12s_44_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln45_10_fu_440_p2  |         +|   0|  0|  46|          46|          46|
    |add_ln45_11_fu_457_p2  |         +|   0|  0|  46|          46|          46|
    |add_ln45_12_fu_579_p2  |         +|   0|  0|  41|          41|          41|
    |add_ln45_1_fu_360_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_2_fu_467_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_3_fu_499_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_4_fu_589_p2   |         +|   0|  0|  54|          47|          47|
    |add_ln45_5_fu_210_p2   |         +|   0|  0|  41|          41|          41|
    |add_ln45_6_fu_299_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_7_fu_333_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_8_fu_350_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_9_fu_406_p2   |         +|   0|  0|  46|          46|          46|
    |add_ln45_fu_243_p2     |         +|   0|  0|  50|          43|          43|
    |sub_ln45_1_fu_192_p2   |         -|   0|  0|  41|          41|          41|
    |sub_ln45_2_fu_316_p2   |         -|   0|  0|  46|          46|          46|
    |sub_ln45_3_fu_423_p2   |         -|   0|  0|  46|          46|          46|
    |sub_ln45_4_fu_545_p2   |         -|   0|  0|  48|          41|          41|
    |sub_ln45_5_fu_562_p2   |         -|   0|  0|  41|          41|          41|
    |sub_ln45_fu_174_p2     |         -|   0|  0|  48|          41|          41|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 896|         846|         847|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |FIR_delays_read_1_reg_642  |  32|   0|   32|          0|
    |FIR_delays_read_2_reg_647  |  32|   0|   32|          0|
    |FIR_delays_read_3_reg_657  |  32|   0|   32|          0|
    |FIR_delays_read_4_reg_667  |  32|   0|   32|          0|
    |FIR_delays_read_9_reg_673  |  32|   0|   32|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |tmp_8_reg_681              |  28|   0|   28|          0|
    |x_n_read_reg_637           |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 206|   0|  206|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_2         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_3         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_4         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|ap_return_5         |  out|   32|  ap_ctrl_hs|        FIR_filter.2|  return value|
|FIR_delays_read     |   in|   32|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_14  |   in|   32|     ap_none|  FIR_delays_read_14|        scalar|
|FIR_delays_read_15  |   in|   32|     ap_none|  FIR_delays_read_15|        scalar|
|FIR_delays_read_16  |   in|   32|     ap_none|  FIR_delays_read_16|        scalar|
|FIR_delays_read_17  |   in|   32|     ap_none|  FIR_delays_read_17|        scalar|
|x_n                 |   in|   16|     ap_none|                 x_n|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

