Manu Awasthi , Manjunath Shevgoor , Kshitij Sudan , Bipin Rajendran , Rajeev Balasubramonian , Viii Srinivasan, Efficient scrub mechanisms for error-prone emerging memories, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168941]
K. Balakrishnan. 1996. Exponential Distribution: Theory, Methods and Applications. Taylor & Francis.
K. Bergman, S. Borkar, D. Campbell, W. Carlson, W. Dally, M. Denneau, P. Franzon, W. Harrod, J. Hiller, S. Karp, S. Keckler, D. Klein, R. Lucas, M. Richards, A. Scarpelli, S. Scott, A. Snavely, T. Sterling, R. S. Williams, and K. Yelick. 2008. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. Technical Report.
Stefan Holst, Acceleration of Monte-Carlo molecular simulations on hybrid computing architectures, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.207-212, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378642]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Y. Cai, Y. Luo, S. Ghose, and O. Mutlu. 2015. Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. In Proceedings of the 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN’15). 438--449.
Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
Long Chen , Zhao Zhang, MemGuard: a low cost and energy efficient design to support and enhance memory system reliability, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
R. Chien, Cyclic decoding procedures for Bose- Chaudhuri-Hocquenghem codes, IEEE Transactions on Information Theory, v.10 n.4, p.357-363, October 1964[doi>10.1109/TIT.1964.1053699]
C. Chou, P. Nair, and M. K. Qureshi. 2015. Reducing refresh power in mobile devices with morphable ECC. In Proceedings of the 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN’15). 355--366.
H. H. Chung, C. 2013. Partial parity cache and data cache management method to improve the performance of an SSD-based RAID. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 99, 1470--1480.
N. DeBardeleben. 2013. Reliability models for double chipkill detect/correct memory systems. In Los Alamos National Laboratory Associate Directorate for Theory, Simulation, and Computation (ADTSC’13) LAUR 13-20839.
T. J. Dell. 1997. A White Paper on the Benefits of ChipkillCorrect ECC for PC Server Main Memory. Technical Report 11/19/97. IBM.
A. Ejlali and S. G. Miremadi. 2004. FPGA-based monte carlo simulation for fault tree analysis. Microelectronics Reliability 44, 6 (2004), 1017--1028.
H. Emery. 2013. The IBM zEnterprise EC12 (zEC12) System: Processor, Memory and System Structure Enhancements. Technical Report.
E. Fujiwara and D. K. Pradhan. 1989. Error-Control Coding in Computers Systmes. Prentice-Hall.
Siva Kumar Sastry Hari , Radha Venkatagiri , Sarita V. Adve , Helia Naeimi, GangES: gang error simulation for hardware resiliency evaluation, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Xun Jian , Nathan DeBardeleben , Sean Blanchard , Vilas Sridharan , Rakesh Kumar, Analyzing Reliability of Memory Sub-systems with Double-Chipkill Detect/Correct, Proceedings of the 2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing, p.88-97, December 02-04, 2013[doi>10.1109/PRDC.2013.18]
Li Jiang , Qiang Xu , Bill Eklow, On effective TSV repair for 3D-stacked ICs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
S. J. Kamat and M. W. Riley. 1975. Determination of reliability using event-based monte carlo simulation. IEEE Transactions on Reliability, R-24, 1 (April 1975), 73--75.
D.-H. Kim, P. J. Nair, and M. K. Qureshi. 2015. Architectural support for mitigating row hammering in DRAM memories. Computer Architecture Letters 14, 1 (Jan. 2015), 9--12.
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Yoongu Kim , Ross Daly , Jeremie Kim , Chris Fallin , Ji Hye Lee , Donghyuk Lee , Chris Wilkerson , Konrad Lai , Onur Mutlu, Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Sheng Li , Ke Chen , Ming-Yu Hsieh , Naveen Muralimanohar , Chad D. Kersey , Jay B. Brockman , Arun F. Rodrigues , Norman P. Jouppi, System implications of memory reliability in exascale computing, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063445]
J. I. McCool. 2012. Using the Weibull Distribution: Reliability, Modeling and Inference. Wiley.
J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA’10). 1--12.
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
P. J. Nair, C. Chou, B. Rajendran, and M. K. Qureshi. 2015. Reducing read latency of phase change memory via early read and Turbo Read. In Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA’15). 309--319.
Prashant J. Nair , Dae-Hyun Kim , Moinuddin K. Qureshi, ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485929]
Prashant J. Nair , David A. Roberts , Moinuddin K. Qureshi, Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.57]
J. T. Pawlowski. 2011. Hybrid memory cube (HMC). In HOT-CHIPS 23.
A. Pellegrini, K. Constantinides, Dan Zhang, S. Sudhakar, V. Bertacco, and T. Austin. 2008. CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework. In Proceedings of the IEEE International Conference on Computer Design, 2008 (ICCD’08). 363--370.
Moinuddin K. Qureshi, Pay-As-You-Go: low-overhead hard-error correction for phase change memories, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155658]
M. K. Qureshi, D.-H. Kim, S. Khan, P. J. Nair, and O. Mutlu. 2015. AVATAR: A variable-retention-time (VRT) aware refresh for DRAM systems. In Proceedings of the 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN’15). 427--437.
D. A. Roberts and P. J. Nair. 2014. FaultSim: A fast, configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA-41.
Siva Kumar Sastry Hari , Sarita Adve , Helia Naeimi , Pradeep Ramachandran, Relyzer: Application Resiliency Analyzer for Transient Faults, IEEE Micro, v.33 n.3, p.58-66, May 2013[doi>10.1109/MM.2013.30]
Bianca Schroeder , Garth Gibson, A Large-Scale Study of Failures in High-Performance Computing Systems, IEEE Transactions on Dependable and Secure Computing, v.7 n.4, p.337-351, October 2010[doi>10.1109/TDSC.2009.4]
Bianca Schroeder , Eduardo Pinheiro , Wolf-Dietrich Weber, DRAM errors in the wild: a large-scale field study, ACM SIGMETRICS Performance Evaluation Review, v.37 n.1, June 2009[doi>10.1145/2492101.1555372]
Silicon Power 2010. DDR3 ECC Unbuffered DIMM Spec Sheet. Silicon Power.
Jaewoong Sim , Gabriel H. Loh , Vilas Sridharan , Mike O'Connor, Resilient die-stacked DRAM caches, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485958]
Y. H. Son, S. Lee, S. O, S. Kwon, N. S. Kim, and J. H. Ahn. 2015. CiDRA: A cache-inspired DRAM resilience architecture. In Proceedings of the 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA’15). 502--513.
Vilas Sridharan , Nathan DeBardeleben , Sean Blanchard , Kurt B. Ferreira , Jon Stearley , John Shalf , Sudhanva Gurumurthi, Memory Errors in Modern Systems: The Good, The Bad, and The Ugly, Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, March 14-18, 2015, Istanbul, Turkey[doi>10.1145/2694344.2694348]
Vilas Sridharan , Dean Liberty, A study of DRAM failures in the field, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 10-16, 2012, Salt Lake City, Utah
Vilas Sridharan , Jon Stearley , Nathan DeBardeleben , Sean Blanchard , Sudhanva Gurumurthi, Feng shui of supercomputer memory: positional effects in DRAM and SRAM faults, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 17-21, 2013, Denver, Colorado[doi>10.1145/2503210.2503257]
JEDEC Standard. 2013. High bandwidth memory (HBM) DRAM. In JESD235.
Tezzaron Corp. 2010. Octopus 8-Port DRAM for Die-Stack Applications: TSC100801/2/4. Tezzaron Corp.
Alexander Thomasian , Jai Menon, RAID5 Performance with Distributed Sparing, IEEE Transactions on Parallel and Distributed Systems, v.8 n.6, p.640-657, June 1997[doi>10.1109/71.595583]
Aniruddha N. Udipi , Naveen Muralimanohar , Rajeev Balsubramonian , Al Davis , Norman P. Jouppi, LOT-ECC: localized and tiered reliability mechanisms for commodity memory systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
S. Wang, H. (C.) Hu, H. Zheng, and P. Gupta. 2015. MEMRES: A fast memory system reliability simulator. In SELSE 2015.
M. White, J. Qin, and J. B. Bernstein. 2011. A study of scaling effects on DRAM reliability. In Proceedings of the 2011 Annual Reliability and Maintainability Symposium (RAMS’11). 1--6.
S. Zacks. 1992. Introduction to Reliability Analysis. Springer Texts in Statistics.
