// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "10/07/2021 22:34:56"

// 
// Device: Altera 10AX115N2F45I1SG Package FBGA1932
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab1_fsm (
	clk,
	reset,
	i_valid,
	i_ready,
	o_valid,
	o_ready,
	i_x,
	o_y);
input 	clk;
input 	reset;
input 	i_valid;
input 	i_ready;
output 	o_valid;
output 	o_ready;
input 	[15:0] i_x;
output 	[31:0] o_y;

// Design Ports Information
// clk	=>  Location: PIN_G37,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_BD19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// o_valid	=>  Location: MLABCELL_X114_Y114_N0,	 I/O Standard: None,	 Current Strength: Default
// o_ready	=>  Location: MLABCELL_X114_Y114_N12,	 I/O Standard: None,	 Current Strength: Default
// o_y[0]	=>  Location: MLABCELL_X114_Y114_N3,	 I/O Standard: None,	 Current Strength: Default
// o_y[1]	=>  Location: MLABCELL_X114_Y114_N21,	 I/O Standard: None,	 Current Strength: Default
// o_y[2]	=>  Location: MLABCELL_X114_Y114_N27,	 I/O Standard: None,	 Current Strength: Default
// o_y[3]	=>  Location: MLABCELL_X114_Y114_N33,	 I/O Standard: None,	 Current Strength: Default
// o_y[4]	=>  Location: MLABCELL_X114_Y114_N9,	 I/O Standard: None,	 Current Strength: Default
// o_y[5]	=>  Location: MLABCELL_X114_Y114_N18,	 I/O Standard: None,	 Current Strength: Default
// o_y[6]	=>  Location: MLABCELL_X114_Y114_N36,	 I/O Standard: None,	 Current Strength: Default
// o_y[7]	=>  Location: MLABCELL_X114_Y114_N24,	 I/O Standard: None,	 Current Strength: Default
// o_y[8]	=>  Location: MLABCELL_X114_Y114_N15,	 I/O Standard: None,	 Current Strength: Default
// o_y[9]	=>  Location: MLABCELL_X114_Y114_N45,	 I/O Standard: None,	 Current Strength: Default
// o_y[10]	=>  Location: MLABCELL_X114_Y114_N51,	 I/O Standard: None,	 Current Strength: Default
// o_y[11]	=>  Location: MLABCELL_X114_Y114_N54,	 I/O Standard: None,	 Current Strength: Default
// o_y[12]	=>  Location: MLABCELL_X114_Y114_N48,	 I/O Standard: None,	 Current Strength: Default
// o_y[13]	=>  Location: LABCELL_X115_Y118_N3,	 I/O Standard: None,	 Current Strength: Default
// o_y[14]	=>  Location: LABCELL_X115_Y116_N3,	 I/O Standard: None,	 Current Strength: Default
// o_y[15]	=>  Location: LABCELL_X115_Y118_N6,	 I/O Standard: None,	 Current Strength: Default
// o_y[16]	=>  Location: LABCELL_X115_Y116_N6,	 I/O Standard: None,	 Current Strength: Default
// o_y[17]	=>  Location: LABCELL_X115_Y116_N15,	 I/O Standard: None,	 Current Strength: Default
// o_y[18]	=>  Location: MLABCELL_X117_Y115_N57,	 I/O Standard: None,	 Current Strength: Default
// o_y[19]	=>  Location: MLABCELL_X113_Y115_N3,	 I/O Standard: None,	 Current Strength: Default
// o_y[20]	=>  Location: MLABCELL_X117_Y115_N15,	 I/O Standard: None,	 Current Strength: Default
// o_y[21]	=>  Location: MLABCELL_X113_Y115_N9,	 I/O Standard: None,	 Current Strength: Default
// o_y[22]	=>  Location: MLABCELL_X117_Y115_N45,	 I/O Standard: None,	 Current Strength: Default
// o_y[23]	=>  Location: MLABCELL_X117_Y115_N6,	 I/O Standard: None,	 Current Strength: Default
// o_y[24]	=>  Location: MLABCELL_X113_Y115_N6,	 I/O Standard: None,	 Current Strength: Default
// o_y[25]	=>  Location: MLABCELL_X117_Y115_N21,	 I/O Standard: None,	 Current Strength: Default
// o_y[26]	=>  Location: MLABCELL_X113_Y115_N12,	 I/O Standard: None,	 Current Strength: Default
// o_y[27]	=>  Location: MLABCELL_X113_Y115_N21,	 I/O Standard: None,	 Current Strength: Default
// o_y[28]	=>  Location: MLABCELL_X117_Y115_N36,	 I/O Standard: None,	 Current Strength: Default
// o_y[29]	=>  Location: MLABCELL_X117_Y115_N3,	 I/O Standard: None,	 Current Strength: Default
// o_y[30]	=>  Location: MLABCELL_X113_Y115_N24,	 I/O Standard: None,	 Current Strength: Default
// o_y[31]	=>  Location: MLABCELL_X117_Y115_N39,	 I/O Standard: None,	 Current Strength: Default
// i_ready	=>  Location: LABCELL_X118_Y114_N54,	 I/O Standard: None,	 Current Strength: Default
// reset	=>  Location: MLABCELL_X114_Y114_N6,	 I/O Standard: None,	 Current Strength: Default
// i_valid	=>  Location: LABCELL_X118_Y114_N48,	 I/O Standard: None,	 Current Strength: Default
// i_x[0]	=>  Location: MLABCELL_X117_Y115_N0,	 I/O Standard: None,	 Current Strength: Default
// i_x[1]	=>  Location: MLABCELL_X117_Y115_N24,	 I/O Standard: None,	 Current Strength: Default
// i_x[2]	=>  Location: MLABCELL_X117_Y115_N12,	 I/O Standard: None,	 Current Strength: Default
// i_x[3]	=>  Location: MLABCELL_X117_Y115_N18,	 I/O Standard: None,	 Current Strength: Default
// i_x[4]	=>  Location: MLABCELL_X117_Y118_N9,	 I/O Standard: None,	 Current Strength: Default
// i_x[5]	=>  Location: MLABCELL_X117_Y116_N36,	 I/O Standard: None,	 Current Strength: Default
// i_x[6]	=>  Location: MLABCELL_X117_Y115_N48,	 I/O Standard: None,	 Current Strength: Default
// i_x[7]	=>  Location: MLABCELL_X117_Y116_N42,	 I/O Standard: None,	 Current Strength: Default
// i_x[8]	=>  Location: MLABCELL_X117_Y115_N54,	 I/O Standard: None,	 Current Strength: Default
// i_x[9]	=>  Location: MLABCELL_X117_Y115_N30,	 I/O Standard: None,	 Current Strength: Default
// i_x[10]	=>  Location: MLABCELL_X117_Y115_N51,	 I/O Standard: None,	 Current Strength: Default
// i_x[11]	=>  Location: MLABCELL_X117_Y115_N33,	 I/O Standard: None,	 Current Strength: Default
// i_x[12]	=>  Location: MLABCELL_X117_Y115_N9,	 I/O Standard: None,	 Current Strength: Default
// i_x[13]	=>  Location: MLABCELL_X117_Y115_N27,	 I/O Standard: None,	 Current Strength: Default
// i_x[14]	=>  Location: MLABCELL_X117_Y116_N54,	 I/O Standard: None,	 Current Strength: Default
// i_x[15]	=>  Location: MLABCELL_X117_Y115_N42,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire a_aALTERA_DATA0_a_apadout;
wire Mult1_aMult0_a12_resulta;
wire Mult1_aMult0_a13;
wire Mult1_aMult0_a14;
wire Mult1_aMult0_a15;
wire Mult1_aMult0_a16;
wire Mult1_aMult0_a17;
wire Mult1_aMult0_a18;
wire Mult1_aMult0_a19;
wire Mult1_aMult0_a20;
wire Mult1_aMult0_a21;
wire Mult1_aMult0_a22;
wire Mult1_aMult0_a23;
wire Mult1_aMult0_a24;
wire Mult1_aMult0_a25;
wire Mult1_aMult0_a42;
wire Mult1_aMult0_a43;
wire Mult1_aMult0_a44;
wire Mult1_aMult0_a45;
wire Mult1_aMult0_a46;
wire Mult1_aMult0_a47;
wire Mult1_aMult0_a48;
wire Mult1_aMult0_a49;
wire Mult1_aMult0_a50;
wire Mult1_aMult0_a51;
wire Mult1_aMult0_a52;
wire Mult1_aMult0_a53;
wire Mult1_aMult0_a54;
wire Mult1_aMult0_a55;
wire Mult1_aMult0_a56;
wire Mult1_aMult0_a57;
wire Mult1_aMult0_a58;
wire Mult1_aMult0_a59;
wire Mult1_aMult0_a60;
wire Mult1_aMult0_a61;
wire Mult1_aMult0_a62;
wire Mult1_aMult0_a63;
wire Mult1_aMult0_a64;
wire Mult1_aMult0_a65;
wire Mult1_aMult0_a66;
wire Mult1_aMult0_a67;
wire Mult1_aMult0_a68;
wire Mult1_aMult0_a69;
wire Mult1_aMult0_a70;
wire Mult1_aMult0_a71;
wire Mult1_aMult0_amult_hlmac_resulta;
wire Mult1_aMult0_a937;
wire Mult1_aMult0_a938;
wire Mult1_aMult0_a494;
wire Mult1_aMult0_a495;
wire Mult1_aMult0_a496;
wire Mult1_aMult0_a497;
wire Mult1_aMult0_a498;
wire Mult1_aMult0_a499;
wire Mult1_aMult0_a500;
wire Mult1_aMult0_a501;
wire Mult1_aMult0_a502;
wire Mult1_aMult0_a503;
wire Mult1_aMult0_a504;
wire Mult1_aMult0_a505;
wire Mult1_aMult0_a506;
wire Mult1_aMult0_a507;
wire Mult1_aMult0_a508;
wire Mult1_aMult0_a509;
wire Mult1_aMult0_a510;
wire Mult1_aMult0_a511;
wire Mult1_aMult0_a512;
wire Mult1_aMult0_a513;
wire Mult1_aMult0_a514;
wire Mult1_aMult0_a515;
wire Mult1_aMult0_a516;
wire Mult1_aMult0_a517;
wire Mult1_aMult0_a518;
wire Mult1_aMult0_a519;
wire Mult1_aMult0_a520;
wire Mult1_aMult0_a521;
wire Mult1_aMult0_a522;
wire Mult1_aMult0_a523;
wire Mult1_aMult0_a524;
wire Mult1_aMult0_a525;
wire Mult1_aMult0_a526;
wire a_aALTERA_DATA0_a_aibuf_o;
wire o_valid_aoutput0_o;
wire o_ready_aoutput0_o;
wire o_y_a0_a_aoutput0_o;
wire o_y_a1_a_aoutput0_o;
wire o_y_a2_a_aoutput0_o;
wire o_y_a3_a_aoutput0_o;
wire o_y_a4_a_aoutput0_o;
wire o_y_a5_a_aoutput0_o;
wire o_y_a6_a_aoutput0_o;
wire o_y_a7_a_aoutput0_o;
wire o_y_a8_a_aoutput0_o;
wire o_y_a9_a_aoutput0_o;
wire o_y_a10_a_aoutput0_o;
wire o_y_a11_a_aoutput0_o;
wire o_y_a12_a_aoutput0_o;
wire o_y_a13_a_aoutput0_o;
wire o_y_a14_a_aoutput0_o;
wire o_y_a15_a_aoutput0_o;
wire o_y_a16_a_aoutput0_o;
wire o_y_a17_a_aoutput0_o;
wire o_y_a18_a_aoutput0_o;
wire o_y_a19_a_aoutput0_o;
wire o_y_a20_a_aoutput0_o;
wire o_y_a21_a_aoutput0_o;
wire o_y_a22_a_aoutput0_o;
wire o_y_a23_a_aoutput0_o;
wire o_y_a24_a_aoutput0_o;
wire o_y_a25_a_aoutput0_o;
wire o_y_a26_a_aoutput0_o;
wire o_y_a27_a_aoutput0_o;
wire o_y_a28_a_aoutput0_o;
wire o_y_a29_a_aoutput0_o;
wire o_y_a30_a_aoutput0_o;
wire o_y_a31_a_aoutput0_o;
wire clk_ainput_o;
wire clk_ainputCLKENA0_outclk;
wire i_ready_ainput1;
wire i_valid_ainput1;
wire fsm0_aSelector0_a0_combout;
wire reset_ainput1;
wire fsm0_acurrentState_ainput_x_aq;
wire fsm0_anextState_acompute_0_a0_combout;
wire fsm0_acurrentState_acompute_0_aq;
wire fsm0_acurrentState_acompute_1_aq;
wire fsm0_acurrentState_acompute_2_aq;
wire fsm0_acurrentState_acompute_3_aDUPLICATE_q;
wire fsm0_acurrentState_acompute_4_aq;
wire fsm0_aSelector1_a0_combout;
wire fsm0_acurrentState_aoutput_y_aq;
wire i_x_a0_a_ainput1;
wire i_x_a1_a_ainput1;
wire i_x_a2_a_ainput1;
wire i_x_a3_a_ainput1;
wire i_x_a4_a_ainput1;
wire i_x_a5_a_ainput1;
wire i_x_a6_a_ainput1;
wire i_x_a7_a_ainput1;
wire i_x_a8_a_ainput1;
wire i_x_a9_a_ainput1;
wire i_x_a10_a_ainput1;
wire i_x_a11_a_ainput1;
wire i_x_a12_a_ainput1;
wire i_x_a13_a_ainput1;
wire i_x_a14_a_ainput1;
wire i_x_a15_a_ainput1;
wire mux2x1_mmux_aout_a0_a_a0_combout;
wire fsm0_acurrentState_acompute_3_aq;
wire Mult1_aMult0_a39;
wire Mult1_aMult0_a40;
wire Mult1_aMult0_a41;
wire Addr1_aAdd0_a2;
wire Addr1_aAdd0_a6;
wire Addr1_aAdd0_a10;
wire Addr1_aAdd0_a14;
wire Addr1_aAdd0_a18;
wire Addr1_aAdd0_a21_sumout;
wire fsm0_aWideOr2_a0_combout;
wire addr_result_a17_a_aDUPLICATE_q;
wire mux2x1_mmux_aout_a17_a_a17_combout;
wire Mult1_aMult0_a38;
wire Addr1_aAdd0_a17_sumout;
wire mux2x1_mmux_aout_a16_a_a16_combout;
wire Mult1_aMult0_a37;
wire Addr1_aAdd0_a13_sumout;
wire mux2x1_mmux_aout_a15_a_a15_combout;
wire Mult1_aMult0_a36;
wire Addr1_aAdd0_a9_sumout;
wire mux2x1_mmux_aout_a14_a_a14_combout;
wire Mult1_aMult0_a35;
wire Addr1_aAdd0_a5_sumout;
wire mux2x1_mmux_aout_a13_a_a13_combout;
wire Mult1_aMult0_a34;
wire Addr1_aAdd0_a1_sumout;
wire mux2x1_mmux_aout_a12_a_a12_combout;
wire Mult1_aMult0_a33;
wire mux2x1_mmux_aout_a11_a_a11_combout;
wire Mult1_aMult0_a32;
wire mux2x1_mmux_aout_a10_a_a10_combout;
wire Mult1_aMult0_a31;
wire mux2x1_mmux_aout_a9_a_a9_combout;
wire Mult1_aMult0_a30;
wire mux2x1_mmux_aout_a8_a_a8_combout;
wire Mult1_aMult0_a29;
wire mux2x1_mmux_aout_a7_a_a7_combout;
wire Mult1_aMult0_a28;
wire mux2x1_mmux_aout_a6_a_a6_combout;
wire Mult1_aMult0_a27;
wire mux2x1_mmux_aout_a5_a_a5_combout;
wire Mult1_aMult0_a26;
wire Addr1_aAdd0_a22;
wire Addr1_aAdd0_a26;
wire Addr1_aAdd0_a30;
wire Addr1_aAdd0_a34;
wire Addr1_aAdd0_a38;
wire Addr1_aAdd0_a42;
wire Addr1_aAdd0_a46;
wire Addr1_aAdd0_a50;
wire Addr1_aAdd0_a54;
wire Addr1_aAdd0_a58;
wire Addr1_aAdd0_a62;
wire Addr1_aAdd0_a66;
wire Addr1_aAdd0_a70;
wire Addr1_aAdd0_a74;
wire Addr1_aAdd0_a77_sumout;
wire mux2x1_mmux_aout_a31_a_a31_combout;
wire Addr1_aAdd0_a73_sumout;
wire mux2x1_mmux_aout_a30_a_a30_combout;
wire Addr1_aAdd0_a69_sumout;
wire mux2x1_mmux_aout_a29_a_a29_combout;
wire Addr1_aAdd0_a65_sumout;
wire mux2x1_mmux_aout_a28_a_a28_combout;
wire Addr1_aAdd0_a61_sumout;
wire mux2x1_mmux_aout_a27_a_a27_combout;
wire Addr1_aAdd0_a57_sumout;
wire mux2x1_mmux_aout_a26_a_a26_combout;
wire Addr1_aAdd0_a53_sumout;
wire mux2x1_mmux_aout_a25_a_a25_combout;
wire Addr1_aAdd0_a49_sumout;
wire mux2x1_mmux_aout_a24_a_a24_combout;
wire Addr1_aAdd0_a45_sumout;
wire mux2x1_mmux_aout_a23_a_a23_combout;
wire Addr1_aAdd0_a41_sumout;
wire mux2x1_mmux_aout_a22_a_a22_combout;
wire Addr1_aAdd0_a37_sumout;
wire mux2x1_mmux_aout_a21_a_a21_combout;
wire Addr1_aAdd0_a33_sumout;
wire mux2x1_mmux_aout_a20_a_a20_combout;
wire Addr1_aAdd0_a29_sumout;
wire mux2x1_mmux_aout_a19_a_a19_combout;
wire Addr1_aAdd0_a25_sumout;
wire mux2x1_mmux_aout_a18_a_a18_combout;
wire mux2x1_mmux_aout_a4_a_a4_combout;
wire mux2x1_mmux_aout_a3_a_a3_combout;
wire mux2x1_mmux_aout_a2_a_a2_combout;
wire mux2x1_mmux_aout_a1_a_a1_combout;
wire addr_result_a15_a_aDUPLICATE_q;
wire addr_result_a16_a_aDUPLICATE_q;
wire [31:0] Mult1_ao_res;
wire [31:0] addr_result;

wire [63:0] Mult1_aMult0_a12_RESULTA_bus;
wire [63:0] Mult1_aMult0_amult_hlmac_RESULTA_bus;

assign Mult1_aMult0_a12_resulta = Mult1_aMult0_a12_RESULTA_bus[0];
assign Mult1_aMult0_a13 = Mult1_aMult0_a12_RESULTA_bus[1];
assign Mult1_aMult0_a14 = Mult1_aMult0_a12_RESULTA_bus[2];
assign Mult1_aMult0_a15 = Mult1_aMult0_a12_RESULTA_bus[3];
assign Mult1_aMult0_a16 = Mult1_aMult0_a12_RESULTA_bus[4];
assign Mult1_aMult0_a17 = Mult1_aMult0_a12_RESULTA_bus[5];
assign Mult1_aMult0_a18 = Mult1_aMult0_a12_RESULTA_bus[6];
assign Mult1_aMult0_a19 = Mult1_aMult0_a12_RESULTA_bus[7];
assign Mult1_aMult0_a20 = Mult1_aMult0_a12_RESULTA_bus[8];
assign Mult1_aMult0_a21 = Mult1_aMult0_a12_RESULTA_bus[9];
assign Mult1_aMult0_a22 = Mult1_aMult0_a12_RESULTA_bus[10];
assign Mult1_aMult0_a23 = Mult1_aMult0_a12_RESULTA_bus[11];
assign Mult1_aMult0_a24 = Mult1_aMult0_a12_RESULTA_bus[12];
assign Mult1_aMult0_a25 = Mult1_aMult0_a12_RESULTA_bus[13];
assign Mult1_ao_res[0] = Mult1_aMult0_a12_RESULTA_bus[14];
assign Mult1_ao_res[1] = Mult1_aMult0_a12_RESULTA_bus[15];
assign Mult1_ao_res[2] = Mult1_aMult0_a12_RESULTA_bus[16];
assign Mult1_ao_res[3] = Mult1_aMult0_a12_RESULTA_bus[17];
assign Mult1_aMult0_a26 = Mult1_aMult0_a12_RESULTA_bus[18];
assign Mult1_aMult0_a27 = Mult1_aMult0_a12_RESULTA_bus[19];
assign Mult1_aMult0_a28 = Mult1_aMult0_a12_RESULTA_bus[20];
assign Mult1_aMult0_a29 = Mult1_aMult0_a12_RESULTA_bus[21];
assign Mult1_aMult0_a30 = Mult1_aMult0_a12_RESULTA_bus[22];
assign Mult1_aMult0_a31 = Mult1_aMult0_a12_RESULTA_bus[23];
assign Mult1_aMult0_a32 = Mult1_aMult0_a12_RESULTA_bus[24];
assign Mult1_aMult0_a33 = Mult1_aMult0_a12_RESULTA_bus[25];
assign Mult1_aMult0_a34 = Mult1_aMult0_a12_RESULTA_bus[26];
assign Mult1_aMult0_a35 = Mult1_aMult0_a12_RESULTA_bus[27];
assign Mult1_aMult0_a36 = Mult1_aMult0_a12_RESULTA_bus[28];
assign Mult1_aMult0_a37 = Mult1_aMult0_a12_RESULTA_bus[29];
assign Mult1_aMult0_a38 = Mult1_aMult0_a12_RESULTA_bus[30];
assign Mult1_aMult0_a39 = Mult1_aMult0_a12_RESULTA_bus[31];
assign Mult1_aMult0_a40 = Mult1_aMult0_a12_RESULTA_bus[32];
assign Mult1_aMult0_a41 = Mult1_aMult0_a12_RESULTA_bus[33];
assign Mult1_aMult0_a42 = Mult1_aMult0_a12_RESULTA_bus[34];
assign Mult1_aMult0_a43 = Mult1_aMult0_a12_RESULTA_bus[35];
assign Mult1_aMult0_a44 = Mult1_aMult0_a12_RESULTA_bus[36];
assign Mult1_aMult0_a45 = Mult1_aMult0_a12_RESULTA_bus[37];
assign Mult1_aMult0_a46 = Mult1_aMult0_a12_RESULTA_bus[38];
assign Mult1_aMult0_a47 = Mult1_aMult0_a12_RESULTA_bus[39];
assign Mult1_aMult0_a48 = Mult1_aMult0_a12_RESULTA_bus[40];
assign Mult1_aMult0_a49 = Mult1_aMult0_a12_RESULTA_bus[41];
assign Mult1_aMult0_a50 = Mult1_aMult0_a12_RESULTA_bus[42];
assign Mult1_aMult0_a51 = Mult1_aMult0_a12_RESULTA_bus[43];
assign Mult1_aMult0_a52 = Mult1_aMult0_a12_RESULTA_bus[44];
assign Mult1_aMult0_a53 = Mult1_aMult0_a12_RESULTA_bus[45];
assign Mult1_aMult0_a54 = Mult1_aMult0_a12_RESULTA_bus[46];
assign Mult1_aMult0_a55 = Mult1_aMult0_a12_RESULTA_bus[47];
assign Mult1_aMult0_a56 = Mult1_aMult0_a12_RESULTA_bus[48];
assign Mult1_aMult0_a57 = Mult1_aMult0_a12_RESULTA_bus[49];
assign Mult1_aMult0_a58 = Mult1_aMult0_a12_RESULTA_bus[50];
assign Mult1_aMult0_a59 = Mult1_aMult0_a12_RESULTA_bus[51];
assign Mult1_aMult0_a60 = Mult1_aMult0_a12_RESULTA_bus[52];
assign Mult1_aMult0_a61 = Mult1_aMult0_a12_RESULTA_bus[53];
assign Mult1_aMult0_a62 = Mult1_aMult0_a12_RESULTA_bus[54];
assign Mult1_aMult0_a63 = Mult1_aMult0_a12_RESULTA_bus[55];
assign Mult1_aMult0_a64 = Mult1_aMult0_a12_RESULTA_bus[56];
assign Mult1_aMult0_a65 = Mult1_aMult0_a12_RESULTA_bus[57];
assign Mult1_aMult0_a66 = Mult1_aMult0_a12_RESULTA_bus[58];
assign Mult1_aMult0_a67 = Mult1_aMult0_a12_RESULTA_bus[59];
assign Mult1_aMult0_a68 = Mult1_aMult0_a12_RESULTA_bus[60];
assign Mult1_aMult0_a69 = Mult1_aMult0_a12_RESULTA_bus[61];
assign Mult1_aMult0_a70 = Mult1_aMult0_a12_RESULTA_bus[62];
assign Mult1_aMult0_a71 = Mult1_aMult0_a12_RESULTA_bus[63];

assign Mult1_ao_res[4] = Mult1_aMult0_amult_hlmac_RESULTA_bus[0];
assign Mult1_ao_res[5] = Mult1_aMult0_amult_hlmac_RESULTA_bus[1];
assign Mult1_ao_res[6] = Mult1_aMult0_amult_hlmac_RESULTA_bus[2];
assign Mult1_ao_res[7] = Mult1_aMult0_amult_hlmac_RESULTA_bus[3];
assign Mult1_ao_res[8] = Mult1_aMult0_amult_hlmac_RESULTA_bus[4];
assign Mult1_ao_res[9] = Mult1_aMult0_amult_hlmac_RESULTA_bus[5];
assign Mult1_ao_res[10] = Mult1_aMult0_amult_hlmac_RESULTA_bus[6];
assign Mult1_ao_res[11] = Mult1_aMult0_amult_hlmac_RESULTA_bus[7];
assign Mult1_ao_res[12] = Mult1_aMult0_amult_hlmac_RESULTA_bus[8];
assign Mult1_ao_res[13] = Mult1_aMult0_amult_hlmac_RESULTA_bus[9];
assign Mult1_ao_res[14] = Mult1_aMult0_amult_hlmac_RESULTA_bus[10];
assign Mult1_ao_res[15] = Mult1_aMult0_amult_hlmac_RESULTA_bus[11];
assign Mult1_ao_res[16] = Mult1_aMult0_amult_hlmac_RESULTA_bus[12];
assign Mult1_ao_res[17] = Mult1_aMult0_amult_hlmac_RESULTA_bus[13];
assign Mult1_ao_res[18] = Mult1_aMult0_amult_hlmac_RESULTA_bus[14];
assign Mult1_ao_res[19] = Mult1_aMult0_amult_hlmac_RESULTA_bus[15];
assign Mult1_ao_res[20] = Mult1_aMult0_amult_hlmac_RESULTA_bus[16];
assign Mult1_ao_res[21] = Mult1_aMult0_amult_hlmac_RESULTA_bus[17];
assign Mult1_ao_res[22] = Mult1_aMult0_amult_hlmac_RESULTA_bus[18];
assign Mult1_ao_res[23] = Mult1_aMult0_amult_hlmac_RESULTA_bus[19];
assign Mult1_ao_res[24] = Mult1_aMult0_amult_hlmac_RESULTA_bus[20];
assign Mult1_ao_res[25] = Mult1_aMult0_amult_hlmac_RESULTA_bus[21];
assign Mult1_ao_res[26] = Mult1_aMult0_amult_hlmac_RESULTA_bus[22];
assign Mult1_ao_res[27] = Mult1_aMult0_amult_hlmac_RESULTA_bus[23];
assign Mult1_ao_res[28] = Mult1_aMult0_amult_hlmac_RESULTA_bus[24];
assign Mult1_ao_res[29] = Mult1_aMult0_amult_hlmac_RESULTA_bus[25];
assign Mult1_ao_res[30] = Mult1_aMult0_amult_hlmac_RESULTA_bus[26];
assign Mult1_ao_res[31] = Mult1_aMult0_amult_hlmac_RESULTA_bus[27];
assign Mult1_aMult0_amult_hlmac_resulta = Mult1_aMult0_amult_hlmac_RESULTA_bus[28];
assign Mult1_aMult0_a937 = Mult1_aMult0_amult_hlmac_RESULTA_bus[29];
assign Mult1_aMult0_a938 = Mult1_aMult0_amult_hlmac_RESULTA_bus[30];
assign Mult1_aMult0_a494 = Mult1_aMult0_amult_hlmac_RESULTA_bus[31];
assign Mult1_aMult0_a495 = Mult1_aMult0_amult_hlmac_RESULTA_bus[32];
assign Mult1_aMult0_a496 = Mult1_aMult0_amult_hlmac_RESULTA_bus[33];
assign Mult1_aMult0_a497 = Mult1_aMult0_amult_hlmac_RESULTA_bus[34];
assign Mult1_aMult0_a498 = Mult1_aMult0_amult_hlmac_RESULTA_bus[35];
assign Mult1_aMult0_a499 = Mult1_aMult0_amult_hlmac_RESULTA_bus[36];
assign Mult1_aMult0_a500 = Mult1_aMult0_amult_hlmac_RESULTA_bus[37];
assign Mult1_aMult0_a501 = Mult1_aMult0_amult_hlmac_RESULTA_bus[38];
assign Mult1_aMult0_a502 = Mult1_aMult0_amult_hlmac_RESULTA_bus[39];
assign Mult1_aMult0_a503 = Mult1_aMult0_amult_hlmac_RESULTA_bus[40];
assign Mult1_aMult0_a504 = Mult1_aMult0_amult_hlmac_RESULTA_bus[41];
assign Mult1_aMult0_a505 = Mult1_aMult0_amult_hlmac_RESULTA_bus[42];
assign Mult1_aMult0_a506 = Mult1_aMult0_amult_hlmac_RESULTA_bus[43];
assign Mult1_aMult0_a507 = Mult1_aMult0_amult_hlmac_RESULTA_bus[44];
assign Mult1_aMult0_a508 = Mult1_aMult0_amult_hlmac_RESULTA_bus[45];
assign Mult1_aMult0_a509 = Mult1_aMult0_amult_hlmac_RESULTA_bus[46];
assign Mult1_aMult0_a510 = Mult1_aMult0_amult_hlmac_RESULTA_bus[47];
assign Mult1_aMult0_a511 = Mult1_aMult0_amult_hlmac_RESULTA_bus[48];
assign Mult1_aMult0_a512 = Mult1_aMult0_amult_hlmac_RESULTA_bus[49];
assign Mult1_aMult0_a513 = Mult1_aMult0_amult_hlmac_RESULTA_bus[50];
assign Mult1_aMult0_a514 = Mult1_aMult0_amult_hlmac_RESULTA_bus[51];
assign Mult1_aMult0_a515 = Mult1_aMult0_amult_hlmac_RESULTA_bus[52];
assign Mult1_aMult0_a516 = Mult1_aMult0_amult_hlmac_RESULTA_bus[53];
assign Mult1_aMult0_a517 = Mult1_aMult0_amult_hlmac_RESULTA_bus[54];
assign Mult1_aMult0_a518 = Mult1_aMult0_amult_hlmac_RESULTA_bus[55];
assign Mult1_aMult0_a519 = Mult1_aMult0_amult_hlmac_RESULTA_bus[56];
assign Mult1_aMult0_a520 = Mult1_aMult0_amult_hlmac_RESULTA_bus[57];
assign Mult1_aMult0_a521 = Mult1_aMult0_amult_hlmac_RESULTA_bus[58];
assign Mult1_aMult0_a522 = Mult1_aMult0_amult_hlmac_RESULTA_bus[59];
assign Mult1_aMult0_a523 = Mult1_aMult0_amult_hlmac_RESULTA_bus[60];
assign Mult1_aMult0_a524 = Mult1_aMult0_amult_hlmac_RESULTA_bus[61];
assign Mult1_aMult0_a525 = Mult1_aMult0_amult_hlmac_RESULTA_bus[62];
assign Mult1_aMult0_a526 = Mult1_aMult0_amult_hlmac_RESULTA_bus[63];

// Location: MLABCELL_X114_Y114_N0
twentynm_io_obuf o_valid_aoutput0(
	.i(fsm0_acurrentState_aoutput_y_aq),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_valid_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_valid_aoutput0.bus_hold = "false";
defparam o_valid_aoutput0.open_drain_output = "false";
defparam o_valid_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N12
twentynm_io_obuf o_ready_aoutput0(
	.i(!fsm0_acurrentState_ainput_x_aq),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ready_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_ready_aoutput0.bus_hold = "false";
defparam o_ready_aoutput0.open_drain_output = "false";
defparam o_ready_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N3
twentynm_io_obuf o_y_a0_a_aoutput0(
	.i(addr_result[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a0_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a0_a_aoutput0.bus_hold = "false";
defparam o_y_a0_a_aoutput0.open_drain_output = "false";
defparam o_y_a0_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N21
twentynm_io_obuf o_y_a1_a_aoutput0(
	.i(addr_result[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a1_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a1_a_aoutput0.bus_hold = "false";
defparam o_y_a1_a_aoutput0.open_drain_output = "false";
defparam o_y_a1_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N27
twentynm_io_obuf o_y_a2_a_aoutput0(
	.i(addr_result[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a2_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a2_a_aoutput0.bus_hold = "false";
defparam o_y_a2_a_aoutput0.open_drain_output = "false";
defparam o_y_a2_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N33
twentynm_io_obuf o_y_a3_a_aoutput0(
	.i(addr_result[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a3_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a3_a_aoutput0.bus_hold = "false";
defparam o_y_a3_a_aoutput0.open_drain_output = "false";
defparam o_y_a3_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N9
twentynm_io_obuf o_y_a4_a_aoutput0(
	.i(addr_result[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a4_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a4_a_aoutput0.bus_hold = "false";
defparam o_y_a4_a_aoutput0.open_drain_output = "false";
defparam o_y_a4_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N18
twentynm_io_obuf o_y_a5_a_aoutput0(
	.i(addr_result[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a5_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a5_a_aoutput0.bus_hold = "false";
defparam o_y_a5_a_aoutput0.open_drain_output = "false";
defparam o_y_a5_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N36
twentynm_io_obuf o_y_a6_a_aoutput0(
	.i(addr_result[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a6_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a6_a_aoutput0.bus_hold = "false";
defparam o_y_a6_a_aoutput0.open_drain_output = "false";
defparam o_y_a6_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N24
twentynm_io_obuf o_y_a7_a_aoutput0(
	.i(addr_result[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a7_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a7_a_aoutput0.bus_hold = "false";
defparam o_y_a7_a_aoutput0.open_drain_output = "false";
defparam o_y_a7_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N15
twentynm_io_obuf o_y_a8_a_aoutput0(
	.i(addr_result[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a8_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a8_a_aoutput0.bus_hold = "false";
defparam o_y_a8_a_aoutput0.open_drain_output = "false";
defparam o_y_a8_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N45
twentynm_io_obuf o_y_a9_a_aoutput0(
	.i(addr_result[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a9_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a9_a_aoutput0.bus_hold = "false";
defparam o_y_a9_a_aoutput0.open_drain_output = "false";
defparam o_y_a9_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N51
twentynm_io_obuf o_y_a10_a_aoutput0(
	.i(addr_result[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a10_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a10_a_aoutput0.bus_hold = "false";
defparam o_y_a10_a_aoutput0.open_drain_output = "false";
defparam o_y_a10_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N54
twentynm_io_obuf o_y_a11_a_aoutput0(
	.i(addr_result[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a11_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a11_a_aoutput0.bus_hold = "false";
defparam o_y_a11_a_aoutput0.open_drain_output = "false";
defparam o_y_a11_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N48
twentynm_io_obuf o_y_a12_a_aoutput0(
	.i(addr_result[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a12_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a12_a_aoutput0.bus_hold = "false";
defparam o_y_a12_a_aoutput0.open_drain_output = "false";
defparam o_y_a12_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y118_N3
twentynm_io_obuf o_y_a13_a_aoutput0(
	.i(addr_result[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a13_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a13_a_aoutput0.bus_hold = "false";
defparam o_y_a13_a_aoutput0.open_drain_output = "false";
defparam o_y_a13_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y116_N3
twentynm_io_obuf o_y_a14_a_aoutput0(
	.i(addr_result[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a14_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a14_a_aoutput0.bus_hold = "false";
defparam o_y_a14_a_aoutput0.open_drain_output = "false";
defparam o_y_a14_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y118_N6
twentynm_io_obuf o_y_a15_a_aoutput0(
	.i(addr_result_a15_a_aDUPLICATE_q),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a15_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a15_a_aoutput0.bus_hold = "false";
defparam o_y_a15_a_aoutput0.open_drain_output = "false";
defparam o_y_a15_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y116_N6
twentynm_io_obuf o_y_a16_a_aoutput0(
	.i(addr_result_a16_a_aDUPLICATE_q),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a16_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a16_a_aoutput0.bus_hold = "false";
defparam o_y_a16_a_aoutput0.open_drain_output = "false";
defparam o_y_a16_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y116_N15
twentynm_io_obuf o_y_a17_a_aoutput0(
	.i(addr_result[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a17_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a17_a_aoutput0.bus_hold = "false";
defparam o_y_a17_a_aoutput0.open_drain_output = "false";
defparam o_y_a17_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N57
twentynm_io_obuf o_y_a18_a_aoutput0(
	.i(addr_result[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a18_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a18_a_aoutput0.bus_hold = "false";
defparam o_y_a18_a_aoutput0.open_drain_output = "false";
defparam o_y_a18_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N3
twentynm_io_obuf o_y_a19_a_aoutput0(
	.i(addr_result[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a19_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a19_a_aoutput0.bus_hold = "false";
defparam o_y_a19_a_aoutput0.open_drain_output = "false";
defparam o_y_a19_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N15
twentynm_io_obuf o_y_a20_a_aoutput0(
	.i(addr_result[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a20_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a20_a_aoutput0.bus_hold = "false";
defparam o_y_a20_a_aoutput0.open_drain_output = "false";
defparam o_y_a20_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N9
twentynm_io_obuf o_y_a21_a_aoutput0(
	.i(addr_result[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a21_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a21_a_aoutput0.bus_hold = "false";
defparam o_y_a21_a_aoutput0.open_drain_output = "false";
defparam o_y_a21_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N45
twentynm_io_obuf o_y_a22_a_aoutput0(
	.i(addr_result[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a22_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a22_a_aoutput0.bus_hold = "false";
defparam o_y_a22_a_aoutput0.open_drain_output = "false";
defparam o_y_a22_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N6
twentynm_io_obuf o_y_a23_a_aoutput0(
	.i(addr_result[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a23_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a23_a_aoutput0.bus_hold = "false";
defparam o_y_a23_a_aoutput0.open_drain_output = "false";
defparam o_y_a23_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N6
twentynm_io_obuf o_y_a24_a_aoutput0(
	.i(addr_result[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a24_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a24_a_aoutput0.bus_hold = "false";
defparam o_y_a24_a_aoutput0.open_drain_output = "false";
defparam o_y_a24_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N21
twentynm_io_obuf o_y_a25_a_aoutput0(
	.i(addr_result[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a25_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a25_a_aoutput0.bus_hold = "false";
defparam o_y_a25_a_aoutput0.open_drain_output = "false";
defparam o_y_a25_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N12
twentynm_io_obuf o_y_a26_a_aoutput0(
	.i(addr_result[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a26_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a26_a_aoutput0.bus_hold = "false";
defparam o_y_a26_a_aoutput0.open_drain_output = "false";
defparam o_y_a26_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N21
twentynm_io_obuf o_y_a27_a_aoutput0(
	.i(addr_result[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a27_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a27_a_aoutput0.bus_hold = "false";
defparam o_y_a27_a_aoutput0.open_drain_output = "false";
defparam o_y_a27_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N36
twentynm_io_obuf o_y_a28_a_aoutput0(
	.i(addr_result[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a28_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a28_a_aoutput0.bus_hold = "false";
defparam o_y_a28_a_aoutput0.open_drain_output = "false";
defparam o_y_a28_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N3
twentynm_io_obuf o_y_a29_a_aoutput0(
	.i(addr_result[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a29_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a29_a_aoutput0.bus_hold = "false";
defparam o_y_a29_a_aoutput0.open_drain_output = "false";
defparam o_y_a29_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X113_Y115_N24
twentynm_io_obuf o_y_a30_a_aoutput0(
	.i(addr_result[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a30_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a30_a_aoutput0.bus_hold = "false";
defparam o_y_a30_a_aoutput0.open_drain_output = "false";
defparam o_y_a30_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N39
twentynm_io_obuf o_y_a31_a_aoutput0(
	.i(addr_result[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_y_a31_a_aoutput0_o),
	.obar());
// synopsys translate_off
defparam o_y_a31_a_aoutput0.bus_hold = "false";
defparam o_y_a31_a_aoutput0.open_drain_output = "false";
defparam o_y_a31_a_aoutput0.shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X78_Y196_N47
twentynm_io_ibuf clk_ainput(
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(clk_ainput_o));
// synopsys translate_off
defparam clk_ainput.bus_hold = "false";
defparam clk_ainput.simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_2L_G_I7
twentynm_clkena clk_ainputCLKENA0(
	.inclk(clk_ainput_o),
	.ena(vcc),
	.outclk(clk_ainputCLKENA0_outclk),
	.enaout());
// synopsys translate_off
defparam clk_ainputCLKENA0.clock_type = "global clock";
defparam clk_ainputCLKENA0.disable_mode = "low";
defparam clk_ainputCLKENA0.ena_register_mode = "always enabled";
defparam clk_ainputCLKENA0.ena_register_power_up = "high";
defparam clk_ainputCLKENA0.test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X118_Y114_N54
twentynm_io_ibuf i_ready_ainput0(
	.i(i_ready),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_ready_ainput1));
// synopsys translate_off
defparam i_ready_ainput0.bus_hold = "false";
defparam i_ready_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X118_Y114_N48
twentynm_io_ibuf i_valid_ainput0(
	.i(i_valid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_valid_ainput1));
// synopsys translate_off
defparam i_valid_ainput0.bus_hold = "false";
defparam i_valid_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y114_N12
twentynm_lcell_comb fsm0_aSelector0_a0(
// Equation(s):
// fsm0_aSelector0_a0_combout = ( fsm0_acurrentState_aoutput_y_aq & ( i_valid_ainput1 & ( !i_ready_ainput1 ) ) ) # ( !fsm0_acurrentState_aoutput_y_aq & ( i_valid_ainput1 ) ) # ( fsm0_acurrentState_aoutput_y_aq & ( !i_valid_ainput1 & ( 
// (fsm0_acurrentState_ainput_x_aq & !i_ready_ainput1) ) ) ) # ( !fsm0_acurrentState_aoutput_y_aq & ( !i_valid_ainput1 & ( fsm0_acurrentState_ainput_x_aq ) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(gnd),
	.datad(!i_ready_ainput1),
	.datae(!fsm0_acurrentState_aoutput_y_aq),
	.dataf(!i_valid_ainput1),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(fsm0_aSelector0_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam fsm0_aSelector0_a0.extended_lut = "off";
defparam fsm0_aSelector0_a0.lut_mask = 64'h33333300FFFFFF00;
defparam fsm0_aSelector0_a0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y114_N6
twentynm_io_ibuf reset_ainput0(
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(reset_ainput1));
// synopsys translate_off
defparam reset_ainput0.bus_hold = "false";
defparam reset_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X115_Y114_N19
dffeas fsm0_acurrentState_ainput_x(
	.clk(clk_ainputCLKENA0_outclk),
	.d(fsm0_aSelector0_a0_combout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_ainput_x_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_ainput_x.is_wysiwyg = "true";
defparam fsm0_acurrentState_ainput_x.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X117_Y114_N33
twentynm_lcell_comb fsm0_anextState_acompute_0_a0(
// Equation(s):
// fsm0_anextState_acompute_0_a0_combout = ( !fsm0_acurrentState_ainput_x_aq & ( i_valid_ainput1 ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!fsm0_acurrentState_ainput_x_aq),
	.dataf(!i_valid_ainput1),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(fsm0_anextState_acompute_0_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam fsm0_anextState_acompute_0_a0.extended_lut = "off";
defparam fsm0_anextState_acompute_0_a0.lut_mask = 64'h00000000FFFF0000;
defparam fsm0_anextState_acompute_0_a0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N20
dffeas fsm0_acurrentState_acompute_0(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_anextState_acompute_0_a0_combout),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_0_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_0.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_0.power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y115_N11
dffeas fsm0_acurrentState_acompute_1(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_acurrentState_acompute_0_aq),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_1_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_1.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_1.power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y115_N1
dffeas fsm0_acurrentState_acompute_2(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_acurrentState_acompute_1_aq),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_2_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_2.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_2.power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y115_N41
dffeas fsm0_acurrentState_acompute_3_aDUPLICATE(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_acurrentState_acompute_2_aq),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_3_aDUPLICATE_q),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_3_aDUPLICATE.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_3_aDUPLICATE.power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y115_N19
dffeas fsm0_acurrentState_acompute_4(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_acurrentState_acompute_3_aDUPLICATE_q),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_4_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_4.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_4.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X117_Y114_N6
twentynm_lcell_comb fsm0_aSelector1_a0(
// Equation(s):
// fsm0_aSelector1_a0_combout = ( fsm0_acurrentState_aoutput_y_aq & ( i_ready_ainput1 & ( fsm0_acurrentState_acompute_4_aq ) ) ) # ( !fsm0_acurrentState_aoutput_y_aq & ( i_ready_ainput1 & ( fsm0_acurrentState_acompute_4_aq ) ) ) # ( 
// fsm0_acurrentState_aoutput_y_aq & ( !i_ready_ainput1 ) ) # ( !fsm0_acurrentState_aoutput_y_aq & ( !i_ready_ainput1 & ( fsm0_acurrentState_acompute_4_aq ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!fsm0_acurrentState_acompute_4_aq),
	.datad(gnd),
	.datae(!fsm0_acurrentState_aoutput_y_aq),
	.dataf(!i_ready_ainput1),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(fsm0_aSelector1_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam fsm0_aSelector1_a0.extended_lut = "off";
defparam fsm0_aSelector1_a0.lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam fsm0_aSelector1_a0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N23
dffeas fsm0_acurrentState_aoutput_y(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_aSelector1_a0_combout),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_aoutput_y_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_aoutput_y.is_wysiwyg = "true";
defparam fsm0_acurrentState_aoutput_y.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N0
twentynm_io_ibuf i_x_a0_a_ainput0(
	.i(i_x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a0_a_ainput1));
// synopsys translate_off
defparam i_x_a0_a_ainput0.bus_hold = "false";
defparam i_x_a0_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N24
twentynm_io_ibuf i_x_a1_a_ainput0(
	.i(i_x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a1_a_ainput1));
// synopsys translate_off
defparam i_x_a1_a_ainput0.bus_hold = "false";
defparam i_x_a1_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N12
twentynm_io_ibuf i_x_a2_a_ainput0(
	.i(i_x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a2_a_ainput1));
// synopsys translate_off
defparam i_x_a2_a_ainput0.bus_hold = "false";
defparam i_x_a2_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N18
twentynm_io_ibuf i_x_a3_a_ainput0(
	.i(i_x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a3_a_ainput1));
// synopsys translate_off
defparam i_x_a3_a_ainput0.bus_hold = "false";
defparam i_x_a3_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y118_N9
twentynm_io_ibuf i_x_a4_a_ainput0(
	.i(i_x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a4_a_ainput1));
// synopsys translate_off
defparam i_x_a4_a_ainput0.bus_hold = "false";
defparam i_x_a4_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y116_N36
twentynm_io_ibuf i_x_a5_a_ainput0(
	.i(i_x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a5_a_ainput1));
// synopsys translate_off
defparam i_x_a5_a_ainput0.bus_hold = "false";
defparam i_x_a5_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N48
twentynm_io_ibuf i_x_a6_a_ainput0(
	.i(i_x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a6_a_ainput1));
// synopsys translate_off
defparam i_x_a6_a_ainput0.bus_hold = "false";
defparam i_x_a6_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y116_N42
twentynm_io_ibuf i_x_a7_a_ainput0(
	.i(i_x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a7_a_ainput1));
// synopsys translate_off
defparam i_x_a7_a_ainput0.bus_hold = "false";
defparam i_x_a7_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N54
twentynm_io_ibuf i_x_a8_a_ainput0(
	.i(i_x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a8_a_ainput1));
// synopsys translate_off
defparam i_x_a8_a_ainput0.bus_hold = "false";
defparam i_x_a8_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N30
twentynm_io_ibuf i_x_a9_a_ainput0(
	.i(i_x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a9_a_ainput1));
// synopsys translate_off
defparam i_x_a9_a_ainput0.bus_hold = "false";
defparam i_x_a9_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N51
twentynm_io_ibuf i_x_a10_a_ainput0(
	.i(i_x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a10_a_ainput1));
// synopsys translate_off
defparam i_x_a10_a_ainput0.bus_hold = "false";
defparam i_x_a10_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N33
twentynm_io_ibuf i_x_a11_a_ainput0(
	.i(i_x[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a11_a_ainput1));
// synopsys translate_off
defparam i_x_a11_a_ainput0.bus_hold = "false";
defparam i_x_a11_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N9
twentynm_io_ibuf i_x_a12_a_ainput0(
	.i(i_x[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a12_a_ainput1));
// synopsys translate_off
defparam i_x_a12_a_ainput0.bus_hold = "false";
defparam i_x_a12_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N27
twentynm_io_ibuf i_x_a13_a_ainput0(
	.i(i_x[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a13_a_ainput1));
// synopsys translate_off
defparam i_x_a13_a_ainput0.bus_hold = "false";
defparam i_x_a13_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y116_N54
twentynm_io_ibuf i_x_a14_a_ainput0(
	.i(i_x[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a14_a_ainput1));
// synopsys translate_off
defparam i_x_a14_a_ainput0.bus_hold = "false";
defparam i_x_a14_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X117_Y115_N42
twentynm_io_ibuf i_x_a15_a_ainput0(
	.i(i_x[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.o(i_x_a15_a_ainput1));
// synopsys translate_off
defparam i_x_a15_a_ainput0.bus_hold = "false";
defparam i_x_a15_a_ainput0.simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N9
twentynm_lcell_comb mux2x1_mmux_aout_a0_a_a0(
// Equation(s):
// mux2x1_mmux_aout_a0_a_a0_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[0])) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(gnd),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!addr_result[0]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a0_a_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a0_a_a0.extended_lut = "off";
defparam mux2x1_mmux_aout_a0_a_a0.lut_mask = 64'h0000000000A000A0;
defparam mux2x1_mmux_aout_a0_a_a0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y115_N40
dffeas fsm0_acurrentState_acompute_3(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(fsm0_acurrentState_acompute_2_aq),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(fsm0_acurrentState_acompute_3_aq),
	.prn(vcc));
// synopsys translate_off
defparam fsm0_acurrentState_acompute_3.is_wysiwyg = "true";
defparam fsm0_acurrentState_acompute_3.power_up = "low";
// synopsys translate_on

// Location: MPDSP_X116_Y114_N0
twentynm_mac Mult1_aMult0_a12(
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({i_x_a15_a_ainput1,i_x_a14_a_ainput1,i_x_a13_a_ainput1,i_x_a12_a_ainput1,i_x_a11_a_ainput1,i_x_a10_a_ainput1,i_x_a9_a_ainput1,i_x_a8_a_ainput1,i_x_a7_a_ainput1,i_x_a6_a_ainput1,i_x_a5_a_ainput1,i_x_a4_a_ainput1,i_x_a3_a_ainput1,i_x_a2_a_ainput1,i_x_a1_a_ainput1,
i_x_a0_a_ainput1}),
	.ay({mux2x1_mmux_aout_a17_a_a17_combout,mux2x1_mmux_aout_a16_a_a16_combout,mux2x1_mmux_aout_a15_a_a15_combout,mux2x1_mmux_aout_a14_a_a14_combout,mux2x1_mmux_aout_a13_a_a13_combout,mux2x1_mmux_aout_a12_a_a12_combout,mux2x1_mmux_aout_a11_a_a11_combout,
mux2x1_mmux_aout_a10_a_a10_combout,mux2x1_mmux_aout_a9_a_a9_combout,mux2x1_mmux_aout_a8_a_a8_combout,mux2x1_mmux_aout_a7_a_a7_combout,mux2x1_mmux_aout_a6_a_a6_combout,mux2x1_mmux_aout_a5_a_a5_combout,mux2x1_mmux_aout_a4_a_a4_combout,
mux2x1_mmux_aout_a3_a_a3_combout,mux2x1_mmux_aout_a2_a_a2_combout,mux2x1_mmux_aout_a1_a_a1_combout,mux2x1_mmux_aout_a0_a_a0_combout}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,clk_ainputCLKENA0_outclk}),
	.aclr({gnd,reset_ainput1}),
	.ena({vcc,vcc,!fsm0_acurrentState_ainput_x_aq}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(Mult1_aMult0_a12_RESULTA_bus),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam Mult1_aMult0_a12.accum_pipeline_clock = "none";
defparam Mult1_aMult0_a12.accumulate_clock = "none";
defparam Mult1_aMult0_a12.ax_clock = "0";
defparam Mult1_aMult0_a12.ax_width = 16;
defparam Mult1_aMult0_a12.ay_scan_in_clock = "none";
defparam Mult1_aMult0_a12.ay_scan_in_width = 18;
defparam Mult1_aMult0_a12.ay_use_scan_in = "false";
defparam Mult1_aMult0_a12.az_clock = "none";
defparam Mult1_aMult0_a12.bx_clock = "none";
defparam Mult1_aMult0_a12.by_clock = "none";
defparam Mult1_aMult0_a12.by_use_scan_in = "false";
defparam Mult1_aMult0_a12.bz_clock = "none";
defparam Mult1_aMult0_a12.coef_a_0 = 0;
defparam Mult1_aMult0_a12.coef_a_1 = 0;
defparam Mult1_aMult0_a12.coef_a_2 = 0;
defparam Mult1_aMult0_a12.coef_a_3 = 0;
defparam Mult1_aMult0_a12.coef_a_4 = 0;
defparam Mult1_aMult0_a12.coef_a_5 = 0;
defparam Mult1_aMult0_a12.coef_a_6 = 0;
defparam Mult1_aMult0_a12.coef_a_7 = 0;
defparam Mult1_aMult0_a12.coef_b_0 = 0;
defparam Mult1_aMult0_a12.coef_b_1 = 0;
defparam Mult1_aMult0_a12.coef_b_2 = 0;
defparam Mult1_aMult0_a12.coef_b_3 = 0;
defparam Mult1_aMult0_a12.coef_b_4 = 0;
defparam Mult1_aMult0_a12.coef_b_5 = 0;
defparam Mult1_aMult0_a12.coef_b_6 = 0;
defparam Mult1_aMult0_a12.coef_b_7 = 0;
defparam Mult1_aMult0_a12.coef_sel_a_clock = "none";
defparam Mult1_aMult0_a12.coef_sel_b_clock = "none";
defparam Mult1_aMult0_a12.delay_scan_out_ay = "false";
defparam Mult1_aMult0_a12.delay_scan_out_by = "false";
defparam Mult1_aMult0_a12.enable_double_accum = "false";
defparam Mult1_aMult0_a12.input_pipeline_clock = "none";
defparam Mult1_aMult0_a12.load_const_clock = "none";
defparam Mult1_aMult0_a12.load_const_pipeline_clock = "none";
defparam Mult1_aMult0_a12.load_const_value = 0;
defparam Mult1_aMult0_a12.mode_sub_location = 0;
defparam Mult1_aMult0_a12.negate_clock = "none";
defparam Mult1_aMult0_a12.negate_pipeline_clock = "none";
defparam Mult1_aMult0_a12.operand_source_max = "input";
defparam Mult1_aMult0_a12.operand_source_may = "input";
defparam Mult1_aMult0_a12.operand_source_mbx = "input";
defparam Mult1_aMult0_a12.operand_source_mby = "input";
defparam Mult1_aMult0_a12.operation_mode = "m18x18_full";
defparam Mult1_aMult0_a12.output_clock = "none";
defparam Mult1_aMult0_a12.preadder_subtract_a = "false";
defparam Mult1_aMult0_a12.preadder_subtract_b = "false";
defparam Mult1_aMult0_a12.result_a_width = 64;
defparam Mult1_aMult0_a12.signed_max = "false";
defparam Mult1_aMult0_a12.signed_may = "false";
defparam Mult1_aMult0_a12.signed_mbx = "false";
defparam Mult1_aMult0_a12.signed_mby = "false";
defparam Mult1_aMult0_a12.sub_clock = "none";
defparam Mult1_aMult0_a12.sub_pipeline_clock = "none";
defparam Mult1_aMult0_a12.use_chainadder = "false";
// synopsys translate_on

// Location: MPDSP_X116_Y115_N0
twentynm_mac Mult1_aMult0_amult_hlmac(
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({mux2x1_mmux_aout_a31_a_a31_combout,mux2x1_mmux_aout_a30_a_a30_combout,mux2x1_mmux_aout_a29_a_a29_combout,mux2x1_mmux_aout_a28_a_a28_combout,mux2x1_mmux_aout_a27_a_a27_combout,mux2x1_mmux_aout_a26_a_a26_combout,mux2x1_mmux_aout_a25_a_a25_combout,
mux2x1_mmux_aout_a24_a_a24_combout,mux2x1_mmux_aout_a23_a_a23_combout,mux2x1_mmux_aout_a22_a_a22_combout,mux2x1_mmux_aout_a21_a_a21_combout,mux2x1_mmux_aout_a20_a_a20_combout,mux2x1_mmux_aout_a19_a_a19_combout,mux2x1_mmux_aout_a18_a_a18_combout}),
	.ay({i_x_a15_a_ainput1,i_x_a14_a_ainput1,i_x_a13_a_ainput1,i_x_a12_a_ainput1,i_x_a11_a_ainput1,i_x_a10_a_ainput1,i_x_a9_a_ainput1,i_x_a8_a_ainput1,i_x_a7_a_ainput1,i_x_a6_a_ainput1,i_x_a5_a_ainput1,i_x_a4_a_ainput1,i_x_a3_a_ainput1,i_x_a2_a_ainput1,i_x_a1_a_ainput1,
i_x_a0_a_ainput1}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,Mult1_aMult0_a41,Mult1_aMult0_a40,Mult1_aMult0_a39,Mult1_aMult0_a38,Mult1_aMult0_a37,Mult1_aMult0_a36,Mult1_aMult0_a35,Mult1_aMult0_a34,Mult1_aMult0_a33,Mult1_aMult0_a32,Mult1_aMult0_a31,Mult1_aMult0_a30,Mult1_aMult0_a29,Mult1_aMult0_a28,Mult1_aMult0_a27,
Mult1_aMult0_a26}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,clk_ainputCLKENA0_outclk}),
	.aclr({gnd,reset_ainput1}),
	.ena({vcc,vcc,!fsm0_acurrentState_ainput_x_aq}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(Mult1_aMult0_amult_hlmac_RESULTA_bus),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam Mult1_aMult0_amult_hlmac.accum_pipeline_clock = "none";
defparam Mult1_aMult0_amult_hlmac.accumulate_clock = "none";
defparam Mult1_aMult0_amult_hlmac.ax_clock = "none";
defparam Mult1_aMult0_amult_hlmac.ax_width = 14;
defparam Mult1_aMult0_amult_hlmac.ay_scan_in_clock = "0";
defparam Mult1_aMult0_amult_hlmac.ay_scan_in_width = 16;
defparam Mult1_aMult0_amult_hlmac.ay_use_scan_in = "false";
defparam Mult1_aMult0_amult_hlmac.az_clock = "none";
defparam Mult1_aMult0_amult_hlmac.bx_clock = "none";
defparam Mult1_aMult0_amult_hlmac.bx_width = 13;
defparam Mult1_aMult0_amult_hlmac.by_clock = "none";
defparam Mult1_aMult0_amult_hlmac.by_use_scan_in = "false";
defparam Mult1_aMult0_amult_hlmac.by_width = 18;
defparam Mult1_aMult0_amult_hlmac.bz_clock = "none";
defparam Mult1_aMult0_amult_hlmac.coef_a_0 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_1 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_2 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_3 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_4 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_5 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_6 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_a_7 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_0 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_1 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_2 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_3 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_4 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_5 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_6 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_b_7 = 0;
defparam Mult1_aMult0_amult_hlmac.coef_sel_a_clock = "none";
defparam Mult1_aMult0_amult_hlmac.coef_sel_b_clock = "none";
defparam Mult1_aMult0_amult_hlmac.delay_scan_out_ay = "false";
defparam Mult1_aMult0_amult_hlmac.delay_scan_out_by = "false";
defparam Mult1_aMult0_amult_hlmac.enable_double_accum = "false";
defparam Mult1_aMult0_amult_hlmac.input_pipeline_clock = "none";
defparam Mult1_aMult0_amult_hlmac.load_const_clock = "none";
defparam Mult1_aMult0_amult_hlmac.load_const_pipeline_clock = "none";
defparam Mult1_aMult0_amult_hlmac.load_const_value = 0;
defparam Mult1_aMult0_amult_hlmac.mode_sub_location = 0;
defparam Mult1_aMult0_amult_hlmac.negate_clock = "none";
defparam Mult1_aMult0_amult_hlmac.negate_pipeline_clock = "none";
defparam Mult1_aMult0_amult_hlmac.operand_source_max = "input";
defparam Mult1_aMult0_amult_hlmac.operand_source_may = "input";
defparam Mult1_aMult0_amult_hlmac.operand_source_mbx = "input";
defparam Mult1_aMult0_amult_hlmac.operand_source_mby = "input";
defparam Mult1_aMult0_amult_hlmac.operation_mode = "m18x18_plus36";
defparam Mult1_aMult0_amult_hlmac.output_clock = "none";
defparam Mult1_aMult0_amult_hlmac.preadder_subtract_a = "false";
defparam Mult1_aMult0_amult_hlmac.preadder_subtract_b = "false";
defparam Mult1_aMult0_amult_hlmac.result_a_width = 64;
defparam Mult1_aMult0_amult_hlmac.signed_max = "false";
defparam Mult1_aMult0_amult_hlmac.signed_may = "false";
defparam Mult1_aMult0_amult_hlmac.signed_mbx = "false";
defparam Mult1_aMult0_amult_hlmac.signed_mby = "false";
defparam Mult1_aMult0_amult_hlmac.sub_clock = "none";
defparam Mult1_aMult0_amult_hlmac.sub_pipeline_clock = "none";
defparam Mult1_aMult0_amult_hlmac.use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N0
twentynm_lcell_comb Addr1_aAdd0_a1(
// Equation(s):
// Addr1_aAdd0_a1_sumout = SUM(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[12] ) + ( !VCC ))
// Addr1_aAdd0_a2 = CARRY(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[12] ) + ( !VCC ))

	.dataa(!fsm0_acurrentState_acompute_4_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(!fsm0_acurrentState_acompute_3_aq),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a1_sumout),
	.cout(Addr1_aAdd0_a2),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a1.extended_lut = "off";
defparam Addr1_aAdd0_a1.lut_mask = 64'h0000FF0000008080;
defparam Addr1_aAdd0_a1.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N3
twentynm_lcell_comb Addr1_aAdd0_a5(
// Equation(s):
// Addr1_aAdd0_a5_sumout = SUM(( GND ) + ( Mult1_ao_res[13] ) + ( Addr1_aAdd0_a2 ))
// Addr1_aAdd0_a6 = CARRY(( GND ) + ( Mult1_ao_res[13] ) + ( Addr1_aAdd0_a2 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[13]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a2),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a5_sumout),
	.cout(Addr1_aAdd0_a6),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a5.extended_lut = "off";
defparam Addr1_aAdd0_a5.lut_mask = 64'h0000FF0000000000;
defparam Addr1_aAdd0_a5.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N6
twentynm_lcell_comb Addr1_aAdd0_a9(
// Equation(s):
// Addr1_aAdd0_a9_sumout = SUM(( Mult1_ao_res[14] ) + ( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Addr1_aAdd0_a6 ))
// Addr1_aAdd0_a10 = CARRY(( Mult1_ao_res[14] ) + ( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Addr1_aAdd0_a6 ))

	.dataa(!fsm0_acurrentState_acompute_4_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(!fsm0_acurrentState_acompute_3_aq),
	.datad(!Mult1_ao_res[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a6),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a9_sumout),
	.cout(Addr1_aAdd0_a10),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a9.extended_lut = "off";
defparam Addr1_aAdd0_a9.lut_mask = 64'h00007F7F000000FF;
defparam Addr1_aAdd0_a9.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N9
twentynm_lcell_comb Addr1_aAdd0_a13(
// Equation(s):
// Addr1_aAdd0_a13_sumout = SUM(( Mult1_ao_res[15] ) + ( GND ) + ( Addr1_aAdd0_a10 ))
// Addr1_aAdd0_a14 = CARRY(( Mult1_ao_res[15] ) + ( GND ) + ( Addr1_aAdd0_a10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a10),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a13_sumout),
	.cout(Addr1_aAdd0_a14),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a13.extended_lut = "off";
defparam Addr1_aAdd0_a13.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a13.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N12
twentynm_lcell_comb Addr1_aAdd0_a17(
// Equation(s):
// Addr1_aAdd0_a17_sumout = SUM(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[16] ) + ( Addr1_aAdd0_a14 ))
// Addr1_aAdd0_a18 = CARRY(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[16] ) + ( Addr1_aAdd0_a14 ))

	.dataa(!fsm0_acurrentState_acompute_4_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(!fsm0_acurrentState_acompute_3_aq),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[16]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a14),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a17_sumout),
	.cout(Addr1_aAdd0_a18),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a17.extended_lut = "off";
defparam Addr1_aAdd0_a17.lut_mask = 64'h0000FF0000008080;
defparam Addr1_aAdd0_a17.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N15
twentynm_lcell_comb Addr1_aAdd0_a21(
// Equation(s):
// Addr1_aAdd0_a21_sumout = SUM(( GND ) + ( Mult1_ao_res[17] ) + ( Addr1_aAdd0_a18 ))
// Addr1_aAdd0_a22 = CARRY(( GND ) + ( Mult1_ao_res[17] ) + ( Addr1_aAdd0_a18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[17]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a18),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a21_sumout),
	.cout(Addr1_aAdd0_a22),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a21.extended_lut = "off";
defparam Addr1_aAdd0_a21.lut_mask = 64'h0000FF0000000000;
defparam Addr1_aAdd0_a21.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N30
twentynm_lcell_comb fsm0_aWideOr2_a0(
// Equation(s):
// fsm0_aWideOr2_a0_combout = (!fsm0_acurrentState_aoutput_y_aq & fsm0_acurrentState_ainput_x_aq)

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(fsm0_aWideOr2_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam fsm0_aWideOr2_a0.extended_lut = "off";
defparam fsm0_aWideOr2_a0.lut_mask = 64'h2222222222222222;
defparam fsm0_aWideOr2_a0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N16
dffeas addr_result_a17_a_aDUPLICATE(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a21_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result_a17_a_aDUPLICATE_q),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a17_a_aDUPLICATE.is_wysiwyg = "true";
defparam addr_result_a17_a_aDUPLICATE.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N42
twentynm_lcell_comb mux2x1_mmux_aout_a17_a_a17(
// Equation(s):
// mux2x1_mmux_aout_a17_a_a17_combout = ( !fsm0_acurrentState_aoutput_y_aq & ( (!fsm0_acurrentState_acompute_0_aq & (addr_result_a17_a_aDUPLICATE_q & fsm0_acurrentState_ainput_x_aq)) ) )

	.dataa(!fsm0_acurrentState_acompute_0_aq),
	.datab(gnd),
	.datac(!addr_result_a17_a_aDUPLICATE_q),
	.datad(!fsm0_acurrentState_ainput_x_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_aoutput_y_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a17_a_a17_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a17_a_a17.extended_lut = "off";
defparam mux2x1_mmux_aout_a17_a_a17.lut_mask = 64'h000A000A00000000;
defparam mux2x1_mmux_aout_a17_a_a17.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N14
dffeas addr_result_a16_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a17_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[16]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a16_a.is_wysiwyg = "true";
defparam addr_result_a16_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N0
twentynm_lcell_comb mux2x1_mmux_aout_a16_a_a16(
// Equation(s):
// mux2x1_mmux_aout_a16_a_a16_combout = ( addr_result[16] & ( (!fsm0_acurrentState_acompute_0_aq & (!fsm0_acurrentState_aoutput_y_aq & fsm0_acurrentState_ainput_x_aq)) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_acompute_0_aq),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!fsm0_acurrentState_ainput_x_aq),
	.datae(gnd),
	.dataf(!addr_result[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a16_a_a16_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a16_a_a16.extended_lut = "off";
defparam mux2x1_mmux_aout_a16_a_a16.lut_mask = 64'h0000000000C000C0;
defparam mux2x1_mmux_aout_a16_a_a16.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N11
dffeas addr_result_a15_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a13_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[15]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a15_a.is_wysiwyg = "true";
defparam addr_result_a15_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N54
twentynm_lcell_comb mux2x1_mmux_aout_a15_a_a15(
// Equation(s):
// mux2x1_mmux_aout_a15_a_a15_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (addr_result[15] & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(gnd),
	.datac(!addr_result[15]),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a15_a_a15_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a15_a_a15.extended_lut = "off";
defparam mux2x1_mmux_aout_a15_a_a15.lut_mask = 64'h000000000A000A00;
defparam mux2x1_mmux_aout_a15_a_a15.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N7
dffeas addr_result_a14_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a9_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[14]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a14_a.is_wysiwyg = "true";
defparam addr_result_a14_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N51
twentynm_lcell_comb mux2x1_mmux_aout_a14_a_a14(
// Equation(s):
// mux2x1_mmux_aout_a14_a_a14_combout = ( fsm0_acurrentState_ainput_x_aq & ( ((addr_result[14]) # (fsm0_acurrentState_acompute_0_aq)) # (fsm0_acurrentState_aoutput_y_aq) ) ) # ( !fsm0_acurrentState_ainput_x_aq )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_acompute_0_aq),
	.datac(!addr_result[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a14_a_a14_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a14_a_a14.extended_lut = "off";
defparam mux2x1_mmux_aout_a14_a_a14.lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam mux2x1_mmux_aout_a14_a_a14.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N4
dffeas addr_result_a13_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a5_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[13]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a13_a.is_wysiwyg = "true";
defparam addr_result_a13_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N36
twentynm_lcell_comb mux2x1_mmux_aout_a13_a_a13(
// Equation(s):
// mux2x1_mmux_aout_a13_a_a13_combout = ( addr_result[13] & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!addr_result[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a13_a_a13_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a13_a_a13.extended_lut = "off";
defparam mux2x1_mmux_aout_a13_a_a13.lut_mask = 64'h0000000030003000;
defparam mux2x1_mmux_aout_a13_a_a13.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N2
dffeas addr_result_a12_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a1_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[12]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a12_a.is_wysiwyg = "true";
defparam addr_result_a12_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N24
twentynm_lcell_comb mux2x1_mmux_aout_a12_a_a12(
// Equation(s):
// mux2x1_mmux_aout_a12_a_a12_combout = (!fsm0_acurrentState_aoutput_y_aq & (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[12])))

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!addr_result[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a12_a_a12_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a12_a_a12.extended_lut = "off";
defparam mux2x1_mmux_aout_a12_a_a12.lut_mask = 64'h0020002000200020;
defparam mux2x1_mmux_aout_a12_a_a12.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N29
dffeas addr_result_a11_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[11]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[11]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a11_a.is_wysiwyg = "true";
defparam addr_result_a11_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N6
twentynm_lcell_comb mux2x1_mmux_aout_a11_a_a11(
// Equation(s):
// mux2x1_mmux_aout_a11_a_a11_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[11])) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_acompute_0_aq),
	.datac(!addr_result[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a11_a_a11_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a11_a_a11.extended_lut = "off";
defparam mux2x1_mmux_aout_a11_a_a11.lut_mask = 64'h0000000008080808;
defparam mux2x1_mmux_aout_a11_a_a11.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N59
dffeas addr_result_a10_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[10]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[10]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a10_a.is_wysiwyg = "true";
defparam addr_result_a10_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N57
twentynm_lcell_comb mux2x1_mmux_aout_a10_a_a10(
// Equation(s):
// mux2x1_mmux_aout_a10_a_a10_combout = (!fsm0_acurrentState_aoutput_y_aq & (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[10])))

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!addr_result[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a10_a_a10_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a10_a_a10.extended_lut = "off";
defparam mux2x1_mmux_aout_a10_a_a10.lut_mask = 64'h0020002000200020;
defparam mux2x1_mmux_aout_a10_a_a10.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N17
dffeas addr_result_a9_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[9]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[9]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a9_a.is_wysiwyg = "true";
defparam addr_result_a9_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N15
twentynm_lcell_comb mux2x1_mmux_aout_a9_a_a9(
// Equation(s):
// mux2x1_mmux_aout_a9_a_a9_combout = (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & (fsm0_acurrentState_ainput_x_aq & addr_result[9])))

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_acompute_0_aq),
	.datac(!fsm0_acurrentState_ainput_x_aq),
	.datad(!addr_result[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a9_a_a9_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a9_a_a9.extended_lut = "off";
defparam mux2x1_mmux_aout_a9_a_a9.lut_mask = 64'h0008000800080008;
defparam mux2x1_mmux_aout_a9_a_a9.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N56
dffeas addr_result_a8_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[8]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[8]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a8_a.is_wysiwyg = "true";
defparam addr_result_a8_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N21
twentynm_lcell_comb mux2x1_mmux_aout_a8_a_a8(
// Equation(s):
// mux2x1_mmux_aout_a8_a_a8_combout = ( addr_result[8] & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_acompute_0_aq & !fsm0_acurrentState_aoutput_y_aq)) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!fsm0_acurrentState_aoutput_y_aq),
	.datae(gnd),
	.dataf(!addr_result[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a8_a_a8_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a8_a_a8.extended_lut = "off";
defparam mux2x1_mmux_aout_a8_a_a8.lut_mask = 64'h0000000030003000;
defparam mux2x1_mmux_aout_a8_a_a8.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N50
dffeas addr_result_a7_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[7]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[7]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a7_a.is_wysiwyg = "true";
defparam addr_result_a7_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N48
twentynm_lcell_comb mux2x1_mmux_aout_a7_a_a7(
// Equation(s):
// mux2x1_mmux_aout_a7_a_a7_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[7])) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_acompute_0_aq),
	.datac(gnd),
	.datad(!addr_result[7]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a7_a_a7_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a7_a_a7.extended_lut = "off";
defparam mux2x1_mmux_aout_a7_a_a7.lut_mask = 64'h0000000000880088;
defparam mux2x1_mmux_aout_a7_a_a7.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N32
dffeas addr_result_a6_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[6]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[6]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a6_a.is_wysiwyg = "true";
defparam addr_result_a6_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N3
twentynm_lcell_comb mux2x1_mmux_aout_a6_a_a6(
// Equation(s):
// mux2x1_mmux_aout_a6_a_a6_combout = ( !fsm0_acurrentState_aoutput_y_aq & ( (addr_result[6] & (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(!addr_result[6]),
	.datab(gnd),
	.datac(!fsm0_acurrentState_ainput_x_aq),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_aoutput_y_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a6_a_a6_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a6_a_a6.extended_lut = "off";
defparam mux2x1_mmux_aout_a6_a_a6.lut_mask = 64'h0500050000000000;
defparam mux2x1_mmux_aout_a6_a_a6.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N26
dffeas addr_result_a5_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[5]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[5]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a5_a.is_wysiwyg = "true";
defparam addr_result_a5_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N27
twentynm_lcell_comb mux2x1_mmux_aout_a5_a_a5(
// Equation(s):
// mux2x1_mmux_aout_a5_a_a5_combout = (!fsm0_acurrentState_aoutput_y_aq & (fsm0_acurrentState_ainput_x_aq & (addr_result[5] & !fsm0_acurrentState_acompute_0_aq)))

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!addr_result[5]),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a5_a_a5_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a5_a_a5.extended_lut = "off";
defparam mux2x1_mmux_aout_a5_a_a5.lut_mask = 64'h0200020002000200;
defparam mux2x1_mmux_aout_a5_a_a5.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N18
twentynm_lcell_comb Addr1_aAdd0_a25(
// Equation(s):
// Addr1_aAdd0_a25_sumout = SUM(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[18] ) + ( Addr1_aAdd0_a22 ))
// Addr1_aAdd0_a26 = CARRY(( (!fsm0_acurrentState_acompute_4_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_3_aq)) ) + ( Mult1_ao_res[18] ) + ( Addr1_aAdd0_a22 ))

	.dataa(!fsm0_acurrentState_acompute_4_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(!fsm0_acurrentState_acompute_3_aq),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[18]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a22),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a25_sumout),
	.cout(Addr1_aAdd0_a26),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a25.extended_lut = "off";
defparam Addr1_aAdd0_a25.lut_mask = 64'h0000FF0000008080;
defparam Addr1_aAdd0_a25.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N21
twentynm_lcell_comb Addr1_aAdd0_a29(
// Equation(s):
// Addr1_aAdd0_a29_sumout = SUM(( Mult1_ao_res[19] ) + ( GND ) + ( Addr1_aAdd0_a26 ))
// Addr1_aAdd0_a30 = CARRY(( Mult1_ao_res[19] ) + ( GND ) + ( Addr1_aAdd0_a26 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a26),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a29_sumout),
	.cout(Addr1_aAdd0_a30),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a29.extended_lut = "off";
defparam Addr1_aAdd0_a29.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a29.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N24
twentynm_lcell_comb Addr1_aAdd0_a33(
// Equation(s):
// Addr1_aAdd0_a33_sumout = SUM(( Mult1_ao_res[20] ) + ( (!fsm0_acurrentState_acompute_3_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_4_aq)) ) + ( Addr1_aAdd0_a30 ))
// Addr1_aAdd0_a34 = CARRY(( Mult1_ao_res[20] ) + ( (!fsm0_acurrentState_acompute_3_aq & (!fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_4_aq)) ) + ( Addr1_aAdd0_a30 ))

	.dataa(!fsm0_acurrentState_acompute_3_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(gnd),
	.datad(!Mult1_ao_res[20]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_4_aq),
	.datag(gnd),
	.cin(Addr1_aAdd0_a30),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a33_sumout),
	.cout(Addr1_aAdd0_a34),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a33.extended_lut = "off";
defparam Addr1_aAdd0_a33.lut_mask = 64'h000077FF000000FF;
defparam Addr1_aAdd0_a33.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N27
twentynm_lcell_comb Addr1_aAdd0_a37(
// Equation(s):
// Addr1_aAdd0_a37_sumout = SUM(( GND ) + ( Mult1_ao_res[21] ) + ( Addr1_aAdd0_a34 ))
// Addr1_aAdd0_a38 = CARRY(( GND ) + ( Mult1_ao_res[21] ) + ( Addr1_aAdd0_a34 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[21]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a34),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a37_sumout),
	.cout(Addr1_aAdd0_a38),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a37.extended_lut = "off";
defparam Addr1_aAdd0_a37.lut_mask = 64'h0000FF0000000000;
defparam Addr1_aAdd0_a37.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N30
twentynm_lcell_comb Addr1_aAdd0_a41(
// Equation(s):
// Addr1_aAdd0_a41_sumout = SUM(( (!fsm0_acurrentState_acompute_3_aq & (!fsm0_acurrentState_acompute_2_aq & fsm0_acurrentState_acompute_1_aq)) ) + ( Mult1_ao_res[22] ) + ( Addr1_aAdd0_a38 ))
// Addr1_aAdd0_a42 = CARRY(( (!fsm0_acurrentState_acompute_3_aq & (!fsm0_acurrentState_acompute_2_aq & fsm0_acurrentState_acompute_1_aq)) ) + ( Mult1_ao_res[22] ) + ( Addr1_aAdd0_a38 ))

	.dataa(!fsm0_acurrentState_acompute_3_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(gnd),
	.datad(!fsm0_acurrentState_acompute_1_aq),
	.datae(gnd),
	.dataf(!Mult1_ao_res[22]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a38),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a41_sumout),
	.cout(Addr1_aAdd0_a42),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a41.extended_lut = "off";
defparam Addr1_aAdd0_a41.lut_mask = 64'h0000FF0000000088;
defparam Addr1_aAdd0_a41.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N33
twentynm_lcell_comb Addr1_aAdd0_a45(
// Equation(s):
// Addr1_aAdd0_a45_sumout = SUM(( Mult1_ao_res[23] ) + ( GND ) + ( Addr1_aAdd0_a42 ))
// Addr1_aAdd0_a46 = CARRY(( Mult1_ao_res[23] ) + ( GND ) + ( Addr1_aAdd0_a42 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a42),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a45_sumout),
	.cout(Addr1_aAdd0_a46),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a45.extended_lut = "off";
defparam Addr1_aAdd0_a45.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a45.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N36
twentynm_lcell_comb Addr1_aAdd0_a49(
// Equation(s):
// Addr1_aAdd0_a49_sumout = SUM(( (!fsm0_acurrentState_acompute_3_aq & (fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_1_aq)) ) + ( Mult1_ao_res[24] ) + ( Addr1_aAdd0_a46 ))
// Addr1_aAdd0_a50 = CARRY(( (!fsm0_acurrentState_acompute_3_aq & (fsm0_acurrentState_acompute_2_aq & !fsm0_acurrentState_acompute_1_aq)) ) + ( Mult1_ao_res[24] ) + ( Addr1_aAdd0_a46 ))

	.dataa(!fsm0_acurrentState_acompute_3_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(gnd),
	.datad(!fsm0_acurrentState_acompute_1_aq),
	.datae(gnd),
	.dataf(!Mult1_ao_res[24]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a46),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a49_sumout),
	.cout(Addr1_aAdd0_a50),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a49.extended_lut = "off";
defparam Addr1_aAdd0_a49.lut_mask = 64'h0000FF0000002200;
defparam Addr1_aAdd0_a49.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N39
twentynm_lcell_comb Addr1_aAdd0_a53(
// Equation(s):
// Addr1_aAdd0_a53_sumout = SUM(( Mult1_ao_res[25] ) + ( (((fsm0_acurrentState_acompute_2_aq & fsm0_acurrentState_acompute_1_aq)) # (fsm0_acurrentState_acompute_4_aq)) # (fsm0_acurrentState_acompute_3_aq) ) + ( Addr1_aAdd0_a50 ))
// Addr1_aAdd0_a54 = CARRY(( Mult1_ao_res[25] ) + ( (((fsm0_acurrentState_acompute_2_aq & fsm0_acurrentState_acompute_1_aq)) # (fsm0_acurrentState_acompute_4_aq)) # (fsm0_acurrentState_acompute_3_aq) ) + ( Addr1_aAdd0_a50 ))

	.dataa(!fsm0_acurrentState_acompute_3_aq),
	.datab(!fsm0_acurrentState_acompute_2_aq),
	.datac(!fsm0_acurrentState_acompute_4_aq),
	.datad(!Mult1_ao_res[25]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_1_aq),
	.datag(gnd),
	.cin(Addr1_aAdd0_a50),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a53_sumout),
	.cout(Addr1_aAdd0_a54),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a53.extended_lut = "off";
defparam Addr1_aAdd0_a53.lut_mask = 64'h0000A080000000FF;
defparam Addr1_aAdd0_a53.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N42
twentynm_lcell_comb Addr1_aAdd0_a57(
// Equation(s):
// Addr1_aAdd0_a57_sumout = SUM(( Mult1_ao_res[26] ) + ( GND ) + ( Addr1_aAdd0_a54 ))
// Addr1_aAdd0_a58 = CARRY(( Mult1_ao_res[26] ) + ( GND ) + ( Addr1_aAdd0_a54 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a54),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a57_sumout),
	.cout(Addr1_aAdd0_a58),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a57.extended_lut = "off";
defparam Addr1_aAdd0_a57.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a57.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N45
twentynm_lcell_comb Addr1_aAdd0_a61(
// Equation(s):
// Addr1_aAdd0_a61_sumout = SUM(( GND ) + ( Mult1_ao_res[27] ) + ( Addr1_aAdd0_a58 ))
// Addr1_aAdd0_a62 = CARRY(( GND ) + ( Mult1_ao_res[27] ) + ( Addr1_aAdd0_a58 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[27]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a58),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a61_sumout),
	.cout(Addr1_aAdd0_a62),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a61.extended_lut = "off";
defparam Addr1_aAdd0_a61.lut_mask = 64'h0000FF0000000000;
defparam Addr1_aAdd0_a61.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N48
twentynm_lcell_comb Addr1_aAdd0_a65(
// Equation(s):
// Addr1_aAdd0_a65_sumout = SUM(( Mult1_ao_res[28] ) + ( GND ) + ( Addr1_aAdd0_a62 ))
// Addr1_aAdd0_a66 = CARRY(( Mult1_ao_res[28] ) + ( GND ) + ( Addr1_aAdd0_a62 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a62),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a65_sumout),
	.cout(Addr1_aAdd0_a66),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a65.extended_lut = "off";
defparam Addr1_aAdd0_a65.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a65.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N51
twentynm_lcell_comb Addr1_aAdd0_a69(
// Equation(s):
// Addr1_aAdd0_a69_sumout = SUM(( GND ) + ( Mult1_ao_res[29] ) + ( Addr1_aAdd0_a66 ))
// Addr1_aAdd0_a70 = CARRY(( GND ) + ( Mult1_ao_res[29] ) + ( Addr1_aAdd0_a66 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Mult1_ao_res[29]),
	.datag(gnd),
	.cin(Addr1_aAdd0_a66),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a69_sumout),
	.cout(Addr1_aAdd0_a70),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a69.extended_lut = "off";
defparam Addr1_aAdd0_a69.lut_mask = 64'h0000FF0000000000;
defparam Addr1_aAdd0_a69.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N54
twentynm_lcell_comb Addr1_aAdd0_a73(
// Equation(s):
// Addr1_aAdd0_a73_sumout = SUM(( Mult1_ao_res[30] ) + ( GND ) + ( Addr1_aAdd0_a70 ))
// Addr1_aAdd0_a74 = CARRY(( Mult1_ao_res[30] ) + ( GND ) + ( Addr1_aAdd0_a70 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a70),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a73_sumout),
	.cout(Addr1_aAdd0_a74),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a73.extended_lut = "off";
defparam Addr1_aAdd0_a73.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a73.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y115_N57
twentynm_lcell_comb Addr1_aAdd0_a77(
// Equation(s):
// Addr1_aAdd0_a77_sumout = SUM(( Mult1_ao_res[31] ) + ( GND ) + ( Addr1_aAdd0_a74 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Mult1_ao_res[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Addr1_aAdd0_a74),
	.sharein(gnd),
	.combout(),
	.sumout(Addr1_aAdd0_a77_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Addr1_aAdd0_a77.extended_lut = "off";
defparam Addr1_aAdd0_a77.lut_mask = 64'h0000FFFF000000FF;
defparam Addr1_aAdd0_a77.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N59
dffeas addr_result_a31_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a77_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[31]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a31_a.is_wysiwyg = "true";
defparam addr_result_a31_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N24
twentynm_lcell_comb mux2x1_mmux_aout_a31_a_a31(
// Equation(s):
// mux2x1_mmux_aout_a31_a_a31_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & addr_result[31])) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(!addr_result[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a31_a_a31_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a31_a_a31.extended_lut = "off";
defparam mux2x1_mmux_aout_a31_a_a31.lut_mask = 64'h0404040400000000;
defparam mux2x1_mmux_aout_a31_a_a31.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N56
dffeas addr_result_a30_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a73_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[30]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a30_a.is_wysiwyg = "true";
defparam addr_result_a30_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N21
twentynm_lcell_comb mux2x1_mmux_aout_a30_a_a30(
// Equation(s):
// mux2x1_mmux_aout_a30_a_a30_combout = ( addr_result[30] & ( !fsm0_acurrentState_acompute_0_aq & ( (!fsm0_acurrentState_aoutput_y_aq & fsm0_acurrentState_ainput_x_aq) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!fsm0_acurrentState_ainput_x_aq),
	.datae(!addr_result[30]),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a30_a_a30_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a30_a_a30.extended_lut = "off";
defparam mux2x1_mmux_aout_a30_a_a30.lut_mask = 64'h000000F000000000;
defparam mux2x1_mmux_aout_a30_a_a30.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N53
dffeas addr_result_a29_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a69_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[29]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a29_a.is_wysiwyg = "true";
defparam addr_result_a29_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N15
twentynm_lcell_comb mux2x1_mmux_aout_a29_a_a29(
// Equation(s):
// mux2x1_mmux_aout_a29_a_a29_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & addr_result[29])) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(gnd),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!addr_result[29]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a29_a_a29_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a29_a_a29.extended_lut = "off";
defparam mux2x1_mmux_aout_a29_a_a29.lut_mask = 64'h0050005000000000;
defparam mux2x1_mmux_aout_a29_a_a29.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N50
dffeas addr_result_a28_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a65_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[28]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a28_a.is_wysiwyg = "true";
defparam addr_result_a28_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N12
twentynm_lcell_comb mux2x1_mmux_aout_a28_a_a28(
// Equation(s):
// mux2x1_mmux_aout_a28_a_a28_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & addr_result[28])) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(gnd),
	.datad(!addr_result[28]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a28_a_a28_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a28_a_a28.extended_lut = "off";
defparam mux2x1_mmux_aout_a28_a_a28.lut_mask = 64'h0044004400000000;
defparam mux2x1_mmux_aout_a28_a_a28.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N46
dffeas addr_result_a27_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a61_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[27]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a27_a.is_wysiwyg = "true";
defparam addr_result_a27_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N57
twentynm_lcell_comb mux2x1_mmux_aout_a27_a_a27(
// Equation(s):
// mux2x1_mmux_aout_a27_a_a27_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (fsm0_acurrentState_ainput_x_aq & addr_result[27])) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(!fsm0_acurrentState_ainput_x_aq),
	.datad(!addr_result[27]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a27_a_a27_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a27_a_a27.extended_lut = "off";
defparam mux2x1_mmux_aout_a27_a_a27.lut_mask = 64'h000C000C00000000;
defparam mux2x1_mmux_aout_a27_a_a27.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N44
dffeas addr_result_a26_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a57_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[26]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a26_a.is_wysiwyg = "true";
defparam addr_result_a26_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N48
twentynm_lcell_comb mux2x1_mmux_aout_a26_a_a26(
// Equation(s):
// mux2x1_mmux_aout_a26_a_a26_combout = ( addr_result[26] & ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_aoutput_y_aq) ) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(gnd),
	.datad(!fsm0_acurrentState_aoutput_y_aq),
	.datae(!addr_result[26]),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a26_a_a26_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a26_a_a26.extended_lut = "off";
defparam mux2x1_mmux_aout_a26_a_a26.lut_mask = 64'h0000330000000000;
defparam mux2x1_mmux_aout_a26_a_a26.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N41
dffeas addr_result_a25_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a53_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[25]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a25_a.is_wysiwyg = "true";
defparam addr_result_a25_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N54
twentynm_lcell_comb mux2x1_mmux_aout_a25_a_a25(
// Equation(s):
// mux2x1_mmux_aout_a25_a_a25_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & addr_result[25])) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(!addr_result[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a25_a_a25_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a25_a_a25.extended_lut = "off";
defparam mux2x1_mmux_aout_a25_a_a25.lut_mask = 64'h0404040400000000;
defparam mux2x1_mmux_aout_a25_a_a25.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N38
dffeas addr_result_a24_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a49_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[24]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a24_a.is_wysiwyg = "true";
defparam addr_result_a24_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N3
twentynm_lcell_comb mux2x1_mmux_aout_a24_a_a24(
// Equation(s):
// mux2x1_mmux_aout_a24_a_a24_combout = ( fsm0_acurrentState_ainput_x_aq & ( !fsm0_acurrentState_acompute_0_aq & ( (!fsm0_acurrentState_aoutput_y_aq & addr_result[24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!addr_result[24]),
	.datae(!fsm0_acurrentState_ainput_x_aq),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a24_a_a24_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a24_a_a24.extended_lut = "off";
defparam mux2x1_mmux_aout_a24_a_a24.lut_mask = 64'h000000F000000000;
defparam mux2x1_mmux_aout_a24_a_a24.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N35
dffeas addr_result_a23_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a45_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[23]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a23_a.is_wysiwyg = "true";
defparam addr_result_a23_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N42
twentynm_lcell_comb mux2x1_mmux_aout_a23_a_a23(
// Equation(s):
// mux2x1_mmux_aout_a23_a_a23_combout = ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & (!fsm0_acurrentState_aoutput_y_aq & addr_result[23])) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(!addr_result[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a23_a_a23_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a23_a_a23.extended_lut = "off";
defparam mux2x1_mmux_aout_a23_a_a23.lut_mask = 64'h0404040400000000;
defparam mux2x1_mmux_aout_a23_a_a23.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N32
dffeas addr_result_a22_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a41_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[22]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a22_a.is_wysiwyg = "true";
defparam addr_result_a22_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N36
twentynm_lcell_comb mux2x1_mmux_aout_a22_a_a22(
// Equation(s):
// mux2x1_mmux_aout_a22_a_a22_combout = ( addr_result[22] & ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_aoutput_y_aq) ) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(gnd),
	.datad(!fsm0_acurrentState_aoutput_y_aq),
	.datae(!addr_result[22]),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a22_a_a22_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a22_a_a22.extended_lut = "off";
defparam mux2x1_mmux_aout_a22_a_a22.lut_mask = 64'h0000330000000000;
defparam mux2x1_mmux_aout_a22_a_a22.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N29
dffeas addr_result_a21_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a37_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[21]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a21_a.is_wysiwyg = "true";
defparam addr_result_a21_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N30
twentynm_lcell_comb mux2x1_mmux_aout_a21_a_a21(
// Equation(s):
// mux2x1_mmux_aout_a21_a_a21_combout = ( addr_result[21] & ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_aoutput_y_aq) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!fsm0_acurrentState_ainput_x_aq),
	.datad(!fsm0_acurrentState_aoutput_y_aq),
	.datae(!addr_result[21]),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a21_a_a21_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a21_a_a21.extended_lut = "off";
defparam mux2x1_mmux_aout_a21_a_a21.lut_mask = 64'h00000F0000000000;
defparam mux2x1_mmux_aout_a21_a_a21.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N26
dffeas addr_result_a20_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a33_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[20]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a20_a.is_wysiwyg = "true";
defparam addr_result_a20_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N6
twentynm_lcell_comb mux2x1_mmux_aout_a20_a_a20(
// Equation(s):
// mux2x1_mmux_aout_a20_a_a20_combout = ( addr_result[20] & ( !fsm0_acurrentState_acompute_0_aq & ( (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_aoutput_y_aq) ) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(gnd),
	.datad(!fsm0_acurrentState_aoutput_y_aq),
	.datae(!addr_result[20]),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a20_a_a20_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a20_a_a20.extended_lut = "off";
defparam mux2x1_mmux_aout_a20_a_a20.lut_mask = 64'h0000330000000000;
defparam mux2x1_mmux_aout_a20_a_a20.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N23
dffeas addr_result_a19_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a29_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[19]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a19_a.is_wysiwyg = "true";
defparam addr_result_a19_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N27
twentynm_lcell_comb mux2x1_mmux_aout_a19_a_a19(
// Equation(s):
// mux2x1_mmux_aout_a19_a_a19_combout = ( addr_result[19] & ( (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & fsm0_acurrentState_ainput_x_aq)) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_aoutput_y_aq),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!fsm0_acurrentState_ainput_x_aq),
	.datae(gnd),
	.dataf(!addr_result[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a19_a_a19_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a19_a_a19.extended_lut = "off";
defparam mux2x1_mmux_aout_a19_a_a19.lut_mask = 64'h0000000000C000C0;
defparam mux2x1_mmux_aout_a19_a_a19.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y115_N20
dffeas addr_result_a18_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a25_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[18]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a18_a.is_wysiwyg = "true";
defparam addr_result_a18_a.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y115_N45
twentynm_lcell_comb mux2x1_mmux_aout_a18_a_a18(
// Equation(s):
// mux2x1_mmux_aout_a18_a_a18_combout = ( fsm0_acurrentState_acompute_0_aq ) # ( !fsm0_acurrentState_acompute_0_aq & ( (!fsm0_acurrentState_ainput_x_aq) # ((addr_result[18]) # (fsm0_acurrentState_aoutput_y_aq)) ) )

	.dataa(!fsm0_acurrentState_ainput_x_aq),
	.datab(gnd),
	.datac(!fsm0_acurrentState_aoutput_y_aq),
	.datad(!addr_result[18]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_acompute_0_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a18_a_a18_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a18_a_a18.extended_lut = "off";
defparam mux2x1_mmux_aout_a18_a_a18.lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam mux2x1_mmux_aout_a18_a_a18.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N53
dffeas addr_result_a4_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[4]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[4]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a4_a.is_wysiwyg = "true";
defparam addr_result_a4_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N45
twentynm_lcell_comb mux2x1_mmux_aout_a4_a_a4(
// Equation(s):
// mux2x1_mmux_aout_a4_a_a4_combout = ( !fsm0_acurrentState_aoutput_y_aq & ( (fsm0_acurrentState_ainput_x_aq & (addr_result[4] & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(gnd),
	.datab(!fsm0_acurrentState_ainput_x_aq),
	.datac(!addr_result[4]),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_aoutput_y_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a4_a_a4_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a4_a_a4.extended_lut = "off";
defparam mux2x1_mmux_aout_a4_a_a4.lut_mask = 64'h0300030000000000;
defparam mux2x1_mmux_aout_a4_a_a4.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N8
dffeas addr_result_a3_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[3]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[3]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a3_a.is_wysiwyg = "true";
defparam addr_result_a3_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N39
twentynm_lcell_comb mux2x1_mmux_aout_a3_a_a3(
// Equation(s):
// mux2x1_mmux_aout_a3_a_a3_combout = ( !fsm0_acurrentState_aoutput_y_aq & ( (addr_result[3] & (fsm0_acurrentState_ainput_x_aq & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(!addr_result[3]),
	.datab(gnd),
	.datac(!fsm0_acurrentState_ainput_x_aq),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_aoutput_y_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a3_a_a3_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a3_a_a3.extended_lut = "off";
defparam mux2x1_mmux_aout_a3_a_a3.lut_mask = 64'h0500050000000000;
defparam mux2x1_mmux_aout_a3_a_a3.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N14
dffeas addr_result_a2_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[2]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[2]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a2_a.is_wysiwyg = "true";
defparam addr_result_a2_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N33
twentynm_lcell_comb mux2x1_mmux_aout_a2_a_a2(
// Equation(s):
// mux2x1_mmux_aout_a2_a_a2_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (!fsm0_acurrentState_acompute_0_aq & addr_result[2])) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(gnd),
	.datac(!fsm0_acurrentState_acompute_0_aq),
	.datad(!addr_result[2]),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a2_a_a2_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a2_a_a2.extended_lut = "off";
defparam mux2x1_mmux_aout_a2_a_a2.lut_mask = 64'h0000000000A000A0;
defparam mux2x1_mmux_aout_a2_a_a2.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N35
dffeas addr_result_a1_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[1]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[1]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a1_a.is_wysiwyg = "true";
defparam addr_result_a1_a.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y114_N12
twentynm_lcell_comb mux2x1_mmux_aout_a1_a_a1(
// Equation(s):
// mux2x1_mmux_aout_a1_a_a1_combout = ( fsm0_acurrentState_ainput_x_aq & ( (!fsm0_acurrentState_aoutput_y_aq & (addr_result[1] & !fsm0_acurrentState_acompute_0_aq)) ) )

	.dataa(!fsm0_acurrentState_aoutput_y_aq),
	.datab(gnd),
	.datac(!addr_result[1]),
	.datad(!fsm0_acurrentState_acompute_0_aq),
	.datae(gnd),
	.dataf(!fsm0_acurrentState_ainput_x_aq),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mux2x1_mmux_aout_a1_a_a1_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mux2x1_mmux_aout_a1_a_a1.extended_lut = "off";
defparam mux2x1_mmux_aout_a1_a_a1.lut_mask = 64'h000000000A000A00;
defparam mux2x1_mmux_aout_a1_a_a1.shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y114_N11
dffeas addr_result_a0_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(gnd),
	.asdata(Mult1_ao_res[0]),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[0]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a0_a.is_wysiwyg = "true";
defparam addr_result_a0_a.power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y115_N10
dffeas addr_result_a15_a_aDUPLICATE(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a13_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result_a15_a_aDUPLICATE_q),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a15_a_aDUPLICATE.is_wysiwyg = "true";
defparam addr_result_a15_a_aDUPLICATE.power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y115_N13
dffeas addr_result_a16_a_aDUPLICATE(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a17_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result_a16_a_aDUPLICATE_q),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a16_a_aDUPLICATE.is_wysiwyg = "true";
defparam addr_result_a16_a_aDUPLICATE.power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y115_N17
dffeas addr_result_a17_a(
	.clk(clk_ainputCLKENA0_outclk),
	.d(Addr1_aAdd0_a21_sumout),
	.asdata(vcc),
	.clrn(!reset_ainput1),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(fsm0_aWideOr2_a0_combout),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_result[17]),
	.prn(vcc));
// synopsys translate_off
defparam addr_result_a17_a.is_wysiwyg = "true";
defparam addr_result_a17_a.power_up = "low";
// synopsys translate_on

assign o_valid = o_valid_aoutput0_o;

assign o_ready = o_ready_aoutput0_o;

assign o_y[0] = o_y_a0_a_aoutput0_o;

assign o_y[1] = o_y_a1_a_aoutput0_o;

assign o_y[2] = o_y_a2_a_aoutput0_o;

assign o_y[3] = o_y_a3_a_aoutput0_o;

assign o_y[4] = o_y_a4_a_aoutput0_o;

assign o_y[5] = o_y_a5_a_aoutput0_o;

assign o_y[6] = o_y_a6_a_aoutput0_o;

assign o_y[7] = o_y_a7_a_aoutput0_o;

assign o_y[8] = o_y_a8_a_aoutput0_o;

assign o_y[9] = o_y_a9_a_aoutput0_o;

assign o_y[10] = o_y_a10_a_aoutput0_o;

assign o_y[11] = o_y_a11_a_aoutput0_o;

assign o_y[12] = o_y_a12_a_aoutput0_o;

assign o_y[13] = o_y_a13_a_aoutput0_o;

assign o_y[14] = o_y_a14_a_aoutput0_o;

assign o_y[15] = o_y_a15_a_aoutput0_o;

assign o_y[16] = o_y_a16_a_aoutput0_o;

assign o_y[17] = o_y_a17_a_aoutput0_o;

assign o_y[18] = o_y_a18_a_aoutput0_o;

assign o_y[19] = o_y_a19_a_aoutput0_o;

assign o_y[20] = o_y_a20_a_aoutput0_o;

assign o_y[21] = o_y_a21_a_aoutput0_o;

assign o_y[22] = o_y_a22_a_aoutput0_o;

assign o_y[23] = o_y_a23_a_aoutput0_o;

assign o_y[24] = o_y_a24_a_aoutput0_o;

assign o_y[25] = o_y_a25_a_aoutput0_o;

assign o_y[26] = o_y_a26_a_aoutput0_o;

assign o_y[27] = o_y_a27_a_aoutput0_o;

assign o_y[28] = o_y_a28_a_aoutput0_o;

assign o_y[29] = o_y_a29_a_aoutput0_o;

assign o_y[30] = o_y_a30_a_aoutput0_o;

assign o_y[31] = o_y_a31_a_aoutput0_o;

endmodule
