
F427IIH_Saramander_Standard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd40  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  0800bef0  0800bef0  0001bef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c280  0800c280  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c280  0800c280  0001c280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c288  0800c288  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c288  0800c288  0001c288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c28c  0800c28c  0001c28c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800c290  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005fc  200001f4  0800c484  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  0800c484  000207f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000151e2  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003107  00000000  00000000  00035406  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011f8  00000000  00000000  00038510  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001060  00000000  00000000  00039708  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025ff1  00000000  00000000  0003a768  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000efd1  00000000  00000000  00060759  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dcf65  00000000  00000000  0006f72a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c68f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a10  00000000  00000000  0014c70c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bed8 	.word	0x0800bed8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	0800bed8 	.word	0x0800bed8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b972 	b.w	8000f64 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14b      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4615      	mov	r5, r2
 8000caa:	d967      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0720 	rsb	r7, r2, #32
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	fa20 f707 	lsr.w	r7, r0, r7
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	ea47 0803 	orr.w	r8, r7, r3
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd0:	fa1f fc85 	uxth.w	ip, r5
 8000cd4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cdc:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cea:	f080 811b 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8118 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000cf4:	3f02      	subs	r7, #2
 8000cf6:	442b      	add	r3, r5
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	192c      	adds	r4, r5, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8107 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	f240 8104 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000d20:	3802      	subs	r0, #2
 8000d22:	442c      	add	r4, r5
 8000d24:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d28:	eba4 040c 	sub.w	r4, r4, ip
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	b11e      	cbz	r6, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c6 4300 	strd	r4, r3, [r6]
 8000d38:	4639      	mov	r1, r7
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xbe>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80eb 	beq.w	8000f1e <__udivmoddi4+0x286>
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d4e:	4638      	mov	r0, r7
 8000d50:	4639      	mov	r1, r7
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f783 	clz	r7, r3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d147      	bne.n	8000dee <__udivmoddi4+0x156>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd0>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80fa 	bhi.w	8000f5c <__udivmoddi4+0x2c4>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4698      	mov	r8, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000d76:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xe8>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 808f 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d8a:	1b49      	subs	r1, r1, r5
 8000d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d90:	fa1f f885 	uxth.w	r8, r5
 8000d94:	2701      	movs	r7, #1
 8000d96:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9a:	0c23      	lsrs	r3, r4, #16
 8000d9c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb08 f10c 	mul.w	r1, r8, ip
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000dac:	18eb      	adds	r3, r5, r3
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	f200 80cd 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dc8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x14c>
 8000dd4:	192c      	adds	r4, r5, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x14a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80b6 	bhi.w	8000f4e <__udivmoddi4+0x2b6>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e79f      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dee:	f1c7 0c20 	rsb	ip, r7, #32
 8000df2:	40bb      	lsls	r3, r7
 8000df4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000df8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dfc:	fa01 f407 	lsl.w	r4, r1, r7
 8000e00:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e04:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e08:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e0c:	4325      	orrs	r5, r4
 8000e0e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	fb08 3319 	mls	r3, r8, r9, r3
 8000e18:	fa1f fa8e 	uxth.w	sl, lr
 8000e1c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e20:	fb09 f40a 	mul.w	r4, r9, sl
 8000e24:	429c      	cmp	r4, r3
 8000e26:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1e 0303 	adds.w	r3, lr, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e38:	f080 8087 	bcs.w	8000f4a <__udivmoddi4+0x2b2>
 8000e3c:	429c      	cmp	r4, r3
 8000e3e:	f240 8084 	bls.w	8000f4a <__udivmoddi4+0x2b2>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4473      	add	r3, lr
 8000e48:	1b1b      	subs	r3, r3, r4
 8000e4a:	b2ad      	uxth	r5, r5
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e58:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e5c:	45a2      	cmp	sl, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1e 0404 	adds.w	r4, lr, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e68:	d26b      	bcs.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6a:	45a2      	cmp	sl, r4
 8000e6c:	d969      	bls.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4474      	add	r4, lr
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	eba4 040a 	sub.w	r4, r4, sl
 8000e7e:	454c      	cmp	r4, r9
 8000e80:	46c2      	mov	sl, r8
 8000e82:	464b      	mov	r3, r9
 8000e84:	d354      	bcc.n	8000f30 <__udivmoddi4+0x298>
 8000e86:	d051      	beq.n	8000f2c <__udivmoddi4+0x294>
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d069      	beq.n	8000f60 <__udivmoddi4+0x2c8>
 8000e8c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e90:	eb64 0403 	sbc.w	r4, r4, r3
 8000e94:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	40fc      	lsrs	r4, r7
 8000e9c:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea4:	2700      	movs	r7, #0
 8000ea6:	e747      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb0:	4095      	lsls	r5, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ebe:	4338      	orrs	r0, r7
 8000ec0:	0c01      	lsrs	r1, r0, #16
 8000ec2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ec6:	fa1f f885 	uxth.w	r8, r5
 8000eca:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb07 f308 	mul.w	r3, r7, r8
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	fa04 f402 	lsl.w	r4, r4, r2
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x256>
 8000ede:	1869      	adds	r1, r5, r1
 8000ee0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ee4:	d22f      	bcs.n	8000f46 <__udivmoddi4+0x2ae>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d92d      	bls.n	8000f46 <__udivmoddi4+0x2ae>
 8000eea:	3f02      	subs	r7, #2
 8000eec:	4429      	add	r1, r5
 8000eee:	1acb      	subs	r3, r1, r3
 8000ef0:	b281      	uxth	r1, r0
 8000ef2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000efe:	fb00 f308 	mul.w	r3, r0, r8
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x27e>
 8000f06:	1869      	adds	r1, r5, r1
 8000f08:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0c:	d217      	bcs.n	8000f3e <__udivmoddi4+0x2a6>
 8000f0e:	428b      	cmp	r3, r1
 8000f10:	d915      	bls.n	8000f3e <__udivmoddi4+0x2a6>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4429      	add	r1, r5
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f1c:	e73b      	b.n	8000d96 <__udivmoddi4+0xfe>
 8000f1e:	4637      	mov	r7, r6
 8000f20:	4630      	mov	r0, r6
 8000f22:	e709      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f24:	4607      	mov	r7, r0
 8000f26:	e6e7      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	e6fb      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f2c:	4541      	cmp	r1, r8
 8000f2e:	d2ab      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f30:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f34:	eb69 020e 	sbc.w	r2, r9, lr
 8000f38:	3801      	subs	r0, #1
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	e7a4      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f3e:	4660      	mov	r0, ip
 8000f40:	e7e9      	b.n	8000f16 <__udivmoddi4+0x27e>
 8000f42:	4618      	mov	r0, r3
 8000f44:	e795      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f46:	4667      	mov	r7, ip
 8000f48:	e7d1      	b.n	8000eee <__udivmoddi4+0x256>
 8000f4a:	4681      	mov	r9, r0
 8000f4c:	e77c      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	442c      	add	r4, r5
 8000f52:	e747      	b.n	8000de4 <__udivmoddi4+0x14c>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	442b      	add	r3, r5
 8000f5a:	e72f      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	e708      	b.n	8000d72 <__udivmoddi4+0xda>
 8000f60:	4637      	mov	r7, r6
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0xa0>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HAL_Init+0x40>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0d      	ldr	r2, [pc, #52]	; (8000fa8 <HAL_Init+0x40>)
 8000f72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_Init+0x40>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <HAL_Init+0x40>)
 8000f7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <HAL_Init+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <HAL_Init+0x40>)
 8000f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f90:	2003      	movs	r0, #3
 8000f92:	f000 ffab 	bl	8001eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f96:	2000      	movs	r0, #0
 8000f98:	f000 f808 	bl	8000fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f9c:	f007 f818 	bl	8007fd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40023c00 	.word	0x40023c00

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb4:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_InitTick+0x54>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <HAL_InitTick+0x58>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 ffc3 	bl	8001f56 <HAL_SYSTICK_Config>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e00e      	b.n	8000ff8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b0f      	cmp	r3, #15
 8000fde:	d80a      	bhi.n	8000ff6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f000 ff8b 	bl	8001f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fec:	4a06      	ldr	r2, [pc, #24]	; (8001008 <HAL_InitTick+0x5c>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	e000      	b.n	8000ff8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000001c 	.word	0x2000001c
 8001004:	20000004 	.word	0x20000004
 8001008:	20000000 	.word	0x20000000

0800100c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <HAL_IncTick+0x20>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	4b06      	ldr	r3, [pc, #24]	; (8001030 <HAL_IncTick+0x24>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4413      	add	r3, r2
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <HAL_IncTick+0x24>)
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000004 	.word	0x20000004
 8001030:	200002a0 	.word	0x200002a0

08001034 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b03      	ldr	r3, [pc, #12]	; (8001048 <HAL_GetTick+0x14>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	200002a0 	.word	0x200002a0

0800104c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001054:	f7ff ffee 	bl	8001034 <HAL_GetTick>
 8001058:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001064:	d005      	beq.n	8001072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <HAL_Delay+0x40>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	461a      	mov	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4413      	add	r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001072:	bf00      	nop
 8001074:	f7ff ffde 	bl	8001034 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8f7      	bhi.n	8001074 <HAL_Delay+0x28>
  {
  }
}
 8001084:	bf00      	nop
 8001086:	3710      	adds	r7, #16
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000004 	.word	0x20000004

08001090 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e0ed      	b.n	800127e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d102      	bne.n	80010b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f004 ff80 	bl	8005fb4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f022 0202 	bic.w	r2, r2, #2
 80010c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010c4:	f7ff ffb6 	bl	8001034 <HAL_GetTick>
 80010c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010ca:	e012      	b.n	80010f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010cc:	f7ff ffb2 	bl	8001034 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b0a      	cmp	r3, #10
 80010d8:	d90b      	bls.n	80010f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2205      	movs	r2, #5
 80010ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e0c5      	b.n	800127e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d1e5      	bne.n	80010cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f042 0201 	orr.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001110:	f7ff ff90 	bl	8001034 <HAL_GetTick>
 8001114:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001116:	e012      	b.n	800113e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001118:	f7ff ff8c 	bl	8001034 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b0a      	cmp	r3, #10
 8001124:	d90b      	bls.n	800113e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800112a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2205      	movs	r2, #5
 8001136:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e09f      	b.n	800127e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0e5      	beq.n	8001118 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	7e1b      	ldrb	r3, [r3, #24]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d108      	bne.n	8001166 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	e007      	b.n	8001176 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001174:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	7e5b      	ldrb	r3, [r3, #25]
 800117a:	2b01      	cmp	r3, #1
 800117c:	d108      	bne.n	8001190 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	e007      	b.n	80011a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800119e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	7e9b      	ldrb	r3, [r3, #26]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d108      	bne.n	80011ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f042 0220 	orr.w	r2, r2, #32
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	e007      	b.n	80011ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f022 0220 	bic.w	r2, r2, #32
 80011c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	7edb      	ldrb	r3, [r3, #27]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d108      	bne.n	80011e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f022 0210 	bic.w	r2, r2, #16
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	e007      	b.n	80011f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f042 0210 	orr.w	r2, r2, #16
 80011f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7f1b      	ldrb	r3, [r3, #28]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d108      	bne.n	800120e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0208 	orr.w	r2, r2, #8
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	e007      	b.n	800121e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f022 0208 	bic.w	r2, r2, #8
 800121c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7f5b      	ldrb	r3, [r3, #29]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d108      	bne.n	8001238 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f042 0204 	orr.w	r2, r2, #4
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	e007      	b.n	8001248 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 0204 	bic.w	r2, r2, #4
 8001246:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	431a      	orrs	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	431a      	orrs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	695b      	ldr	r3, [r3, #20]
 800125c:	ea42 0103 	orr.w	r1, r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	1e5a      	subs	r2, r3, #1
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	430a      	orrs	r2, r1
 800126c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2201      	movs	r2, #1
 8001278:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001288:	b480      	push	{r7}
 800128a:	b087      	sub	sp, #28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800129e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80012a0:	7cfb      	ldrb	r3, [r7, #19]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d003      	beq.n	80012ae <HAL_CAN_ConfigFilter+0x26>
 80012a6:	7cfb      	ldrb	r3, [r7, #19]
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	f040 80be 	bne.w	800142a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80012ae:	4b65      	ldr	r3, [pc, #404]	; (8001444 <HAL_CAN_ConfigFilter+0x1bc>)
 80012b0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012b8:	f043 0201 	orr.w	r2, r3, #1
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012c8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012dc:	021b      	lsls	r3, r3, #8
 80012de:	431a      	orrs	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	f003 031f 	and.w	r3, r3, #31
 80012ee:	2201      	movs	r2, #1
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	43db      	mvns	r3, r3
 8001300:	401a      	ands	r2, r3
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	69db      	ldr	r3, [r3, #28]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d123      	bne.n	8001358 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43db      	mvns	r3, r3
 800131a:	401a      	ands	r2, r3
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001332:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	3248      	adds	r2, #72	; 0x48
 8001338:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800134c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800134e:	6979      	ldr	r1, [r7, #20]
 8001350:	3348      	adds	r3, #72	; 0x48
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	440b      	add	r3, r1
 8001356:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	69db      	ldr	r3, [r3, #28]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d122      	bne.n	80013a6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	431a      	orrs	r2, r3
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001380:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	3248      	adds	r2, #72	; 0x48
 8001386:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800139a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800139c:	6979      	ldr	r1, [r7, #20]
 800139e:	3348      	adds	r3, #72	; 0x48
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	440b      	add	r3, r1
 80013a4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d109      	bne.n	80013c2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	43db      	mvns	r3, r3
 80013b8:	401a      	ands	r2, r3
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80013c0:	e007      	b.n	80013d2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	431a      	orrs	r2, r3
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d109      	bne.n	80013ee <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	401a      	ands	r2, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80013ec:	e007      	b.n	80013fe <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	431a      	orrs	r2, r3
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	6a1b      	ldr	r3, [r3, #32]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d107      	bne.n	8001416 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	431a      	orrs	r2, r3
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800141c:	f023 0201 	bic.w	r2, r3, #1
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001426:	2300      	movs	r3, #0
 8001428:	e006      	b.n	8001438 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
  }
}
 8001438:	4618      	mov	r0, r3
 800143a:	371c      	adds	r7, #28
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	40006400 	.word	0x40006400

08001448 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b01      	cmp	r3, #1
 800145a:	d12e      	bne.n	80014ba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2202      	movs	r2, #2
 8001460:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f022 0201 	bic.w	r2, r2, #1
 8001472:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001474:	f7ff fdde 	bl	8001034 <HAL_GetTick>
 8001478:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800147a:	e012      	b.n	80014a2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800147c:	f7ff fdda 	bl	8001034 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b0a      	cmp	r3, #10
 8001488:	d90b      	bls.n	80014a2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800148e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2205      	movs	r2, #5
 800149a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e012      	b.n	80014c8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 0301 	and.w	r3, r3, #1
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1e5      	bne.n	800147c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80014b6:	2300      	movs	r3, #0
 80014b8:	e006      	b.n	80014c8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
  }
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b089      	sub	sp, #36	; 0x24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
 80014dc:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80014ee:	7ffb      	ldrb	r3, [r7, #31]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d003      	beq.n	80014fc <HAL_CAN_AddTxMessage+0x2c>
 80014f4:	7ffb      	ldrb	r3, [r7, #31]
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	f040 80b8 	bne.w	800166c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d10a      	bne.n	800151c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800150c:	2b00      	cmp	r3, #0
 800150e:	d105      	bne.n	800151c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001516:	2b00      	cmp	r3, #0
 8001518:	f000 80a0 	beq.w	800165c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	0e1b      	lsrs	r3, r3, #24
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d907      	bls.n	800153c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001530:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e09e      	b.n	800167a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800153c:	2201      	movs	r2, #1
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	409a      	lsls	r2, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10d      	bne.n	800156a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001558:	68f9      	ldr	r1, [r7, #12]
 800155a:	6809      	ldr	r1, [r1, #0]
 800155c:	431a      	orrs	r2, r3
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3318      	adds	r3, #24
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	440b      	add	r3, r1
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	e00f      	b.n	800158a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001574:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800157a:	68f9      	ldr	r1, [r7, #12]
 800157c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800157e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	3318      	adds	r3, #24
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	440b      	add	r3, r1
 8001588:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	6819      	ldr	r1, [r3, #0]
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	691a      	ldr	r2, [r3, #16]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	3318      	adds	r3, #24
 8001596:	011b      	lsls	r3, r3, #4
 8001598:	440b      	add	r3, r1
 800159a:	3304      	adds	r3, #4
 800159c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	7d1b      	ldrb	r3, [r3, #20]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d111      	bne.n	80015ca <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	3318      	adds	r3, #24
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	4413      	add	r3, r2
 80015b2:	3304      	adds	r3, #4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	6811      	ldr	r1, [r2, #0]
 80015ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3318      	adds	r3, #24
 80015c2:	011b      	lsls	r3, r3, #4
 80015c4:	440b      	add	r3, r1
 80015c6:	3304      	adds	r3, #4
 80015c8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3307      	adds	r3, #7
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	061a      	lsls	r2, r3, #24
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3306      	adds	r3, #6
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	041b      	lsls	r3, r3, #16
 80015da:	431a      	orrs	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3305      	adds	r3, #5
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	4313      	orrs	r3, r2
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	3204      	adds	r2, #4
 80015ea:	7812      	ldrb	r2, [r2, #0]
 80015ec:	4610      	mov	r0, r2
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	6811      	ldr	r1, [r2, #0]
 80015f2:	ea43 0200 	orr.w	r2, r3, r0
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	440b      	add	r3, r1
 80015fc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001600:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3303      	adds	r3, #3
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	061a      	lsls	r2, r3, #24
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	3302      	adds	r3, #2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	041b      	lsls	r3, r3, #16
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3301      	adds	r3, #1
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	021b      	lsls	r3, r3, #8
 800161c:	4313      	orrs	r3, r2
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	7812      	ldrb	r2, [r2, #0]
 8001622:	4610      	mov	r0, r2
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	6811      	ldr	r1, [r2, #0]
 8001628:	ea43 0200 	orr.w	r2, r3, r0
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	011b      	lsls	r3, r3, #4
 8001630:	440b      	add	r3, r1
 8001632:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001636:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	3318      	adds	r3, #24
 8001640:	011b      	lsls	r3, r3, #4
 8001642:	4413      	add	r3, r2
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	6811      	ldr	r1, [r2, #0]
 800164a:	f043 0201 	orr.w	r2, r3, #1
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3318      	adds	r3, #24
 8001652:	011b      	lsls	r3, r3, #4
 8001654:	440b      	add	r3, r1
 8001656:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	e00e      	b.n	800167a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001660:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e006      	b.n	800167a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001670:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
  }
}
 800167a:	4618      	mov	r0, r3
 800167c:	3724      	adds	r7, #36	; 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001686:	b480      	push	{r7}
 8001688:	b087      	sub	sp, #28
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d003      	beq.n	80016aa <HAL_CAN_GetRxMessage+0x24>
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	f040 80f4 	bne.w	8001892 <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10e      	bne.n	80016ce <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	f003 0303 	and.w	r3, r3, #3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d116      	bne.n	80016ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e0e8      	b.n	80018a0 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d107      	bne.n	80016ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e0d9      	b.n	80018a0 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	331b      	adds	r3, #27
 80016f4:	011b      	lsls	r3, r3, #4
 80016f6:	4413      	add	r3, r2
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0204 	and.w	r2, r3, #4
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10c      	bne.n	8001724 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	331b      	adds	r3, #27
 8001712:	011b      	lsls	r3, r3, #4
 8001714:	4413      	add	r3, r2
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	0d5b      	lsrs	r3, r3, #21
 800171a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	e00b      	b.n	800173c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	331b      	adds	r3, #27
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	4413      	add	r3, r2
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	08db      	lsrs	r3, r3, #3
 8001734:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	331b      	adds	r3, #27
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	4413      	add	r3, r2
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	085b      	lsrs	r3, r3, #1
 800174c:	f003 0201 	and.w	r2, r3, #1
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	331b      	adds	r3, #27
 800175c:	011b      	lsls	r3, r3, #4
 800175e:	4413      	add	r3, r2
 8001760:	3304      	adds	r3, #4
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 020f 	and.w	r2, r3, #15
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	331b      	adds	r3, #27
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	4413      	add	r3, r2
 8001778:	3304      	adds	r3, #4
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	b2da      	uxtb	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	331b      	adds	r3, #27
 800178c:	011b      	lsls	r3, r3, #4
 800178e:	4413      	add	r3, r2
 8001790:	3304      	adds	r3, #4
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	0c1b      	lsrs	r3, r3, #16
 8001796:	b29a      	uxth	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	011b      	lsls	r3, r3, #4
 80017a4:	4413      	add	r3, r2
 80017a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	4413      	add	r3, r2
 80017bc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	0a1a      	lsrs	r2, r3, #8
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	3301      	adds	r3, #1
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	4413      	add	r3, r2
 80017d6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0c1a      	lsrs	r2, r3, #16
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	3302      	adds	r3, #2
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	011b      	lsls	r3, r3, #4
 80017ee:	4413      	add	r3, r2
 80017f0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	0e1a      	lsrs	r2, r3, #24
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	3303      	adds	r3, #3
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	4413      	add	r3, r2
 800180a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	3304      	adds	r3, #4
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	011b      	lsls	r3, r3, #4
 8001820:	4413      	add	r3, r2
 8001822:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	0a1a      	lsrs	r2, r3, #8
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	3305      	adds	r3, #5
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	4413      	add	r3, r2
 800183c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	0c1a      	lsrs	r2, r3, #16
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	3306      	adds	r3, #6
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	4413      	add	r3, r2
 8001856:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	0e1a      	lsrs	r2, r3, #24
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	3307      	adds	r3, #7
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d108      	bne.n	800187e <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68da      	ldr	r2, [r3, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 0220 	orr.w	r2, r2, #32
 800187a:	60da      	str	r2, [r3, #12]
 800187c:	e007      	b.n	800188e <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	691a      	ldr	r2, [r3, #16]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f042 0220 	orr.w	r2, r2, #32
 800188c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	e006      	b.n	80018a0 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001896:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
  }
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018bc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d002      	beq.n	80018ca <HAL_CAN_ActivateNotification+0x1e>
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d109      	bne.n	80018de <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	6959      	ldr	r1, [r3, #20]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	430a      	orrs	r2, r1
 80018d8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018da:	2300      	movs	r3, #0
 80018dc:	e006      	b.n	80018ec <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
  }
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08a      	sub	sp, #40	; 0x28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001900:	2300      	movs	r3, #0
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001934:	6a3b      	ldr	r3, [r7, #32]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	2b00      	cmp	r3, #0
 800193c:	d07c      	beq.n	8001a38 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b00      	cmp	r3, #0
 8001946:	d023      	beq.n	8001990 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2201      	movs	r2, #1
 800194e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f97d 	bl	8001c5a <HAL_CAN_TxMailbox0CompleteCallback>
 8001960:	e016      	b.n	8001990 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	f003 0304 	and.w	r3, r3, #4
 8001968:	2b00      	cmp	r3, #0
 800196a:	d004      	beq.n	8001976 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
 8001974:	e00c      	b.n	8001990 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	f003 0308 	and.w	r3, r3, #8
 800197c:	2b00      	cmp	r3, #0
 800197e:	d004      	beq.n	800198a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001982:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
 8001988:	e002      	b.n	8001990 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 f983 	bl	8001c96 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001996:	2b00      	cmp	r3, #0
 8001998:	d024      	beq.n	80019e4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d003      	beq.n	80019b6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f000 f95d 	bl	8001c6e <HAL_CAN_TxMailbox1CompleteCallback>
 80019b4:	e016      	b.n	80019e4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d004      	beq.n	80019ca <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80019c6:	627b      	str	r3, [r7, #36]	; 0x24
 80019c8:	e00c      	b.n	80019e4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d004      	beq.n	80019de <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
 80019dc:	e002      	b.n	80019e4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 f963 	bl	8001caa <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d024      	beq.n	8001a38 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f93d 	bl	8001c82 <HAL_CAN_TxMailbox2CompleteCallback>
 8001a08:	e016      	b.n	8001a38 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d004      	beq.n	8001a1e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a1c:	e00c      	b.n	8001a38 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001a1e:	69bb      	ldr	r3, [r7, #24]
 8001a20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d004      	beq.n	8001a32 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a30:	e002      	b.n	8001a38 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f943 	bl	8001cbe <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001a38:	6a3b      	ldr	r3, [r7, #32]
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00c      	beq.n	8001a5c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	f003 0310 	and.w	r3, r3, #16
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d007      	beq.n	8001a5c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a52:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2210      	movs	r2, #16
 8001a5a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a5c:	6a3b      	ldr	r3, [r7, #32]
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00b      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d006      	beq.n	8001a7e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2208      	movs	r2, #8
 8001a76:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f000 f92a 	bl	8001cd2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d009      	beq.n	8001a9c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d002      	beq.n	8001a9c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f005 f806 	bl	8006aa8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001a9c:	6a3b      	ldr	r3, [r7, #32]
 8001a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00c      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	f003 0310 	and.w	r3, r3, #16
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d007      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2210      	movs	r2, #16
 8001abe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ac0:	6a3b      	ldr	r3, [r7, #32]
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00b      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	f003 0308 	and.w	r3, r3, #8
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d006      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2208      	movs	r2, #8
 8001ada:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f90c 	bl	8001cfa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f003 0310 	and.w	r3, r3, #16
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d009      	beq.n	8001b00 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d002      	beq.n	8001b00 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f8f3 	bl	8001ce6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d00b      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	f003 0310 	and.w	r3, r3, #16
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d006      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2210      	movs	r2, #16
 8001b1a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f8f6 	bl	8001d0e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00b      	beq.n	8001b44 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d006      	beq.n	8001b44 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2208      	movs	r2, #8
 8001b3c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f8ef 	bl	8001d22 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d075      	beq.n	8001c3a <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d06c      	beq.n	8001c32 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b58:	6a3b      	ldr	r3, [r7, #32]
 8001b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d008      	beq.n	8001b74 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b74:	6a3b      	ldr	r3, [r7, #32]
 8001b76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d008      	beq.n	8001b90 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d003      	beq.n	8001b90 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8a:	f043 0302 	orr.w	r3, r3, #2
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d008      	beq.n	8001bac <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bac:	6a3b      	ldr	r3, [r7, #32]
 8001bae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d03d      	beq.n	8001c32 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d038      	beq.n	8001c32 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bc6:	2b30      	cmp	r3, #48	; 0x30
 8001bc8:	d017      	beq.n	8001bfa <HAL_CAN_IRQHandler+0x302>
 8001bca:	2b30      	cmp	r3, #48	; 0x30
 8001bcc:	d804      	bhi.n	8001bd8 <HAL_CAN_IRQHandler+0x2e0>
 8001bce:	2b10      	cmp	r3, #16
 8001bd0:	d009      	beq.n	8001be6 <HAL_CAN_IRQHandler+0x2ee>
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d00c      	beq.n	8001bf0 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001bd6:	e024      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8001bd8:	2b50      	cmp	r3, #80	; 0x50
 8001bda:	d018      	beq.n	8001c0e <HAL_CAN_IRQHandler+0x316>
 8001bdc:	2b60      	cmp	r3, #96	; 0x60
 8001bde:	d01b      	beq.n	8001c18 <HAL_CAN_IRQHandler+0x320>
 8001be0:	2b40      	cmp	r3, #64	; 0x40
 8001be2:	d00f      	beq.n	8001c04 <HAL_CAN_IRQHandler+0x30c>
            break;
 8001be4:	e01d      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8001be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be8:	f043 0308 	orr.w	r3, r3, #8
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bee:	e018      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf2:	f043 0310 	orr.w	r3, r3, #16
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bf8:	e013      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	f043 0320 	orr.w	r3, r3, #32
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c02:	e00e      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c0c:	e009      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c16:	e004      	b.n	8001c22 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001c20:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699a      	ldr	r2, [r3, #24]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001c30:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2204      	movs	r2, #4
 8001c38:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d008      	beq.n	8001c52 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f000 f872 	bl	8001d36 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c52:	bf00      	nop
 8001c54:	3728      	adds	r7, #40	; 0x28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b083      	sub	sp, #12
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001cda:	bf00      	nop
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr

08001d22 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr

08001d36 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
	...

08001d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <__NVIC_SetPriorityGrouping+0x44>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d68:	4013      	ands	r3, r2
 8001d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d7e:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <__NVIC_SetPriorityGrouping+0x44>)
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	60d3      	str	r3, [r2, #12]
}
 8001d84:	bf00      	nop
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <__NVIC_GetPriorityGrouping+0x18>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	0a1b      	lsrs	r3, r3, #8
 8001d9e:	f003 0307 	and.w	r3, r3, #7
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	db0b      	blt.n	8001dda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	f003 021f 	and.w	r2, r3, #31
 8001dc8:	4907      	ldr	r1, [pc, #28]	; (8001de8 <__NVIC_EnableIRQ+0x38>)
 8001dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dce:	095b      	lsrs	r3, r3, #5
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	e000e100 	.word	0xe000e100

08001dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	db0a      	blt.n	8001e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	490c      	ldr	r1, [pc, #48]	; (8001e38 <__NVIC_SetPriority+0x4c>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	0112      	lsls	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
 8001e0e:	440b      	add	r3, r1
 8001e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e14:	e00a      	b.n	8001e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	4908      	ldr	r1, [pc, #32]	; (8001e3c <__NVIC_SetPriority+0x50>)
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f003 030f 	and.w	r3, r3, #15
 8001e22:	3b04      	subs	r3, #4
 8001e24:	0112      	lsls	r2, r2, #4
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	440b      	add	r3, r1
 8001e2a:	761a      	strb	r2, [r3, #24]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b089      	sub	sp, #36	; 0x24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f1c3 0307 	rsb	r3, r3, #7
 8001e5a:	2b04      	cmp	r3, #4
 8001e5c:	bf28      	it	cs
 8001e5e:	2304      	movcs	r3, #4
 8001e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3304      	adds	r3, #4
 8001e66:	2b06      	cmp	r3, #6
 8001e68:	d902      	bls.n	8001e70 <NVIC_EncodePriority+0x30>
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3b03      	subs	r3, #3
 8001e6e:	e000      	b.n	8001e72 <NVIC_EncodePriority+0x32>
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e74:	f04f 32ff 	mov.w	r2, #4294967295
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43da      	mvns	r2, r3
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	401a      	ands	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	43d9      	mvns	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	4313      	orrs	r3, r2
         );
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3724      	adds	r7, #36	; 0x24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
	...

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eb8:	d301      	bcc.n	8001ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00f      	b.n	8001ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <SysTick_Config+0x40>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec6:	210f      	movs	r1, #15
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f7ff ff8e 	bl	8001dec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <SysTick_Config+0x40>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <SysTick_Config+0x40>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff29 	bl	8001d4c <__NVIC_SetPriorityGrouping>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f14:	f7ff ff3e 	bl	8001d94 <__NVIC_GetPriorityGrouping>
 8001f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	6978      	ldr	r0, [r7, #20]
 8001f20:	f7ff ff8e 	bl	8001e40 <NVIC_EncodePriority>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff5d 	bl	8001dec <__NVIC_SetPriority>
}
 8001f32:	bf00      	nop
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff31 	bl	8001db0 <__NVIC_EnableIRQ>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff ffa2 	bl	8001ea8 <SysTick_Config>
 8001f64:	4603      	mov	r3, r0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d004      	beq.n	8001f8c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2280      	movs	r2, #128	; 0x80
 8001f86:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e00c      	b.n	8001fa6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2205      	movs	r2, #5
 8001f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0201 	bic.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b089      	sub	sp, #36	; 0x24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	e177      	b.n	80022c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	697a      	ldr	r2, [r7, #20]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	f040 8166 	bne.w	80022ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d003      	beq.n	8001ffe <HAL_GPIO_Init+0x4a>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b12      	cmp	r3, #18
 8001ffc:	d123      	bne.n	8002046 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	220f      	movs	r2, #15
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4313      	orrs	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	69b9      	ldr	r1, [r7, #24]
 8002042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	4013      	ands	r3, r2
 800205c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0203 	and.w	r2, r3, #3
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d00b      	beq.n	800209a <HAL_GPIO_Init+0xe6>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d007      	beq.n	800209a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800208e:	2b11      	cmp	r3, #17
 8002090:	d003      	beq.n	800209a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b12      	cmp	r3, #18
 8002098:	d130      	bne.n	80020fc <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	2203      	movs	r2, #3
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4013      	ands	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020d0:	2201      	movs	r2, #1
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	091b      	lsrs	r3, r3, #4
 80020e6:	f003 0201 	and.w	r2, r3, #1
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4013      	ands	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4313      	orrs	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 80c0 	beq.w	80022ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b65      	ldr	r3, [pc, #404]	; (80022d4 <HAL_GPIO_Init+0x320>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002142:	4a64      	ldr	r2, [pc, #400]	; (80022d4 <HAL_GPIO_Init+0x320>)
 8002144:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002148:	6453      	str	r3, [r2, #68]	; 0x44
 800214a:	4b62      	ldr	r3, [pc, #392]	; (80022d4 <HAL_GPIO_Init+0x320>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002156:	4a60      	ldr	r2, [pc, #384]	; (80022d8 <HAL_GPIO_Init+0x324>)
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	089b      	lsrs	r3, r3, #2
 800215c:	3302      	adds	r3, #2
 800215e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	220f      	movs	r2, #15
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a57      	ldr	r2, [pc, #348]	; (80022dc <HAL_GPIO_Init+0x328>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d037      	beq.n	80021f2 <HAL_GPIO_Init+0x23e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a56      	ldr	r2, [pc, #344]	; (80022e0 <HAL_GPIO_Init+0x32c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d031      	beq.n	80021ee <HAL_GPIO_Init+0x23a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a55      	ldr	r2, [pc, #340]	; (80022e4 <HAL_GPIO_Init+0x330>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d02b      	beq.n	80021ea <HAL_GPIO_Init+0x236>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a54      	ldr	r2, [pc, #336]	; (80022e8 <HAL_GPIO_Init+0x334>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d025      	beq.n	80021e6 <HAL_GPIO_Init+0x232>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a53      	ldr	r2, [pc, #332]	; (80022ec <HAL_GPIO_Init+0x338>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d01f      	beq.n	80021e2 <HAL_GPIO_Init+0x22e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a52      	ldr	r2, [pc, #328]	; (80022f0 <HAL_GPIO_Init+0x33c>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d019      	beq.n	80021de <HAL_GPIO_Init+0x22a>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a51      	ldr	r2, [pc, #324]	; (80022f4 <HAL_GPIO_Init+0x340>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d013      	beq.n	80021da <HAL_GPIO_Init+0x226>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a50      	ldr	r2, [pc, #320]	; (80022f8 <HAL_GPIO_Init+0x344>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d00d      	beq.n	80021d6 <HAL_GPIO_Init+0x222>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a4f      	ldr	r2, [pc, #316]	; (80022fc <HAL_GPIO_Init+0x348>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d007      	beq.n	80021d2 <HAL_GPIO_Init+0x21e>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a4e      	ldr	r2, [pc, #312]	; (8002300 <HAL_GPIO_Init+0x34c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d101      	bne.n	80021ce <HAL_GPIO_Init+0x21a>
 80021ca:	2309      	movs	r3, #9
 80021cc:	e012      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021ce:	230a      	movs	r3, #10
 80021d0:	e010      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021d2:	2308      	movs	r3, #8
 80021d4:	e00e      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021d6:	2307      	movs	r3, #7
 80021d8:	e00c      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021da:	2306      	movs	r3, #6
 80021dc:	e00a      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021de:	2305      	movs	r3, #5
 80021e0:	e008      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021e2:	2304      	movs	r3, #4
 80021e4:	e006      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021e6:	2303      	movs	r3, #3
 80021e8:	e004      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021ea:	2302      	movs	r3, #2
 80021ec:	e002      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <HAL_GPIO_Init+0x240>
 80021f2:	2300      	movs	r3, #0
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	f002 0203 	and.w	r2, r2, #3
 80021fa:	0092      	lsls	r2, r2, #2
 80021fc:	4093      	lsls	r3, r2
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002204:	4934      	ldr	r1, [pc, #208]	; (80022d8 <HAL_GPIO_Init+0x324>)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	089b      	lsrs	r3, r3, #2
 800220a:	3302      	adds	r3, #2
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002212:	4b3c      	ldr	r3, [pc, #240]	; (8002304 <HAL_GPIO_Init+0x350>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002236:	4a33      	ldr	r2, [pc, #204]	; (8002304 <HAL_GPIO_Init+0x350>)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800223c:	4b31      	ldr	r3, [pc, #196]	; (8002304 <HAL_GPIO_Init+0x350>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002260:	4a28      	ldr	r2, [pc, #160]	; (8002304 <HAL_GPIO_Init+0x350>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002266:	4b27      	ldr	r3, [pc, #156]	; (8002304 <HAL_GPIO_Init+0x350>)
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	43db      	mvns	r3, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4013      	ands	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d003      	beq.n	800228a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800228a:	4a1e      	ldr	r2, [pc, #120]	; (8002304 <HAL_GPIO_Init+0x350>)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002290:	4b1c      	ldr	r3, [pc, #112]	; (8002304 <HAL_GPIO_Init+0x350>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b4:	4a13      	ldr	r2, [pc, #76]	; (8002304 <HAL_GPIO_Init+0x350>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	3301      	adds	r3, #1
 80022be:	61fb      	str	r3, [r7, #28]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	2b0f      	cmp	r3, #15
 80022c4:	f67f ae84 	bls.w	8001fd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022c8:	bf00      	nop
 80022ca:	3724      	adds	r7, #36	; 0x24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40013800 	.word	0x40013800
 80022dc:	40020000 	.word	0x40020000
 80022e0:	40020400 	.word	0x40020400
 80022e4:	40020800 	.word	0x40020800
 80022e8:	40020c00 	.word	0x40020c00
 80022ec:	40021000 	.word	0x40021000
 80022f0:	40021400 	.word	0x40021400
 80022f4:	40021800 	.word	0x40021800
 80022f8:	40021c00 	.word	0x40021c00
 80022fc:	40022000 	.word	0x40022000
 8002300:	40022400 	.word	0x40022400
 8002304:	40013c00 	.word	0x40013c00

08002308 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	887b      	ldrh	r3, [r7, #2]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	e001      	b.n	800232a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800232a:	7bfb      	ldrb	r3, [r7, #15]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]
 8002344:	4613      	mov	r3, r2
 8002346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002348:	787b      	ldrb	r3, [r7, #1]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002354:	e003      	b.n	800235e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	041a      	lsls	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	619a      	str	r2, [r3, #24]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	460b      	mov	r3, r1
 8002374:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695a      	ldr	r2, [r3, #20]
 800237a:	887b      	ldrh	r3, [r7, #2]
 800237c:	401a      	ands	r2, r3
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	429a      	cmp	r2, r3
 8002382:	d104      	bne.n	800238e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002384:	887b      	ldrh	r3, [r7, #2]
 8002386:	041a      	lsls	r2, r3, #16
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800238c:	e002      	b.n	8002394 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	619a      	str	r2, [r3, #24]
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e22d      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d075      	beq.n	80024aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023be:	4ba3      	ldr	r3, [pc, #652]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	d00c      	beq.n	80023e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023ca:	4ba0      	ldr	r3, [pc, #640]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d112      	bne.n	80023fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023d6:	4b9d      	ldr	r3, [pc, #628]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023e2:	d10b      	bne.n	80023fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e4:	4b99      	ldr	r3, [pc, #612]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d05b      	beq.n	80024a8 <HAL_RCC_OscConfig+0x108>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d157      	bne.n	80024a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e208      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002404:	d106      	bne.n	8002414 <HAL_RCC_OscConfig+0x74>
 8002406:	4b91      	ldr	r3, [pc, #580]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a90      	ldr	r2, [pc, #576]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800240c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	e01d      	b.n	8002450 <HAL_RCC_OscConfig+0xb0>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800241c:	d10c      	bne.n	8002438 <HAL_RCC_OscConfig+0x98>
 800241e:	4b8b      	ldr	r3, [pc, #556]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a8a      	ldr	r2, [pc, #552]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	4b88      	ldr	r3, [pc, #544]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a87      	ldr	r2, [pc, #540]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	e00b      	b.n	8002450 <HAL_RCC_OscConfig+0xb0>
 8002438:	4b84      	ldr	r3, [pc, #528]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a83      	ldr	r2, [pc, #524]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800243e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002442:	6013      	str	r3, [r2, #0]
 8002444:	4b81      	ldr	r3, [pc, #516]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a80      	ldr	r2, [pc, #512]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800244a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800244e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d013      	beq.n	8002480 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002458:	f7fe fdec 	bl	8001034 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002460:	f7fe fde8 	bl	8001034 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b64      	cmp	r3, #100	; 0x64
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e1cd      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002472:	4b76      	ldr	r3, [pc, #472]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0f0      	beq.n	8002460 <HAL_RCC_OscConfig+0xc0>
 800247e:	e014      	b.n	80024aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002480:	f7fe fdd8 	bl	8001034 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002488:	f7fe fdd4 	bl	8001034 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b64      	cmp	r3, #100	; 0x64
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e1b9      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800249a:	4b6c      	ldr	r3, [pc, #432]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1f0      	bne.n	8002488 <HAL_RCC_OscConfig+0xe8>
 80024a6:	e000      	b.n	80024aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d063      	beq.n	800257e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024b6:	4b65      	ldr	r3, [pc, #404]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f003 030c 	and.w	r3, r3, #12
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00b      	beq.n	80024da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024c2:	4b62      	ldr	r3, [pc, #392]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d11c      	bne.n	8002508 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ce:	4b5f      	ldr	r3, [pc, #380]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d116      	bne.n	8002508 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024da:	4b5c      	ldr	r3, [pc, #368]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <HAL_RCC_OscConfig+0x152>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d001      	beq.n	80024f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e18d      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f2:	4b56      	ldr	r3, [pc, #344]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	4952      	ldr	r1, [pc, #328]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002502:	4313      	orrs	r3, r2
 8002504:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002506:	e03a      	b.n	800257e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d020      	beq.n	8002552 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002510:	4b4f      	ldr	r3, [pc, #316]	; (8002650 <HAL_RCC_OscConfig+0x2b0>)
 8002512:	2201      	movs	r2, #1
 8002514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002516:	f7fe fd8d 	bl	8001034 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800251c:	e008      	b.n	8002530 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800251e:	f7fe fd89 	bl	8001034 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e16e      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002530:	4b46      	ldr	r3, [pc, #280]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0f0      	beq.n	800251e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800253c:	4b43      	ldr	r3, [pc, #268]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	4940      	ldr	r1, [pc, #256]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800254c:	4313      	orrs	r3, r2
 800254e:	600b      	str	r3, [r1, #0]
 8002550:	e015      	b.n	800257e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002552:	4b3f      	ldr	r3, [pc, #252]	; (8002650 <HAL_RCC_OscConfig+0x2b0>)
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002558:	f7fe fd6c 	bl	8001034 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002560:	f7fe fd68 	bl	8001034 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e14d      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002572:	4b36      	ldr	r3, [pc, #216]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f0      	bne.n	8002560 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	2b00      	cmp	r3, #0
 8002588:	d030      	beq.n	80025ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d016      	beq.n	80025c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002592:	4b30      	ldr	r3, [pc, #192]	; (8002654 <HAL_RCC_OscConfig+0x2b4>)
 8002594:	2201      	movs	r2, #1
 8002596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002598:	f7fe fd4c 	bl	8001034 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025a0:	f7fe fd48 	bl	8001034 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e12d      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025b2:	4b26      	ldr	r3, [pc, #152]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80025b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0f0      	beq.n	80025a0 <HAL_RCC_OscConfig+0x200>
 80025be:	e015      	b.n	80025ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c0:	4b24      	ldr	r3, [pc, #144]	; (8002654 <HAL_RCC_OscConfig+0x2b4>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7fe fd35 	bl	8001034 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025cc:	e008      	b.n	80025e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025ce:	f7fe fd31 	bl	8001034 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d901      	bls.n	80025e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e116      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e0:	4b1a      	ldr	r3, [pc, #104]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 80025e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1f0      	bne.n	80025ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0304 	and.w	r3, r3, #4
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80a0 	beq.w	800273a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025fa:	2300      	movs	r3, #0
 80025fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025fe:	4b13      	ldr	r3, [pc, #76]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10f      	bne.n	800262a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	4b0f      	ldr	r3, [pc, #60]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	4a0e      	ldr	r2, [pc, #56]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 8002614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002618:	6413      	str	r3, [r2, #64]	; 0x40
 800261a:	4b0c      	ldr	r3, [pc, #48]	; (800264c <HAL_RCC_OscConfig+0x2ac>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002626:	2301      	movs	r3, #1
 8002628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262a:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <HAL_RCC_OscConfig+0x2b8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002632:	2b00      	cmp	r3, #0
 8002634:	d121      	bne.n	800267a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002636:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_RCC_OscConfig+0x2b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a07      	ldr	r2, [pc, #28]	; (8002658 <HAL_RCC_OscConfig+0x2b8>)
 800263c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002642:	f7fe fcf7 	bl	8001034 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002648:	e011      	b.n	800266e <HAL_RCC_OscConfig+0x2ce>
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800
 8002650:	42470000 	.word	0x42470000
 8002654:	42470e80 	.word	0x42470e80
 8002658:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800265c:	f7fe fcea 	bl	8001034 <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e0cf      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800266e:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_RCC_OscConfig+0x478>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0f0      	beq.n	800265c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d106      	bne.n	8002690 <HAL_RCC_OscConfig+0x2f0>
 8002682:	4b66      	ldr	r3, [pc, #408]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002686:	4a65      	ldr	r2, [pc, #404]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6713      	str	r3, [r2, #112]	; 0x70
 800268e:	e01c      	b.n	80026ca <HAL_RCC_OscConfig+0x32a>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b05      	cmp	r3, #5
 8002696:	d10c      	bne.n	80026b2 <HAL_RCC_OscConfig+0x312>
 8002698:	4b60      	ldr	r3, [pc, #384]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 800269a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269c:	4a5f      	ldr	r2, [pc, #380]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 800269e:	f043 0304 	orr.w	r3, r3, #4
 80026a2:	6713      	str	r3, [r2, #112]	; 0x70
 80026a4:	4b5d      	ldr	r3, [pc, #372]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a8:	4a5c      	ldr	r2, [pc, #368]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026aa:	f043 0301 	orr.w	r3, r3, #1
 80026ae:	6713      	str	r3, [r2, #112]	; 0x70
 80026b0:	e00b      	b.n	80026ca <HAL_RCC_OscConfig+0x32a>
 80026b2:	4b5a      	ldr	r3, [pc, #360]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026b6:	4a59      	ldr	r2, [pc, #356]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	6713      	str	r3, [r2, #112]	; 0x70
 80026be:	4b57      	ldr	r3, [pc, #348]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026c2:	4a56      	ldr	r2, [pc, #344]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026c4:	f023 0304 	bic.w	r3, r3, #4
 80026c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d015      	beq.n	80026fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d2:	f7fe fcaf 	bl	8001034 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7fe fcab 	bl	8001034 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e08e      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f0:	4b4a      	ldr	r3, [pc, #296]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ee      	beq.n	80026da <HAL_RCC_OscConfig+0x33a>
 80026fc:	e014      	b.n	8002728 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7fe fc99 	bl	8001034 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002704:	e00a      	b.n	800271c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7fe fc95 	bl	8001034 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	f241 3288 	movw	r2, #5000	; 0x1388
 8002714:	4293      	cmp	r3, r2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e078      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800271c:	4b3f      	ldr	r3, [pc, #252]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 800271e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1ee      	bne.n	8002706 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d105      	bne.n	800273a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	4a3a      	ldr	r2, [pc, #232]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002734:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002738:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d064      	beq.n	800280c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002742:	4b36      	ldr	r3, [pc, #216]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	2b08      	cmp	r3, #8
 800274c:	d05c      	beq.n	8002808 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d141      	bne.n	80027da <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002756:	4b32      	ldr	r3, [pc, #200]	; (8002820 <HAL_RCC_OscConfig+0x480>)
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275c:	f7fe fc6a 	bl	8001034 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002764:	f7fe fc66 	bl	8001034 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e04b      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002776:	4b29      	ldr	r3, [pc, #164]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f0      	bne.n	8002764 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	69da      	ldr	r2, [r3, #28]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002790:	019b      	lsls	r3, r3, #6
 8002792:	431a      	orrs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002798:	085b      	lsrs	r3, r3, #1
 800279a:	3b01      	subs	r3, #1
 800279c:	041b      	lsls	r3, r3, #16
 800279e:	431a      	orrs	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a4:	061b      	lsls	r3, r3, #24
 80027a6:	491d      	ldr	r1, [pc, #116]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80027a8:	4313      	orrs	r3, r2
 80027aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027ac:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <HAL_RCC_OscConfig+0x480>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b2:	f7fe fc3f 	bl	8001034 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ba:	f7fe fc3b 	bl	8001034 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e020      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d0f0      	beq.n	80027ba <HAL_RCC_OscConfig+0x41a>
 80027d8:	e018      	b.n	800280c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027da:	4b11      	ldr	r3, [pc, #68]	; (8002820 <HAL_RCC_OscConfig+0x480>)
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7fe fc28 	bl	8001034 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e8:	f7fe fc24 	bl	8001034 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e009      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fa:	4b08      	ldr	r3, [pc, #32]	; (800281c <HAL_RCC_OscConfig+0x47c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0x448>
 8002806:	e001      	b.n	800280c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40007000 	.word	0x40007000
 800281c:	40023800 	.word	0x40023800
 8002820:	42470060 	.word	0x42470060

08002824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e0ca      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002838:	4b67      	ldr	r3, [pc, #412]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d90c      	bls.n	8002860 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002846:	4b64      	ldr	r3, [pc, #400]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284e:	4b62      	ldr	r3, [pc, #392]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e0b6      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d020      	beq.n	80028ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002878:	4b58      	ldr	r3, [pc, #352]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	4a57      	ldr	r2, [pc, #348]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 800287e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002882:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0308 	and.w	r3, r3, #8
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002890:	4b52      	ldr	r3, [pc, #328]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	4a51      	ldr	r2, [pc, #324]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002896:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800289a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800289c:	4b4f      	ldr	r3, [pc, #316]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	494c      	ldr	r1, [pc, #304]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d044      	beq.n	8002944 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d107      	bne.n	80028d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c2:	4b46      	ldr	r3, [pc, #280]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d119      	bne.n	8002902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e07d      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d003      	beq.n	80028e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028de:	2b03      	cmp	r3, #3
 80028e0:	d107      	bne.n	80028f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e2:	4b3e      	ldr	r3, [pc, #248]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e06d      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f2:	4b3a      	ldr	r3, [pc, #232]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e065      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002902:	4b36      	ldr	r3, [pc, #216]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f023 0203 	bic.w	r2, r3, #3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	4933      	ldr	r1, [pc, #204]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002914:	f7fe fb8e 	bl	8001034 <HAL_GetTick>
 8002918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291a:	e00a      	b.n	8002932 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800291c:	f7fe fb8a 	bl	8001034 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	f241 3288 	movw	r2, #5000	; 0x1388
 800292a:	4293      	cmp	r3, r2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e04d      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002932:	4b2a      	ldr	r3, [pc, #168]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 020c 	and.w	r2, r3, #12
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	429a      	cmp	r2, r3
 8002942:	d1eb      	bne.n	800291c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002944:	4b24      	ldr	r3, [pc, #144]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 030f 	and.w	r3, r3, #15
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d20c      	bcs.n	800296c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002952:	4b21      	ldr	r3, [pc, #132]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	b2d2      	uxtb	r2, r2
 8002958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800295a:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <HAL_RCC_ClockConfig+0x1b4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	429a      	cmp	r2, r3
 8002966:	d001      	beq.n	800296c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	e030      	b.n	80029ce <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d008      	beq.n	800298a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002978:	4b18      	ldr	r3, [pc, #96]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	4915      	ldr	r1, [pc, #84]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002986:	4313      	orrs	r3, r2
 8002988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d009      	beq.n	80029aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002996:	4b11      	ldr	r3, [pc, #68]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	490d      	ldr	r1, [pc, #52]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029aa:	f000 f81d 	bl	80029e8 <HAL_RCC_GetSysClockFreq>
 80029ae:	4601      	mov	r1, r0
 80029b0:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <HAL_RCC_ClockConfig+0x1b8>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 030f 	and.w	r3, r3, #15
 80029ba:	4a09      	ldr	r2, [pc, #36]	; (80029e0 <HAL_RCC_ClockConfig+0x1bc>)
 80029bc:	5cd3      	ldrb	r3, [r2, r3]
 80029be:	fa21 f303 	lsr.w	r3, r1, r3
 80029c2:	4a08      	ldr	r2, [pc, #32]	; (80029e4 <HAL_RCC_ClockConfig+0x1c0>)
 80029c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80029c6:	2000      	movs	r0, #0
 80029c8:	f7fe faf0 	bl	8000fac <HAL_InitTick>

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40023c00 	.word	0x40023c00
 80029dc:	40023800 	.word	0x40023800
 80029e0:	0800bf54 	.word	0x0800bf54
 80029e4:	2000001c 	.word	0x2000001c

080029e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	2300      	movs	r3, #0
 80029f8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029fe:	4b50      	ldr	r3, [pc, #320]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d007      	beq.n	8002a1a <HAL_RCC_GetSysClockFreq+0x32>
 8002a0a:	2b08      	cmp	r3, #8
 8002a0c:	d008      	beq.n	8002a20 <HAL_RCC_GetSysClockFreq+0x38>
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f040 808d 	bne.w	8002b2e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a14:	4b4b      	ldr	r3, [pc, #300]	; (8002b44 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002a16:	60bb      	str	r3, [r7, #8]
       break;
 8002a18:	e08c      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a1a:	4b4b      	ldr	r3, [pc, #300]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a1c:	60bb      	str	r3, [r7, #8]
      break;
 8002a1e:	e089      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a20:	4b47      	ldr	r3, [pc, #284]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a28:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a2a:	4b45      	ldr	r3, [pc, #276]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d023      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a36:	4b42      	ldr	r3, [pc, #264]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	099b      	lsrs	r3, r3, #6
 8002a3c:	f04f 0400 	mov.w	r4, #0
 8002a40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	ea03 0501 	and.w	r5, r3, r1
 8002a4c:	ea04 0602 	and.w	r6, r4, r2
 8002a50:	4a3d      	ldr	r2, [pc, #244]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a52:	fb02 f106 	mul.w	r1, r2, r6
 8002a56:	2200      	movs	r2, #0
 8002a58:	fb02 f205 	mul.w	r2, r2, r5
 8002a5c:	440a      	add	r2, r1
 8002a5e:	493a      	ldr	r1, [pc, #232]	; (8002b48 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a60:	fba5 0101 	umull	r0, r1, r5, r1
 8002a64:	1853      	adds	r3, r2, r1
 8002a66:	4619      	mov	r1, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f04f 0400 	mov.w	r4, #0
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4623      	mov	r3, r4
 8002a72:	f7fe f8f9 	bl	8000c68 <__aeabi_uldivmod>
 8002a76:	4603      	mov	r3, r0
 8002a78:	460c      	mov	r4, r1
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	e049      	b.n	8002b12 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a7e:	4b30      	ldr	r3, [pc, #192]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	099b      	lsrs	r3, r3, #6
 8002a84:	f04f 0400 	mov.w	r4, #0
 8002a88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	ea03 0501 	and.w	r5, r3, r1
 8002a94:	ea04 0602 	and.w	r6, r4, r2
 8002a98:	4629      	mov	r1, r5
 8002a9a:	4632      	mov	r2, r6
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	f04f 0400 	mov.w	r4, #0
 8002aa4:	0154      	lsls	r4, r2, #5
 8002aa6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002aaa:	014b      	lsls	r3, r1, #5
 8002aac:	4619      	mov	r1, r3
 8002aae:	4622      	mov	r2, r4
 8002ab0:	1b49      	subs	r1, r1, r5
 8002ab2:	eb62 0206 	sbc.w	r2, r2, r6
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	f04f 0400 	mov.w	r4, #0
 8002abe:	0194      	lsls	r4, r2, #6
 8002ac0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002ac4:	018b      	lsls	r3, r1, #6
 8002ac6:	1a5b      	subs	r3, r3, r1
 8002ac8:	eb64 0402 	sbc.w	r4, r4, r2
 8002acc:	f04f 0100 	mov.w	r1, #0
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	00e2      	lsls	r2, r4, #3
 8002ad6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002ada:	00d9      	lsls	r1, r3, #3
 8002adc:	460b      	mov	r3, r1
 8002ade:	4614      	mov	r4, r2
 8002ae0:	195b      	adds	r3, r3, r5
 8002ae2:	eb44 0406 	adc.w	r4, r4, r6
 8002ae6:	f04f 0100 	mov.w	r1, #0
 8002aea:	f04f 0200 	mov.w	r2, #0
 8002aee:	02a2      	lsls	r2, r4, #10
 8002af0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002af4:	0299      	lsls	r1, r3, #10
 8002af6:	460b      	mov	r3, r1
 8002af8:	4614      	mov	r4, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	4621      	mov	r1, r4
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f04f 0400 	mov.w	r4, #0
 8002b04:	461a      	mov	r2, r3
 8002b06:	4623      	mov	r3, r4
 8002b08:	f7fe f8ae 	bl	8000c68 <__aeabi_uldivmod>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	460c      	mov	r4, r1
 8002b10:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b12:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0c1b      	lsrs	r3, r3, #16
 8002b18:	f003 0303 	and.w	r3, r3, #3
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2a:	60bb      	str	r3, [r7, #8]
      break;
 8002b2c:	e002      	b.n	8002b34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002b30:	60bb      	str	r3, [r7, #8]
      break;
 8002b32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b34:	68bb      	ldr	r3, [r7, #8]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	00f42400 	.word	0x00f42400
 8002b48:	00b71b00 	.word	0x00b71b00

08002b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b50:	4b03      	ldr	r3, [pc, #12]	; (8002b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b52:	681b      	ldr	r3, [r3, #0]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	2000001c 	.word	0x2000001c

08002b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b68:	f7ff fff0 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b6c:	4601      	mov	r1, r0
 8002b6e:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	0a9b      	lsrs	r3, r3, #10
 8002b74:	f003 0307 	and.w	r3, r3, #7
 8002b78:	4a03      	ldr	r2, [pc, #12]	; (8002b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b7a:	5cd3      	ldrb	r3, [r2, r3]
 8002b7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40023800 	.word	0x40023800
 8002b88:	0800bf64 	.word	0x0800bf64

08002b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b90:	f7ff ffdc 	bl	8002b4c <HAL_RCC_GetHCLKFreq>
 8002b94:	4601      	mov	r1, r0
 8002b96:	4b05      	ldr	r3, [pc, #20]	; (8002bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	0b5b      	lsrs	r3, r3, #13
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	4a03      	ldr	r2, [pc, #12]	; (8002bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	0800bf64 	.word	0x0800bf64

08002bb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e056      	b.n	8002c74 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d106      	bne.n	8002be6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f005 f9ad 	bl	8007f40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2202      	movs	r2, #2
 8002bea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bfc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	ea42 0103 	orr.w	r1, r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	0c1b      	lsrs	r3, r3, #16
 8002c44:	f003 0104 	and.w	r1, r3, #4
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69da      	ldr	r2, [r3, #28]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08c      	sub	sp, #48	; 0x30
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
 8002c88:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d101      	bne.n	8002ca2 <HAL_SPI_TransmitReceive+0x26>
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	e18a      	b.n	8002fb8 <HAL_SPI_TransmitReceive+0x33c>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002caa:	f7fe f9c3 	bl	8001034 <HAL_GetTick>
 8002cae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002cc0:	887b      	ldrh	r3, [r7, #2]
 8002cc2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002cc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d00f      	beq.n	8002cec <HAL_SPI_TransmitReceive+0x70>
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cd2:	d107      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d103      	bne.n	8002ce4 <HAL_SPI_TransmitReceive+0x68>
 8002cdc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d003      	beq.n	8002cec <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002cea:	e15b      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_SPI_TransmitReceive+0x82>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <HAL_SPI_TransmitReceive+0x82>
 8002cf8:	887b      	ldrh	r3, [r7, #2]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d103      	bne.n	8002d06 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002d04:	e14e      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d003      	beq.n	8002d1a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2205      	movs	r2, #5
 8002d16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	887a      	ldrh	r2, [r7, #2]
 8002d2a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	887a      	ldrh	r2, [r7, #2]
 8002d30:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	887a      	ldrh	r2, [r7, #2]
 8002d3c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	887a      	ldrh	r2, [r7, #2]
 8002d42:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d007      	beq.n	8002d6e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d6c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d76:	d178      	bne.n	8002e6a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d002      	beq.n	8002d86 <HAL_SPI_TransmitReceive+0x10a>
 8002d80:	8b7b      	ldrh	r3, [r7, #26]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d166      	bne.n	8002e54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	881a      	ldrh	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	1c9a      	adds	r2, r3, #2
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002daa:	e053      	b.n	8002e54 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d11b      	bne.n	8002df2 <HAL_SPI_TransmitReceive+0x176>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d016      	beq.n	8002df2 <HAL_SPI_TransmitReceive+0x176>
 8002dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d113      	bne.n	8002df2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	881a      	ldrh	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	1c9a      	adds	r2, r3, #2
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d119      	bne.n	8002e34 <HAL_SPI_TransmitReceive+0x1b8>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d014      	beq.n	8002e34 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e14:	b292      	uxth	r2, r2
 8002e16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1c:	1c9a      	adds	r2, r3, #2
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e30:	2301      	movs	r3, #1
 8002e32:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002e34:	f7fe f8fe 	bl	8001034 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d807      	bhi.n	8002e54 <HAL_SPI_TransmitReceive+0x1d8>
 8002e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4a:	d003      	beq.n	8002e54 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002e52:	e0a7      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1a6      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x130>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1a1      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x130>
 8002e68:	e07c      	b.n	8002f64 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_SPI_TransmitReceive+0x1fc>
 8002e72:	8b7b      	ldrh	r3, [r7, #26]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d16b      	bne.n	8002f50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	330c      	adds	r3, #12
 8002e82:	7812      	ldrb	r2, [r2, #0]
 8002e84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e9e:	e057      	b.n	8002f50 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d11c      	bne.n	8002ee8 <HAL_SPI_TransmitReceive+0x26c>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d017      	beq.n	8002ee8 <HAL_SPI_TransmitReceive+0x26c>
 8002eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d114      	bne.n	8002ee8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	3b01      	subs	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d119      	bne.n	8002f2a <HAL_SPI_TransmitReceive+0x2ae>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d014      	beq.n	8002f2a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68da      	ldr	r2, [r3, #12]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0a:	b2d2      	uxtb	r2, r2
 8002f0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f26:	2301      	movs	r3, #1
 8002f28:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002f2a:	f7fe f883 	bl	8001034 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d803      	bhi.n	8002f42 <HAL_SPI_TransmitReceive+0x2c6>
 8002f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f40:	d102      	bne.n	8002f48 <HAL_SPI_TransmitReceive+0x2cc>
 8002f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d103      	bne.n	8002f50 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f4e:	e029      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1a2      	bne.n	8002ea0 <HAL_SPI_TransmitReceive+0x224>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d19d      	bne.n	8002ea0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 f893 	bl	8003094 <SPI_EndRxTxTransaction>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d006      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002f80:	e010      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10b      	bne.n	8002fa2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	617b      	str	r3, [r7, #20]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	e000      	b.n	8002fa4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002fa2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3730      	adds	r7, #48	; 0x30
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	603b      	str	r3, [r7, #0]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fd0:	e04c      	b.n	800306c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd8:	d048      	beq.n	800306c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002fda:	f7fe f82b 	bl	8001034 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	69bb      	ldr	r3, [r7, #24]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d902      	bls.n	8002ff0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d13d      	bne.n	800306c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002ffe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003008:	d111      	bne.n	800302e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003012:	d004      	beq.n	800301e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800301c:	d107      	bne.n	800302e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800302c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003036:	d10f      	bne.n	8003058 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003056:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e00f      	b.n	800308c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	4013      	ands	r3, r2
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	429a      	cmp	r2, r3
 800307a:	bf0c      	ite	eq
 800307c:	2301      	moveq	r3, #1
 800307e:	2300      	movne	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	461a      	mov	r2, r3
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	429a      	cmp	r2, r3
 8003088:	d1a3      	bne.n	8002fd2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b088      	sub	sp, #32
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80030a0:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <SPI_EndRxTxTransaction+0x7c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1b      	ldr	r2, [pc, #108]	; (8003114 <SPI_EndRxTxTransaction+0x80>)
 80030a6:	fba2 2303 	umull	r2, r3, r2, r3
 80030aa:	0d5b      	lsrs	r3, r3, #21
 80030ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80030b0:	fb02 f303 	mul.w	r3, r2, r3
 80030b4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030be:	d112      	bne.n	80030e6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2200      	movs	r2, #0
 80030c8:	2180      	movs	r1, #128	; 0x80
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f7ff ff78 	bl	8002fc0 <SPI_WaitFlagStateUntilTimeout>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d016      	beq.n	8003104 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030da:	f043 0220 	orr.w	r2, r3, #32
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e00f      	b.n	8003106 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030fc:	2b80      	cmp	r3, #128	; 0x80
 80030fe:	d0f2      	beq.n	80030e6 <SPI_EndRxTxTransaction+0x52>
 8003100:	e000      	b.n	8003104 <SPI_EndRxTxTransaction+0x70>
        break;
 8003102:	bf00      	nop
  }

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	2000001c 	.word	0x2000001c
 8003114:	165e9f81 	.word	0x165e9f81

08003118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e01d      	b.n	8003166 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d106      	bne.n	8003144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f005 f9d4 	bl	80084ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3304      	adds	r3, #4
 8003154:	4619      	mov	r1, r3
 8003156:	4610      	mov	r0, r2
 8003158:	f000 fa8c 	bl	8003674 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800316e:	b480      	push	{r7}
 8003170:	b085      	sub	sp, #20
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f042 0201 	orr.w	r2, r2, #1
 8003184:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2b06      	cmp	r3, #6
 8003196:	d007      	beq.n	80031a8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f042 0201 	orr.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3714      	adds	r7, #20
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e01d      	b.n	8003204 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f005 f94d 	bl	800847c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3304      	adds	r3, #4
 80031f2:	4619      	mov	r1, r3
 80031f4:	4610      	mov	r0, r2
 80031f6:	f000 fa3d 	bl	8003674 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2201      	movs	r2, #1
 800321c:	6839      	ldr	r1, [r7, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fc78 	bl	8003b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a15      	ldr	r2, [pc, #84]	; (8003280 <HAL_TIM_PWM_Start+0x74>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d004      	beq.n	8003238 <HAL_TIM_PWM_Start+0x2c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a14      	ldr	r2, [pc, #80]	; (8003284 <HAL_TIM_PWM_Start+0x78>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d101      	bne.n	800323c <HAL_TIM_PWM_Start+0x30>
 8003238:	2301      	movs	r3, #1
 800323a:	e000      	b.n	800323e <HAL_TIM_PWM_Start+0x32>
 800323c:	2300      	movs	r3, #0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d007      	beq.n	8003252 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2b06      	cmp	r3, #6
 8003262:	d007      	beq.n	8003274 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40010000 	.word	0x40010000
 8003284:	40010400 	.word	0x40010400

08003288 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b02      	cmp	r3, #2
 800329c:	d122      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d11b      	bne.n	80032e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f06f 0202 	mvn.w	r2, #2
 80032b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f9b4 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 80032d0:	e005      	b.n	80032de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f9a6 	bl	8003624 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f9b7 	bl	800364c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d122      	bne.n	8003338 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b04      	cmp	r3, #4
 80032fe:	d11b      	bne.n	8003338 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0204 	mvn.w	r2, #4
 8003308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2202      	movs	r2, #2
 800330e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f98a 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 8003324:	e005      	b.n	8003332 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f97c 	bl	8003624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f98d 	bl	800364c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b08      	cmp	r3, #8
 8003344:	d122      	bne.n	800338c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b08      	cmp	r3, #8
 8003352:	d11b      	bne.n	800338c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f06f 0208 	mvn.w	r2, #8
 800335c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2204      	movs	r2, #4
 8003362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f960 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 8003378:	e005      	b.n	8003386 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f952 	bl	8003624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f963 	bl	800364c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b10      	cmp	r3, #16
 8003398:	d122      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	f003 0310 	and.w	r3, r3, #16
 80033a4:	2b10      	cmp	r3, #16
 80033a6:	d11b      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f06f 0210 	mvn.w	r2, #16
 80033b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2208      	movs	r2, #8
 80033b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f936 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 80033cc:	e005      	b.n	80033da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f928 	bl	8003624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f939 	bl	800364c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d10e      	bne.n	800340c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0201 	mvn.w	r2, #1
 8003404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f003 f980 	bl	800670c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003416:	2b80      	cmp	r3, #128	; 0x80
 8003418:	d10e      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003424:	2b80      	cmp	r3, #128	; 0x80
 8003426:	d107      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fc34 	bl	8003ca0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003442:	2b40      	cmp	r3, #64	; 0x40
 8003444:	d10e      	bne.n	8003464 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003450:	2b40      	cmp	r3, #64	; 0x40
 8003452:	d107      	bne.n	8003464 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800345c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f8fe 	bl	8003660 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b20      	cmp	r3, #32
 8003470:	d10e      	bne.n	8003490 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b20      	cmp	r3, #32
 800347e:	d107      	bne.n	8003490 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f06f 0220 	mvn.w	r2, #32
 8003488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fbfe 	bl	8003c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003490:	bf00      	nop
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034ae:	2302      	movs	r3, #2
 80034b0:	e0b4      	b.n	800361c <HAL_TIM_PWM_ConfigChannel+0x184>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2202      	movs	r2, #2
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2b0c      	cmp	r3, #12
 80034c6:	f200 809f 	bhi.w	8003608 <HAL_TIM_PWM_ConfigChannel+0x170>
 80034ca:	a201      	add	r2, pc, #4	; (adr r2, 80034d0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80034cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d0:	08003505 	.word	0x08003505
 80034d4:	08003609 	.word	0x08003609
 80034d8:	08003609 	.word	0x08003609
 80034dc:	08003609 	.word	0x08003609
 80034e0:	08003545 	.word	0x08003545
 80034e4:	08003609 	.word	0x08003609
 80034e8:	08003609 	.word	0x08003609
 80034ec:	08003609 	.word	0x08003609
 80034f0:	08003587 	.word	0x08003587
 80034f4:	08003609 	.word	0x08003609
 80034f8:	08003609 	.word	0x08003609
 80034fc:	08003609 	.word	0x08003609
 8003500:	080035c7 	.word	0x080035c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68b9      	ldr	r1, [r7, #8]
 800350a:	4618      	mov	r0, r3
 800350c:	f000 f952 	bl	80037b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	699a      	ldr	r2, [r3, #24]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 0208 	orr.w	r2, r2, #8
 800351e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699a      	ldr	r2, [r3, #24]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 0204 	bic.w	r2, r2, #4
 800352e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	6999      	ldr	r1, [r3, #24]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	619a      	str	r2, [r3, #24]
      break;
 8003542:	e062      	b.n	800360a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68b9      	ldr	r1, [r7, #8]
 800354a:	4618      	mov	r0, r3
 800354c:	f000 f9a2 	bl	8003894 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	699a      	ldr	r2, [r3, #24]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800355e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800356e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6999      	ldr	r1, [r3, #24]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	021a      	lsls	r2, r3, #8
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	619a      	str	r2, [r3, #24]
      break;
 8003584:	e041      	b.n	800360a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68b9      	ldr	r1, [r7, #8]
 800358c:	4618      	mov	r0, r3
 800358e:	f000 f9f7 	bl	8003980 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	69da      	ldr	r2, [r3, #28]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0208 	orr.w	r2, r2, #8
 80035a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69da      	ldr	r2, [r3, #28]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0204 	bic.w	r2, r2, #4
 80035b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	69d9      	ldr	r1, [r3, #28]
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	61da      	str	r2, [r3, #28]
      break;
 80035c4:	e021      	b.n	800360a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 fa4b 	bl	8003a68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	69da      	ldr	r2, [r3, #28]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69d9      	ldr	r1, [r3, #28]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	021a      	lsls	r2, r3, #8
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	61da      	str	r2, [r3, #28]
      break;
 8003606:	e000      	b.n	800360a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003608:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a40      	ldr	r2, [pc, #256]	; (8003788 <TIM_Base_SetConfig+0x114>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d013      	beq.n	80036b4 <TIM_Base_SetConfig+0x40>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003692:	d00f      	beq.n	80036b4 <TIM_Base_SetConfig+0x40>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3d      	ldr	r2, [pc, #244]	; (800378c <TIM_Base_SetConfig+0x118>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00b      	beq.n	80036b4 <TIM_Base_SetConfig+0x40>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a3c      	ldr	r2, [pc, #240]	; (8003790 <TIM_Base_SetConfig+0x11c>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x40>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a3b      	ldr	r2, [pc, #236]	; (8003794 <TIM_Base_SetConfig+0x120>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x40>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a3a      	ldr	r2, [pc, #232]	; (8003798 <TIM_Base_SetConfig+0x124>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d108      	bne.n	80036c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a2f      	ldr	r2, [pc, #188]	; (8003788 <TIM_Base_SetConfig+0x114>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d02b      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d027      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2c      	ldr	r2, [pc, #176]	; (800378c <TIM_Base_SetConfig+0x118>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d023      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a2b      	ldr	r2, [pc, #172]	; (8003790 <TIM_Base_SetConfig+0x11c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d01f      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a2a      	ldr	r2, [pc, #168]	; (8003794 <TIM_Base_SetConfig+0x120>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01b      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a29      	ldr	r2, [pc, #164]	; (8003798 <TIM_Base_SetConfig+0x124>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d017      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a28      	ldr	r2, [pc, #160]	; (800379c <TIM_Base_SetConfig+0x128>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a27      	ldr	r2, [pc, #156]	; (80037a0 <TIM_Base_SetConfig+0x12c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00f      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a26      	ldr	r2, [pc, #152]	; (80037a4 <TIM_Base_SetConfig+0x130>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d00b      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a25      	ldr	r2, [pc, #148]	; (80037a8 <TIM_Base_SetConfig+0x134>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d007      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a24      	ldr	r2, [pc, #144]	; (80037ac <TIM_Base_SetConfig+0x138>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d003      	beq.n	8003726 <TIM_Base_SetConfig+0xb2>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a23      	ldr	r2, [pc, #140]	; (80037b0 <TIM_Base_SetConfig+0x13c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d108      	bne.n	8003738 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800372c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	4313      	orrs	r3, r2
 8003744:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a0a      	ldr	r2, [pc, #40]	; (8003788 <TIM_Base_SetConfig+0x114>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d003      	beq.n	800376c <TIM_Base_SetConfig+0xf8>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a0c      	ldr	r2, [pc, #48]	; (8003798 <TIM_Base_SetConfig+0x124>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d103      	bne.n	8003774 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	615a      	str	r2, [r3, #20]
}
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	40010000 	.word	0x40010000
 800378c:	40000400 	.word	0x40000400
 8003790:	40000800 	.word	0x40000800
 8003794:	40000c00 	.word	0x40000c00
 8003798:	40010400 	.word	0x40010400
 800379c:	40014000 	.word	0x40014000
 80037a0:	40014400 	.word	0x40014400
 80037a4:	40014800 	.word	0x40014800
 80037a8:	40001800 	.word	0x40001800
 80037ac:	40001c00 	.word	0x40001c00
 80037b0:	40002000 	.word	0x40002000

080037b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b087      	sub	sp, #28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	f023 0201 	bic.w	r2, r3, #1
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f023 0303 	bic.w	r3, r3, #3
 80037ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	f023 0302 	bic.w	r3, r3, #2
 80037fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a20      	ldr	r2, [pc, #128]	; (800388c <TIM_OC1_SetConfig+0xd8>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d003      	beq.n	8003818 <TIM_OC1_SetConfig+0x64>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a1f      	ldr	r2, [pc, #124]	; (8003890 <TIM_OC1_SetConfig+0xdc>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d10c      	bne.n	8003832 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f023 0308 	bic.w	r3, r3, #8
 800381e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f023 0304 	bic.w	r3, r3, #4
 8003830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a15      	ldr	r2, [pc, #84]	; (800388c <TIM_OC1_SetConfig+0xd8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d003      	beq.n	8003842 <TIM_OC1_SetConfig+0x8e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a14      	ldr	r2, [pc, #80]	; (8003890 <TIM_OC1_SetConfig+0xdc>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d111      	bne.n	8003866 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	621a      	str	r2, [r3, #32]
}
 8003880:	bf00      	nop
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	40010000 	.word	0x40010000
 8003890:	40010400 	.word	0x40010400

08003894 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003894:	b480      	push	{r7}
 8003896:	b087      	sub	sp, #28
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	f023 0210 	bic.w	r2, r3, #16
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f023 0320 	bic.w	r3, r3, #32
 80038de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a22      	ldr	r2, [pc, #136]	; (8003978 <TIM_OC2_SetConfig+0xe4>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d003      	beq.n	80038fc <TIM_OC2_SetConfig+0x68>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a21      	ldr	r2, [pc, #132]	; (800397c <TIM_OC2_SetConfig+0xe8>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d10d      	bne.n	8003918 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	011b      	lsls	r3, r3, #4
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	4313      	orrs	r3, r2
 800390e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003916:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a17      	ldr	r2, [pc, #92]	; (8003978 <TIM_OC2_SetConfig+0xe4>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <TIM_OC2_SetConfig+0x94>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	4a16      	ldr	r2, [pc, #88]	; (800397c <TIM_OC2_SetConfig+0xe8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d113      	bne.n	8003950 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800392e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003936:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	4313      	orrs	r3, r2
 800394e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	621a      	str	r2, [r3, #32]
}
 800396a:	bf00      	nop
 800396c:	371c      	adds	r7, #28
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40010000 	.word	0x40010000
 800397c:	40010400 	.word	0x40010400

08003980 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0303 	bic.w	r3, r3, #3
 80039b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4313      	orrs	r3, r2
 80039c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	021b      	lsls	r3, r3, #8
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a21      	ldr	r2, [pc, #132]	; (8003a60 <TIM_OC3_SetConfig+0xe0>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d003      	beq.n	80039e6 <TIM_OC3_SetConfig+0x66>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a20      	ldr	r2, [pc, #128]	; (8003a64 <TIM_OC3_SetConfig+0xe4>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d10d      	bne.n	8003a02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a16      	ldr	r2, [pc, #88]	; (8003a60 <TIM_OC3_SetConfig+0xe0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d003      	beq.n	8003a12 <TIM_OC3_SetConfig+0x92>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a15      	ldr	r2, [pc, #84]	; (8003a64 <TIM_OC3_SetConfig+0xe4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d113      	bne.n	8003a3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	011b      	lsls	r3, r3, #4
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	699b      	ldr	r3, [r3, #24]
 8003a32:	011b      	lsls	r3, r3, #4
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	697a      	ldr	r2, [r7, #20]
 8003a52:	621a      	str	r2, [r3, #32]
}
 8003a54:	bf00      	nop
 8003a56:	371c      	adds	r7, #28
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	40010000 	.word	0x40010000
 8003a64:	40010400 	.word	0x40010400

08003a68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	021b      	lsls	r3, r3, #8
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ab2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	031b      	lsls	r3, r3, #12
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a12      	ldr	r2, [pc, #72]	; (8003b0c <TIM_OC4_SetConfig+0xa4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d003      	beq.n	8003ad0 <TIM_OC4_SetConfig+0x68>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a11      	ldr	r2, [pc, #68]	; (8003b10 <TIM_OC4_SetConfig+0xa8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d109      	bne.n	8003ae4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ad6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	019b      	lsls	r3, r3, #6
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	621a      	str	r2, [r3, #32]
}
 8003afe:	bf00      	nop
 8003b00:	371c      	adds	r7, #28
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40010000 	.word	0x40010000
 8003b10:	40010400 	.word	0x40010400

08003b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	2201      	movs	r2, #1
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a1a      	ldr	r2, [r3, #32]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	401a      	ands	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a1a      	ldr	r2, [r3, #32]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 031f 	and.w	r3, r3, #31
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	fa01 f303 	lsl.w	r3, r1, r3
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	621a      	str	r2, [r3, #32]
}
 8003b52:	bf00      	nop
 8003b54:	371c      	adds	r7, #28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr

08003b5e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b5e:	b480      	push	{r7}
 8003b60:	b085      	sub	sp, #20
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e032      	b.n	8003bdc <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2202      	movs	r2, #2
 8003b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bae:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e03d      	b.n	8003c80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e03f      	b.n	8003d46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d106      	bne.n	8003ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f004 fd5a 	bl	8008794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2224      	movs	r2, #36	; 0x24
 8003ce4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fb93 	bl	8004424 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695a      	ldr	r2, [r3, #20]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68da      	ldr	r2, [r3, #12]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2220      	movs	r2, #32
 8003d38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b088      	sub	sp, #32
 8003d52:	af02      	add	r7, sp, #8
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	603b      	str	r3, [r7, #0]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	f040 8083 	bne.w	8003e76 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <HAL_UART_Transmit+0x2e>
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e07b      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d101      	bne.n	8003d8e <HAL_UART_Transmit+0x40>
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	e074      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2221      	movs	r2, #33	; 0x21
 8003da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003da4:	f7fd f946 	bl	8001034 <HAL_GetTick>
 8003da8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	88fa      	ldrh	r2, [r7, #6]
 8003dae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	88fa      	ldrh	r2, [r7, #6]
 8003db4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003db6:	e042      	b.n	8003e3e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	b29a      	uxth	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dce:	d122      	bne.n	8003e16 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2180      	movs	r1, #128	; 0x80
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 f9b6 	bl	800414c <UART_WaitOnFlagUntilTimeout>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e046      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	881b      	ldrh	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d103      	bne.n	8003e0e <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	3302      	adds	r3, #2
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	e017      	b.n	8003e3e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	3301      	adds	r3, #1
 8003e12:	60bb      	str	r3, [r7, #8]
 8003e14:	e013      	b.n	8003e3e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2180      	movs	r1, #128	; 0x80
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f993 	bl	800414c <UART_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e023      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	60ba      	str	r2, [r7, #8]
 8003e36:	781a      	ldrb	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1b7      	bne.n	8003db8 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	9300      	str	r3, [sp, #0]
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	2140      	movs	r1, #64	; 0x40
 8003e52:	68f8      	ldr	r0, [r7, #12]
 8003e54:	f000 f97a 	bl	800414c <UART_WaitOnFlagUntilTimeout>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d001      	beq.n	8003e62 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e00a      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003e72:	2300      	movs	r3, #0
 8003e74:	e000      	b.n	8003e78 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003e76:	2302      	movs	r3, #2
  }
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b20      	cmp	r3, #32
 8003e98:	d140      	bne.n	8003f1c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <HAL_UART_Receive_IT+0x26>
 8003ea0:	88fb      	ldrh	r3, [r7, #6]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e039      	b.n	8003f1e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d101      	bne.n	8003eb8 <HAL_UART_Receive_IT+0x38>
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e032      	b.n	8003f1e <HAL_UART_Receive_IT+0x9e>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	88fa      	ldrh	r2, [r7, #6]
 8003eca:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2222      	movs	r2, #34	; 0x22
 8003edc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695a      	ldr	r2, [r3, #20]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0201 	orr.w	r2, r2, #1
 8003f06:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0220 	orr.w	r2, r2, #32
 8003f16:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	e000      	b.n	8003f1e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003f1c:	2302      	movs	r3, #2
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
	...

08003f2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b088      	sub	sp, #32
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10d      	bne.n	8003f7e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f003 0320 	and.w	r3, r3, #32
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_UART_IRQHandler+0x52>
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	f003 0320 	and.w	r3, r3, #32
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f9d2 	bl	8004320 <UART_Receive_IT>
      return;
 8003f7c:	e0cc      	b.n	8004118 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 80ab 	beq.w	80040dc <HAL_UART_IRQHandler+0x1b0>
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d105      	bne.n	8003f9c <HAL_UART_IRQHandler+0x70>
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f000 80a0 	beq.w	80040dc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_UART_IRQHandler+0x90>
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb4:	f043 0201 	orr.w	r2, r3, #1
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00a      	beq.n	8003fdc <HAL_UART_IRQHandler+0xb0>
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd4:	f043 0202 	orr.w	r2, r3, #2
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00a      	beq.n	8003ffc <HAL_UART_IRQHandler+0xd0>
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff4:	f043 0204 	orr.w	r2, r3, #4
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00a      	beq.n	800401c <HAL_UART_IRQHandler+0xf0>
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004014:	f043 0208 	orr.w	r2, r3, #8
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004020:	2b00      	cmp	r3, #0
 8004022:	d078      	beq.n	8004116 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	f003 0320 	and.w	r3, r3, #32
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <HAL_UART_IRQHandler+0x112>
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f003 0320 	and.w	r3, r3, #32
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f971 	bl	8004320 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004048:	2b40      	cmp	r3, #64	; 0x40
 800404a:	bf0c      	ite	eq
 800404c:	2301      	moveq	r3, #1
 800404e:	2300      	movne	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b00      	cmp	r3, #0
 800405e:	d102      	bne.n	8004066 <HAL_UART_IRQHandler+0x13a>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d031      	beq.n	80040ca <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f8ba 	bl	80041e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004076:	2b40      	cmp	r3, #64	; 0x40
 8004078:	d123      	bne.n	80040c2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695a      	ldr	r2, [r3, #20]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004088:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800408e:	2b00      	cmp	r3, #0
 8004090:	d013      	beq.n	80040ba <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004096:	4a22      	ldr	r2, [pc, #136]	; (8004120 <HAL_UART_IRQHandler+0x1f4>)
 8004098:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fd ff65 	bl	8001f6e <HAL_DMA_Abort_IT>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d016      	beq.n	80040d8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040b4:	4610      	mov	r0, r2
 80040b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b8:	e00e      	b.n	80040d8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f83c 	bl	8004138 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c0:	e00a      	b.n	80040d8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f838 	bl	8004138 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c8:	e006      	b.n	80040d8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f834 	bl	8004138 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80040d6:	e01e      	b.n	8004116 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d8:	bf00      	nop
    return;
 80040da:	e01c      	b.n	8004116 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d008      	beq.n	80040f8 <HAL_UART_IRQHandler+0x1cc>
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f8a7 	bl	8004244 <UART_Transmit_IT>
    return;
 80040f6:	e00f      	b.n	8004118 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_UART_IRQHandler+0x1ec>
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 f8ef 	bl	80042f0 <UART_EndTransmit_IT>
    return;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <HAL_UART_IRQHandler+0x1ec>
    return;
 8004116:	bf00      	nop
  }
}
 8004118:	3720      	adds	r7, #32
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	0800421d 	.word	0x0800421d

08004124 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	4613      	mov	r3, r2
 800415a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415c:	e02c      	b.n	80041b8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004164:	d028      	beq.n	80041b8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d007      	beq.n	800417c <UART_WaitOnFlagUntilTimeout+0x30>
 800416c:	f7fc ff62 	bl	8001034 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	429a      	cmp	r2, r3
 800417a:	d21d      	bcs.n	80041b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800418a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0201 	bic.w	r2, r2, #1
 800419a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e00f      	b.n	80041d8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	4013      	ands	r3, r2
 80041c2:	68ba      	ldr	r2, [r7, #8]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	461a      	mov	r2, r3
 80041d0:	79fb      	ldrb	r3, [r7, #7]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d0c3      	beq.n	800415e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041f6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0201 	bic.w	r2, r2, #1
 8004206:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004228:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f7ff ff7e 	bl	8004138 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800423c:	bf00      	nop
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b21      	cmp	r3, #33	; 0x21
 8004256:	d144      	bne.n	80042e2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004260:	d11a      	bne.n	8004298 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	881b      	ldrh	r3, [r3, #0]
 800426c:	461a      	mov	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004276:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d105      	bne.n	800428c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	1c9a      	adds	r2, r3, #2
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	621a      	str	r2, [r3, #32]
 800428a:	e00e      	b.n	80042aa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	621a      	str	r2, [r3, #32]
 8004296:	e008      	b.n	80042aa <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	1c59      	adds	r1, r3, #1
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6211      	str	r1, [r2, #32]
 80042a2:	781a      	ldrb	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	4619      	mov	r1, r3
 80042b8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10f      	bne.n	80042de <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042cc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68da      	ldr	r2, [r3, #12]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042dc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	e000      	b.n	80042e4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80042e2:	2302      	movs	r3, #2
  }
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004306:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff ff07 	bl	8004124 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3708      	adds	r7, #8
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b22      	cmp	r3, #34	; 0x22
 8004332:	d171      	bne.n	8004418 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800433c:	d123      	bne.n	8004386 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004342:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d10e      	bne.n	800436a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	b29b      	uxth	r3, r3
 8004354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004358:	b29a      	uxth	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004362:	1c9a      	adds	r2, r3, #2
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	629a      	str	r2, [r3, #40]	; 0x28
 8004368:	e029      	b.n	80043be <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	b29b      	uxth	r3, r3
 8004372:	b2db      	uxtb	r3, r3
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	629a      	str	r2, [r3, #40]	; 0x28
 8004384:	e01b      	b.n	80043be <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10a      	bne.n	80043a4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6858      	ldr	r0, [r3, #4]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004398:	1c59      	adds	r1, r3, #1
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6291      	str	r1, [r2, #40]	; 0x28
 800439e:	b2c2      	uxtb	r2, r0
 80043a0:	701a      	strb	r2, [r3, #0]
 80043a2:	e00c      	b.n	80043be <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b0:	1c58      	adds	r0, r3, #1
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	6288      	str	r0, [r1, #40]	; 0x28
 80043b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	4619      	mov	r1, r3
 80043cc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d120      	bne.n	8004414 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68da      	ldr	r2, [r3, #12]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 0220 	bic.w	r2, r2, #32
 80043e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68da      	ldr	r2, [r3, #12]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0201 	bic.w	r2, r2, #1
 8004400:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f002 f9ae 	bl	800676c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e002      	b.n	800441a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	e000      	b.n	800441a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004418:	2302      	movs	r3, #2
  }
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004424:	b5b0      	push	{r4, r5, r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	431a      	orrs	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	4313      	orrs	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004464:	f023 030c 	bic.w	r3, r3, #12
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6812      	ldr	r2, [r2, #0]
 800446c:	68f9      	ldr	r1, [r7, #12]
 800446e:	430b      	orrs	r3, r1
 8004470:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004490:	f040 80e4 	bne.w	800465c <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4aab      	ldr	r2, [pc, #684]	; (8004748 <UART_SetConfig+0x324>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d004      	beq.n	80044a8 <UART_SetConfig+0x84>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4aaa      	ldr	r2, [pc, #680]	; (800474c <UART_SetConfig+0x328>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d16c      	bne.n	8004582 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80044a8:	f7fe fb70 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4613      	mov	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	009a      	lsls	r2, r3, #2
 80044b6:	441a      	add	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c2:	4aa3      	ldr	r2, [pc, #652]	; (8004750 <UART_SetConfig+0x32c>)
 80044c4:	fba2 2303 	umull	r2, r3, r2, r3
 80044c8:	095b      	lsrs	r3, r3, #5
 80044ca:	011c      	lsls	r4, r3, #4
 80044cc:	f7fe fb5e 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80044d0:	4602      	mov	r2, r0
 80044d2:	4613      	mov	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	4413      	add	r3, r2
 80044d8:	009a      	lsls	r2, r3, #2
 80044da:	441a      	add	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	fbb2 f5f3 	udiv	r5, r2, r3
 80044e6:	f7fe fb51 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80044ea:	4602      	mov	r2, r0
 80044ec:	4613      	mov	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	009a      	lsls	r2, r3, #2
 80044f4:	441a      	add	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004500:	4a93      	ldr	r2, [pc, #588]	; (8004750 <UART_SetConfig+0x32c>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	2264      	movs	r2, #100	; 0x64
 800450a:	fb02 f303 	mul.w	r3, r2, r3
 800450e:	1aeb      	subs	r3, r5, r3
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	3332      	adds	r3, #50	; 0x32
 8004514:	4a8e      	ldr	r2, [pc, #568]	; (8004750 <UART_SetConfig+0x32c>)
 8004516:	fba2 2303 	umull	r2, r3, r2, r3
 800451a:	095b      	lsrs	r3, r3, #5
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004522:	441c      	add	r4, r3
 8004524:	f7fe fb32 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8004528:	4602      	mov	r2, r0
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	009a      	lsls	r2, r3, #2
 8004532:	441a      	add	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	005b      	lsls	r3, r3, #1
 800453a:	fbb2 f5f3 	udiv	r5, r2, r3
 800453e:	f7fe fb25 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8004542:	4602      	mov	r2, r0
 8004544:	4613      	mov	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	009a      	lsls	r2, r3, #2
 800454c:	441a      	add	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	fbb2 f3f3 	udiv	r3, r2, r3
 8004558:	4a7d      	ldr	r2, [pc, #500]	; (8004750 <UART_SetConfig+0x32c>)
 800455a:	fba2 2303 	umull	r2, r3, r2, r3
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2264      	movs	r2, #100	; 0x64
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	1aeb      	subs	r3, r5, r3
 8004568:	00db      	lsls	r3, r3, #3
 800456a:	3332      	adds	r3, #50	; 0x32
 800456c:	4a78      	ldr	r2, [pc, #480]	; (8004750 <UART_SetConfig+0x32c>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	f003 0207 	and.w	r2, r3, #7
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4422      	add	r2, r4
 800457e:	609a      	str	r2, [r3, #8]
 8004580:	e154      	b.n	800482c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004582:	f7fe faef 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 8004586:	4602      	mov	r2, r0
 8004588:	4613      	mov	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4413      	add	r3, r2
 800458e:	009a      	lsls	r2, r3, #2
 8004590:	441a      	add	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	fbb2 f3f3 	udiv	r3, r2, r3
 800459c:	4a6c      	ldr	r2, [pc, #432]	; (8004750 <UART_SetConfig+0x32c>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	011c      	lsls	r4, r3, #4
 80045a6:	f7fe fadd 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	009a      	lsls	r2, r3, #2
 80045b4:	441a      	add	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	fbb2 f5f3 	udiv	r5, r2, r3
 80045c0:	f7fe fad0 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4613      	mov	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	009a      	lsls	r2, r3, #2
 80045ce:	441a      	add	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045da:	4a5d      	ldr	r2, [pc, #372]	; (8004750 <UART_SetConfig+0x32c>)
 80045dc:	fba2 2303 	umull	r2, r3, r2, r3
 80045e0:	095b      	lsrs	r3, r3, #5
 80045e2:	2264      	movs	r2, #100	; 0x64
 80045e4:	fb02 f303 	mul.w	r3, r2, r3
 80045e8:	1aeb      	subs	r3, r5, r3
 80045ea:	00db      	lsls	r3, r3, #3
 80045ec:	3332      	adds	r3, #50	; 0x32
 80045ee:	4a58      	ldr	r2, [pc, #352]	; (8004750 <UART_SetConfig+0x32c>)
 80045f0:	fba2 2303 	umull	r2, r3, r2, r3
 80045f4:	095b      	lsrs	r3, r3, #5
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045fc:	441c      	add	r4, r3
 80045fe:	f7fe fab1 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 8004602:	4602      	mov	r2, r0
 8004604:	4613      	mov	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4413      	add	r3, r2
 800460a:	009a      	lsls	r2, r3, #2
 800460c:	441a      	add	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	005b      	lsls	r3, r3, #1
 8004614:	fbb2 f5f3 	udiv	r5, r2, r3
 8004618:	f7fe faa4 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 800461c:	4602      	mov	r2, r0
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	009a      	lsls	r2, r3, #2
 8004626:	441a      	add	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004632:	4a47      	ldr	r2, [pc, #284]	; (8004750 <UART_SetConfig+0x32c>)
 8004634:	fba2 2303 	umull	r2, r3, r2, r3
 8004638:	095b      	lsrs	r3, r3, #5
 800463a:	2264      	movs	r2, #100	; 0x64
 800463c:	fb02 f303 	mul.w	r3, r2, r3
 8004640:	1aeb      	subs	r3, r5, r3
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	3332      	adds	r3, #50	; 0x32
 8004646:	4a42      	ldr	r2, [pc, #264]	; (8004750 <UART_SetConfig+0x32c>)
 8004648:	fba2 2303 	umull	r2, r3, r2, r3
 800464c:	095b      	lsrs	r3, r3, #5
 800464e:	f003 0207 	and.w	r2, r3, #7
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4422      	add	r2, r4
 8004658:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800465a:	e0e7      	b.n	800482c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a39      	ldr	r2, [pc, #228]	; (8004748 <UART_SetConfig+0x324>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d004      	beq.n	8004670 <UART_SetConfig+0x24c>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a38      	ldr	r2, [pc, #224]	; (800474c <UART_SetConfig+0x328>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d171      	bne.n	8004754 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004670:	f7fe fa8c 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8004674:	4602      	mov	r2, r0
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	009a      	lsls	r2, r3, #2
 800467e:	441a      	add	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	fbb2 f3f3 	udiv	r3, r2, r3
 800468a:	4a31      	ldr	r2, [pc, #196]	; (8004750 <UART_SetConfig+0x32c>)
 800468c:	fba2 2303 	umull	r2, r3, r2, r3
 8004690:	095b      	lsrs	r3, r3, #5
 8004692:	011c      	lsls	r4, r3, #4
 8004694:	f7fe fa7a 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8004698:	4602      	mov	r2, r0
 800469a:	4613      	mov	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	4413      	add	r3, r2
 80046a0:	009a      	lsls	r2, r3, #2
 80046a2:	441a      	add	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	fbb2 f5f3 	udiv	r5, r2, r3
 80046ae:	f7fe fa6d 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80046b2:	4602      	mov	r2, r0
 80046b4:	4613      	mov	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	009a      	lsls	r2, r3, #2
 80046bc:	441a      	add	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	4a21      	ldr	r2, [pc, #132]	; (8004750 <UART_SetConfig+0x32c>)
 80046ca:	fba2 2303 	umull	r2, r3, r2, r3
 80046ce:	095b      	lsrs	r3, r3, #5
 80046d0:	2264      	movs	r2, #100	; 0x64
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	1aeb      	subs	r3, r5, r3
 80046d8:	011b      	lsls	r3, r3, #4
 80046da:	3332      	adds	r3, #50	; 0x32
 80046dc:	4a1c      	ldr	r2, [pc, #112]	; (8004750 <UART_SetConfig+0x32c>)
 80046de:	fba2 2303 	umull	r2, r3, r2, r3
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046e8:	441c      	add	r4, r3
 80046ea:	f7fe fa4f 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 80046ee:	4602      	mov	r2, r0
 80046f0:	4613      	mov	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	009a      	lsls	r2, r3, #2
 80046f8:	441a      	add	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	fbb2 f5f3 	udiv	r5, r2, r3
 8004704:	f7fe fa42 	bl	8002b8c <HAL_RCC_GetPCLK2Freq>
 8004708:	4602      	mov	r2, r0
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	009a      	lsls	r2, r3, #2
 8004712:	441a      	add	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	fbb2 f3f3 	udiv	r3, r2, r3
 800471e:	4a0c      	ldr	r2, [pc, #48]	; (8004750 <UART_SetConfig+0x32c>)
 8004720:	fba2 2303 	umull	r2, r3, r2, r3
 8004724:	095b      	lsrs	r3, r3, #5
 8004726:	2264      	movs	r2, #100	; 0x64
 8004728:	fb02 f303 	mul.w	r3, r2, r3
 800472c:	1aeb      	subs	r3, r5, r3
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	3332      	adds	r3, #50	; 0x32
 8004732:	4a07      	ldr	r2, [pc, #28]	; (8004750 <UART_SetConfig+0x32c>)
 8004734:	fba2 2303 	umull	r2, r3, r2, r3
 8004738:	095b      	lsrs	r3, r3, #5
 800473a:	f003 020f 	and.w	r2, r3, #15
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4422      	add	r2, r4
 8004744:	609a      	str	r2, [r3, #8]
 8004746:	e071      	b.n	800482c <UART_SetConfig+0x408>
 8004748:	40011000 	.word	0x40011000
 800474c:	40011400 	.word	0x40011400
 8004750:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004754:	f7fe fa06 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 8004758:	4602      	mov	r2, r0
 800475a:	4613      	mov	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4413      	add	r3, r2
 8004760:	009a      	lsls	r2, r3, #2
 8004762:	441a      	add	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	fbb2 f3f3 	udiv	r3, r2, r3
 800476e:	4a31      	ldr	r2, [pc, #196]	; (8004834 <UART_SetConfig+0x410>)
 8004770:	fba2 2303 	umull	r2, r3, r2, r3
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	011c      	lsls	r4, r3, #4
 8004778:	f7fe f9f4 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 800477c:	4602      	mov	r2, r0
 800477e:	4613      	mov	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4413      	add	r3, r2
 8004784:	009a      	lsls	r2, r3, #2
 8004786:	441a      	add	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004792:	f7fe f9e7 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 8004796:	4602      	mov	r2, r0
 8004798:	4613      	mov	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4413      	add	r3, r2
 800479e:	009a      	lsls	r2, r3, #2
 80047a0:	441a      	add	r2, r3
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ac:	4a21      	ldr	r2, [pc, #132]	; (8004834 <UART_SetConfig+0x410>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	095b      	lsrs	r3, r3, #5
 80047b4:	2264      	movs	r2, #100	; 0x64
 80047b6:	fb02 f303 	mul.w	r3, r2, r3
 80047ba:	1aeb      	subs	r3, r5, r3
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	3332      	adds	r3, #50	; 0x32
 80047c0:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <UART_SetConfig+0x410>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	095b      	lsrs	r3, r3, #5
 80047c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047cc:	441c      	add	r4, r3
 80047ce:	f7fe f9c9 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 80047d2:	4602      	mov	r2, r0
 80047d4:	4613      	mov	r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	009a      	lsls	r2, r3, #2
 80047dc:	441a      	add	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	fbb2 f5f3 	udiv	r5, r2, r3
 80047e8:	f7fe f9bc 	bl	8002b64 <HAL_RCC_GetPCLK1Freq>
 80047ec:	4602      	mov	r2, r0
 80047ee:	4613      	mov	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	009a      	lsls	r2, r3, #2
 80047f6:	441a      	add	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004802:	4a0c      	ldr	r2, [pc, #48]	; (8004834 <UART_SetConfig+0x410>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	2264      	movs	r2, #100	; 0x64
 800480c:	fb02 f303 	mul.w	r3, r2, r3
 8004810:	1aeb      	subs	r3, r5, r3
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	3332      	adds	r3, #50	; 0x32
 8004816:	4a07      	ldr	r2, [pc, #28]	; (8004834 <UART_SetConfig+0x410>)
 8004818:	fba2 2303 	umull	r2, r3, r2, r3
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	f003 020f 	and.w	r2, r3, #15
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4422      	add	r2, r4
 8004828:	609a      	str	r2, [r3, #8]
}
 800482a:	e7ff      	b.n	800482c <UART_SetConfig+0x408>
 800482c:	bf00      	nop
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bdb0      	pop	{r4, r5, r7, pc}
 8004834:	51eb851f 	.word	0x51eb851f

08004838 <inv_sqrt>:
  * @param  x: the number need to be calculated
  * @retval 1/Sqrt(x)
  * @usage  call in imu_ahrs_update() function
  */
float inv_sqrt(float x) 
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8004842:	edd7 7a01 	vldr	s15, [r7, #4]
 8004846:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800484a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800484e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y     = x;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	613b      	str	r3, [r7, #16]
	long  i     = *(long*)&y;
 8004856:	f107 0310 	add.w	r3, r7, #16
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60fb      	str	r3, [r7, #12]
	
	i = 0x5f3759df - (i >> 1);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	105a      	asrs	r2, r3, #1
 8004862:	4b12      	ldr	r3, [pc, #72]	; (80048ac <inv_sqrt+0x74>)
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8004868:	f107 030c 	add.w	r3, r7, #12
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8004870:	ed97 7a04 	vldr	s14, [r7, #16]
 8004874:	edd7 7a05 	vldr	s15, [r7, #20]
 8004878:	ee27 7a27 	vmul.f32	s14, s14, s15
 800487c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004884:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8004888:	ee37 7a67 	vsub.f32	s14, s14, s15
 800488c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004894:	edc7 7a04 	vstr	s15, [r7, #16]
	
	return y;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	ee07 3a90 	vmov	s15, r3
}
 800489e:	eeb0 0a67 	vmov.f32	s0, s15
 80048a2:	371c      	adds	r7, #28
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	5f3759df 	.word	0x5f3759df

080048b0 <mpu_write_byte>:
  *                 mpu_set_gyro_fsr(),             
  *                 mpu_set_accel_fsr(), 
  *                 mpu_device_init() function
  */
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b084      	sub	sp, #16
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	4603      	mov	r3, r0
 80048b8:	460a      	mov	r2, r1
 80048ba:	71fb      	strb	r3, [r7, #7]
 80048bc:	4613      	mov	r3, r2
 80048be:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 80048c0:	2200      	movs	r2, #0
 80048c2:	2140      	movs	r1, #64	; 0x40
 80048c4:	4812      	ldr	r0, [pc, #72]	; (8004910 <mpu_write_byte+0x60>)
 80048c6:	f7fd fd37 	bl	8002338 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	4b10      	ldr	r3, [pc, #64]	; (8004914 <mpu_write_byte+0x64>)
 80048d4:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80048d6:	2337      	movs	r3, #55	; 0x37
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	2301      	movs	r3, #1
 80048dc:	4a0e      	ldr	r2, [pc, #56]	; (8004918 <mpu_write_byte+0x68>)
 80048de:	490d      	ldr	r1, [pc, #52]	; (8004914 <mpu_write_byte+0x64>)
 80048e0:	480e      	ldr	r0, [pc, #56]	; (800491c <mpu_write_byte+0x6c>)
 80048e2:	f7fe f9cb 	bl	8002c7c <HAL_SPI_TransmitReceive>
    tx = data;
 80048e6:	4a0b      	ldr	r2, [pc, #44]	; (8004914 <mpu_write_byte+0x64>)
 80048e8:	79bb      	ldrb	r3, [r7, #6]
 80048ea:	7013      	strb	r3, [r2, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80048ec:	2337      	movs	r3, #55	; 0x37
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	2301      	movs	r3, #1
 80048f2:	4a09      	ldr	r2, [pc, #36]	; (8004918 <mpu_write_byte+0x68>)
 80048f4:	4907      	ldr	r1, [pc, #28]	; (8004914 <mpu_write_byte+0x64>)
 80048f6:	4809      	ldr	r0, [pc, #36]	; (800491c <mpu_write_byte+0x6c>)
 80048f8:	f7fe f9c0 	bl	8002c7c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80048fc:	2201      	movs	r2, #1
 80048fe:	2140      	movs	r1, #64	; 0x40
 8004900:	4803      	ldr	r0, [pc, #12]	; (8004910 <mpu_write_byte+0x60>)
 8004902:	f7fd fd19 	bl	8002338 <HAL_GPIO_WritePin>
    return 0;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40021400 	.word	0x40021400
 8004914:	20000240 	.word	0x20000240
 8004918:	20000241 	.word	0x20000241
 800491c:	200005d4 	.word	0x200005d4

08004920 <mpu_read_byte>:
  * @retval 
  * @usage  call in ist_reg_read_by_mpu(),         
  *                 mpu_device_init() function
  */
uint8_t mpu_read_byte(uint8_t const reg)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af02      	add	r7, sp, #8
 8004926:	4603      	mov	r3, r0
 8004928:	71fb      	strb	r3, [r7, #7]
    MPU_NSS_LOW;
 800492a:	2200      	movs	r2, #0
 800492c:	2140      	movs	r1, #64	; 0x40
 800492e:	4812      	ldr	r0, [pc, #72]	; (8004978 <mpu_read_byte+0x58>)
 8004930:	f7fd fd02 	bl	8002338 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8004934:	79fb      	ldrb	r3, [r7, #7]
 8004936:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800493a:	b2da      	uxtb	r2, r3
 800493c:	4b0f      	ldr	r3, [pc, #60]	; (800497c <mpu_read_byte+0x5c>)
 800493e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004940:	2337      	movs	r3, #55	; 0x37
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	2301      	movs	r3, #1
 8004946:	4a0e      	ldr	r2, [pc, #56]	; (8004980 <mpu_read_byte+0x60>)
 8004948:	490c      	ldr	r1, [pc, #48]	; (800497c <mpu_read_byte+0x5c>)
 800494a:	480e      	ldr	r0, [pc, #56]	; (8004984 <mpu_read_byte+0x64>)
 800494c:	f7fe f996 	bl	8002c7c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004950:	2337      	movs	r3, #55	; 0x37
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	2301      	movs	r3, #1
 8004956:	4a0a      	ldr	r2, [pc, #40]	; (8004980 <mpu_read_byte+0x60>)
 8004958:	4908      	ldr	r1, [pc, #32]	; (800497c <mpu_read_byte+0x5c>)
 800495a:	480a      	ldr	r0, [pc, #40]	; (8004984 <mpu_read_byte+0x64>)
 800495c:	f7fe f98e 	bl	8002c7c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004960:	2201      	movs	r2, #1
 8004962:	2140      	movs	r1, #64	; 0x40
 8004964:	4804      	ldr	r0, [pc, #16]	; (8004978 <mpu_read_byte+0x58>)
 8004966:	f7fd fce7 	bl	8002338 <HAL_GPIO_WritePin>
    return rx;
 800496a:	4b05      	ldr	r3, [pc, #20]	; (8004980 <mpu_read_byte+0x60>)
 800496c:	781b      	ldrb	r3, [r3, #0]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40021400 	.word	0x40021400
 800497c:	20000240 	.word	0x20000240
 8004980:	20000241 	.word	0x20000241
 8004984:	200005d4 	.word	0x200005d4

08004988 <mpu_read_bytes>:
  * @usage  call in ist8310_get_data(),         
  *                 mpu_get_data(), 
  *                 mpu_offset_call() function
  */
uint8_t mpu_read_bytes(uint8_t const regAddr, uint8_t* pData, uint8_t len)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af02      	add	r7, sp, #8
 800498e:	4603      	mov	r3, r0
 8004990:	6039      	str	r1, [r7, #0]
 8004992:	71fb      	strb	r3, [r7, #7]
 8004994:	4613      	mov	r3, r2
 8004996:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 8004998:	2200      	movs	r2, #0
 800499a:	2140      	movs	r1, #64	; 0x40
 800499c:	4814      	ldr	r0, [pc, #80]	; (80049f0 <mpu_read_bytes+0x68>)
 800499e:	f7fd fccb 	bl	8002338 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 80049a2:	79fb      	ldrb	r3, [r7, #7]
 80049a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80049a8:	b2da      	uxtb	r2, r3
 80049aa:	4b12      	ldr	r3, [pc, #72]	; (80049f4 <mpu_read_bytes+0x6c>)
 80049ac:	701a      	strb	r2, [r3, #0]
    tx_buff[0] = tx;
 80049ae:	4b11      	ldr	r3, [pc, #68]	; (80049f4 <mpu_read_bytes+0x6c>)
 80049b0:	781a      	ldrb	r2, [r3, #0]
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <mpu_read_bytes+0x70>)
 80049b4:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80049b6:	2337      	movs	r3, #55	; 0x37
 80049b8:	9300      	str	r3, [sp, #0]
 80049ba:	2301      	movs	r3, #1
 80049bc:	4a0f      	ldr	r2, [pc, #60]	; (80049fc <mpu_read_bytes+0x74>)
 80049be:	490d      	ldr	r1, [pc, #52]	; (80049f4 <mpu_read_bytes+0x6c>)
 80049c0:	480f      	ldr	r0, [pc, #60]	; (8004a00 <mpu_read_bytes+0x78>)
 80049c2:	f7fe f95b 	bl	8002c7c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 80049c6:	79bb      	ldrb	r3, [r7, #6]
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	2337      	movs	r3, #55	; 0x37
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	4613      	mov	r3, r2
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	4909      	ldr	r1, [pc, #36]	; (80049f8 <mpu_read_bytes+0x70>)
 80049d4:	480a      	ldr	r0, [pc, #40]	; (8004a00 <mpu_read_bytes+0x78>)
 80049d6:	f7fe f951 	bl	8002c7c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80049da:	2201      	movs	r2, #1
 80049dc:	2140      	movs	r1, #64	; 0x40
 80049de:	4804      	ldr	r0, [pc, #16]	; (80049f0 <mpu_read_bytes+0x68>)
 80049e0:	f7fd fcaa 	bl	8002338 <HAL_GPIO_WritePin>
    return 0;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	40021400 	.word	0x40021400
 80049f4:	20000240 	.word	0x20000240
 80049f8:	2000000c 	.word	0x2000000c
 80049fc:	20000241 	.word	0x20000241
 8004a00:	200005d4 	.word	0x200005d4

08004a04 <ist_reg_write_by_mpu>:
  *         data: data to be written
	* @retval   
  * @usage  call in ist8310_init() function
	*/
static void ist_reg_write_by_mpu(uint8_t addr, uint8_t data)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	460a      	mov	r2, r1
 8004a0e:	71fb      	strb	r3, [r7, #7]
 8004a10:	4613      	mov	r3, r2
 8004a12:	71bb      	strb	r3, [r7, #6]
    /* turn off slave 1 at first */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 8004a14:	2100      	movs	r1, #0
 8004a16:	202a      	movs	r0, #42	; 0x2a
 8004a18:	f7ff ff4a 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004a1c:	2002      	movs	r0, #2
 8004a1e:	f7fc fb15 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, addr);
 8004a22:	79fb      	ldrb	r3, [r7, #7]
 8004a24:	4619      	mov	r1, r3
 8004a26:	2029      	movs	r0, #41	; 0x29
 8004a28:	f7ff ff42 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004a2c:	2002      	movs	r0, #2
 8004a2e:	f7fc fb0d 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, data);
 8004a32:	79bb      	ldrb	r3, [r7, #6]
 8004a34:	4619      	mov	r1, r3
 8004a36:	2064      	movs	r0, #100	; 0x64
 8004a38:	f7ff ff3a 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004a3c:	2002      	movs	r0, #2
 8004a3e:	f7fc fb05 	bl	800104c <HAL_Delay>
    /* turn on slave 1 with one byte transmitting */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 8004a42:	2181      	movs	r1, #129	; 0x81
 8004a44:	202a      	movs	r0, #42	; 0x2a
 8004a46:	f7ff ff33 	bl	80048b0 <mpu_write_byte>
    /* wait longer to ensure the data is transmitted from slave 1 */
    MPU_DELAY(10);
 8004a4a:	200a      	movs	r0, #10
 8004a4c:	f7fc fafe 	bl	800104c <HAL_Delay>
}
 8004a50:	bf00      	nop
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	71fb      	strb	r3, [r7, #7]
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
 8004a62:	79fb      	ldrb	r3, [r7, #7]
 8004a64:	4619      	mov	r1, r3
 8004a66:	2032      	movs	r0, #50	; 0x32
 8004a68:	f7ff ff22 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004a6c:	200a      	movs	r0, #10
 8004a6e:	f7fc faed 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
 8004a72:	2180      	movs	r1, #128	; 0x80
 8004a74:	2034      	movs	r0, #52	; 0x34
 8004a76:	f7ff ff1b 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004a7a:	200a      	movs	r0, #10
 8004a7c:	f7fc fae6 	bl	800104c <HAL_Delay>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
 8004a80:	2035      	movs	r0, #53	; 0x35
 8004a82:	f7ff ff4d 	bl	8004920 <mpu_read_byte>
 8004a86:	4603      	mov	r3, r0
 8004a88:	73fb      	strb	r3, [r7, #15]
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	2034      	movs	r0, #52	; 0x34
 8004a8e:	f7ff ff0f 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004a92:	200a      	movs	r0, #10
 8004a94:	f7fc fada 	bl	800104c <HAL_Delay>
    return retval;
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <mpu_master_i2c_auto_read_config>:
* @param    device_address: slave device address, Address[6:0]
	* @retval   void
	* @note     
	*/
static void mpu_master_i2c_auto_read_config(uint8_t device_address, uint8_t reg_base_addr, uint8_t data_num)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b082      	sub	sp, #8
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	71fb      	strb	r3, [r7, #7]
 8004aac:	460b      	mov	r3, r1
 8004aae:	71bb      	strb	r3, [r7, #6]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	717b      	strb	r3, [r7, #5]
    /* 
	   * configure the device address of the IST8310 
     * use slave1, auto transmit single measure mode 
	   */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, device_address);
 8004ab4:	79fb      	ldrb	r3, [r7, #7]
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	2028      	movs	r0, #40	; 0x28
 8004aba:	f7ff fef9 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004abe:	2002      	movs	r0, #2
 8004ac0:	f7fc fac4 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, IST8310_R_CONFA);
 8004ac4:	210a      	movs	r1, #10
 8004ac6:	2029      	movs	r0, #41	; 0x29
 8004ac8:	f7ff fef2 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004acc:	2002      	movs	r0, #2
 8004ace:	f7fc fabd 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, IST8310_ODR_MODE);
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	2064      	movs	r0, #100	; 0x64
 8004ad6:	f7ff feeb 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004ada:	2002      	movs	r0, #2
 8004adc:	f7fc fab6 	bl	800104c <HAL_Delay>

    /* use slave0,auto read data */
    mpu_write_byte(MPU6500_I2C_SLV0_ADDR, 0x80 | device_address);
 8004ae0:	79fb      	ldrb	r3, [r7, #7]
 8004ae2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	4619      	mov	r1, r3
 8004aea:	2025      	movs	r0, #37	; 0x25
 8004aec:	f7ff fee0 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004af0:	2002      	movs	r0, #2
 8004af2:	f7fc faab 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_REG, reg_base_addr);
 8004af6:	79bb      	ldrb	r3, [r7, #6]
 8004af8:	4619      	mov	r1, r3
 8004afa:	2026      	movs	r0, #38	; 0x26
 8004afc:	f7ff fed8 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004b00:	2002      	movs	r0, #2
 8004b02:	f7fc faa3 	bl	800104c <HAL_Delay>

    /* every eight mpu6500 internal samples one i2c master read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x03);
 8004b06:	2103      	movs	r1, #3
 8004b08:	2034      	movs	r0, #52	; 0x34
 8004b0a:	f7ff fed1 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004b0e:	2002      	movs	r0, #2
 8004b10:	f7fc fa9c 	bl	800104c <HAL_Delay>
    /* enable slave 0 and 1 access delay */
    mpu_write_byte(MPU6500_I2C_MST_DELAY_CTRL, 0x01 | 0x02);
 8004b14:	2103      	movs	r1, #3
 8004b16:	2067      	movs	r0, #103	; 0x67
 8004b18:	f7ff feca 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004b1c:	2002      	movs	r0, #2
 8004b1e:	f7fc fa95 	bl	800104c <HAL_Delay>
    /* enable slave 1 auto transmit */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 8004b22:	2181      	movs	r1, #129	; 0x81
 8004b24:	202a      	movs	r0, #42	; 0x2a
 8004b26:	f7ff fec3 	bl	80048b0 <mpu_write_byte>
		/* Wait 6ms (minimum waiting time for 16 times internal average setup) */
    MPU_DELAY(6); 
 8004b2a:	2006      	movs	r0, #6
 8004b2c:	f7fc fa8e 	bl	800104c <HAL_Delay>
    /* enable slave 0 with data_num bytes reading */
    mpu_write_byte(MPU6500_I2C_SLV0_CTRL, 0x80 | data_num);
 8004b30:	797b      	ldrb	r3, [r7, #5]
 8004b32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	4619      	mov	r1, r3
 8004b3a:	2027      	movs	r0, #39	; 0x27
 8004b3c:	f7ff feb8 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(2);
 8004b40:	2002      	movs	r0, #2
 8004b42:	f7fc fa83 	bl	800104c <HAL_Delay>
}
 8004b46:	bf00      	nop
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	af00      	add	r7, sp, #0
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
 8004b52:	2130      	movs	r1, #48	; 0x30
 8004b54:	206a      	movs	r0, #106	; 0x6a
 8004b56:	f7ff feab 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004b5a:	200a      	movs	r0, #10
 8004b5c:	f7fc fa76 	bl	800104c <HAL_Delay>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
 8004b60:	210d      	movs	r1, #13
 8004b62:	2024      	movs	r0, #36	; 0x24
 8004b64:	f7ff fea4 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004b68:	200a      	movs	r0, #10
 8004b6a:	f7fc fa6f 	bl	800104c <HAL_Delay>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
 8004b6e:	210e      	movs	r1, #14
 8004b70:	2028      	movs	r0, #40	; 0x28
 8004b72:	f7ff fe9d 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004b76:	200a      	movs	r0, #10
 8004b78:	f7fc fa68 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
 8004b7c:	218e      	movs	r1, #142	; 0x8e
 8004b7e:	2031      	movs	r0, #49	; 0x31
 8004b80:	f7ff fe96 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004b84:	200a      	movs	r0, #10
 8004b86:	f7fc fa61 	bl	800104c <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	200b      	movs	r0, #11
 8004b8e:	f7ff ff39 	bl	8004a04 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 8004b92:	200a      	movs	r0, #10
 8004b94:	f7fc fa5a 	bl	800104c <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 8004b98:	2000      	movs	r0, #0
 8004b9a:	f7ff ff5d 	bl	8004a58 <ist_reg_read_by_mpu>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b10      	cmp	r3, #16
 8004ba2:	d001      	beq.n	8004ba8 <ist8310_init+0x5a>
        return 1;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e059      	b.n	8004c5c <ist8310_init+0x10e>

		/* soft reset */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01); 
 8004ba8:	2101      	movs	r1, #1
 8004baa:	200b      	movs	r0, #11
 8004bac:	f7ff ff2a 	bl	8004a04 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 8004bb0:	200a      	movs	r0, #10
 8004bb2:	f7fc fa4b 	bl	800104c <HAL_Delay>

		/* config as ready mode to access register */
    ist_reg_write_by_mpu(IST8310_R_CONFA, 0x00); 
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	200a      	movs	r0, #10
 8004bba:	f7ff ff23 	bl	8004a04 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 8004bbe:	200a      	movs	r0, #10
 8004bc0:	f7ff ff4a 	bl	8004a58 <ist_reg_read_by_mpu>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <ist8310_init+0x80>
        return 2;
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e046      	b.n	8004c5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 8004bce:	200a      	movs	r0, #10
 8004bd0:	f7fc fa3c 	bl	800104c <HAL_Delay>

		/* normal state, no int */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x00);
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	200b      	movs	r0, #11
 8004bd8:	f7ff ff14 	bl	8004a04 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 8004bdc:	200b      	movs	r0, #11
 8004bde:	f7ff ff3b 	bl	8004a58 <ist_reg_read_by_mpu>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <ist8310_init+0x9e>
        return 3;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e037      	b.n	8004c5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 8004bec:	200a      	movs	r0, #10
 8004bee:	f7fc fa2d 	bl	800104c <HAL_Delay>
		
    /* config low noise mode, x,y,z axis 16 time 1 avg */
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 8004bf2:	2124      	movs	r1, #36	; 0x24
 8004bf4:	2041      	movs	r0, #65	; 0x41
 8004bf6:	f7ff ff05 	bl	8004a04 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 8004bfa:	2041      	movs	r0, #65	; 0x41
 8004bfc:	f7ff ff2c 	bl	8004a58 <ist_reg_read_by_mpu>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b24      	cmp	r3, #36	; 0x24
 8004c04:	d001      	beq.n	8004c0a <ist8310_init+0xbc>
        return 4;
 8004c06:	2304      	movs	r3, #4
 8004c08:	e028      	b.n	8004c5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 8004c0a:	200a      	movs	r0, #10
 8004c0c:	f7fc fa1e 	bl	800104c <HAL_Delay>

    /* Set/Reset pulse duration setup,normal mode */
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 8004c10:	21c0      	movs	r1, #192	; 0xc0
 8004c12:	2042      	movs	r0, #66	; 0x42
 8004c14:	f7ff fef6 	bl	8004a04 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 8004c18:	2042      	movs	r0, #66	; 0x42
 8004c1a:	f7ff ff1d 	bl	8004a58 <ist_reg_read_by_mpu>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2bc0      	cmp	r3, #192	; 0xc0
 8004c22:	d001      	beq.n	8004c28 <ist8310_init+0xda>
        return 5;
 8004c24:	2305      	movs	r3, #5
 8004c26:	e019      	b.n	8004c5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 8004c28:	200a      	movs	r0, #10
 8004c2a:	f7fc fa0f 	bl	800104c <HAL_Delay>

    /* turn off slave1 & slave 4 */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 8004c2e:	2100      	movs	r1, #0
 8004c30:	202a      	movs	r0, #42	; 0x2a
 8004c32:	f7ff fe3d 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004c36:	200a      	movs	r0, #10
 8004c38:	f7fc fa08 	bl	800104c <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	2034      	movs	r0, #52	; 0x34
 8004c40:	f7ff fe36 	bl	80048b0 <mpu_write_byte>
    MPU_DELAY(10);
 8004c44:	200a      	movs	r0, #10
 8004c46:	f7fc fa01 	bl	800104c <HAL_Delay>

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
 8004c4a:	2206      	movs	r2, #6
 8004c4c:	2103      	movs	r1, #3
 8004c4e:	200e      	movs	r0, #14
 8004c50:	f7ff ff27 	bl	8004aa2 <mpu_master_i2c_auto_read_config>
    MPU_DELAY(100);
 8004c54:	2064      	movs	r0, #100	; 0x64
 8004c56:	f7fc f9f9 	bl	800104c <HAL_Delay>
    return 0;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <ist8310_get_data>:
  * @param  buff: the buffer to save the data of IST8310
	* @retval 
  * @usage  call in mpu_get_data() function
	*/
void ist8310_get_data(uint8_t* buff)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
    mpu_read_bytes(MPU6500_EXT_SENS_DATA_00, buff, 6); 
 8004c68:	2206      	movs	r2, #6
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	2049      	movs	r0, #73	; 0x49
 8004c6e:	f7ff fe8b 	bl	8004988 <mpu_read_bytes>
}
 8004c72:	bf00      	nop
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <mpu_get_data>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_get_data()
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 8004c80:	220e      	movs	r2, #14
 8004c82:	4961      	ldr	r1, [pc, #388]	; (8004e08 <mpu_get_data+0x18c>)
 8004c84:	203b      	movs	r0, #59	; 0x3b
 8004c86:	f7ff fe7f 	bl	8004988 <mpu_read_bytes>

    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8004c8a:	4b5f      	ldr	r3, [pc, #380]	; (8004e08 <mpu_get_data+0x18c>)
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	b21a      	sxth	r2, r3
 8004c92:	4b5d      	ldr	r3, [pc, #372]	; (8004e08 <mpu_get_data+0x18c>)
 8004c94:	785b      	ldrb	r3, [r3, #1]
 8004c96:	b21b      	sxth	r3, r3
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	b21a      	sxth	r2, r3
 8004c9c:	4b5b      	ldr	r3, [pc, #364]	; (8004e0c <mpu_get_data+0x190>)
 8004c9e:	801a      	strh	r2, [r3, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8004ca0:	4b59      	ldr	r3, [pc, #356]	; (8004e08 <mpu_get_data+0x18c>)
 8004ca2:	789b      	ldrb	r3, [r3, #2]
 8004ca4:	021b      	lsls	r3, r3, #8
 8004ca6:	b21a      	sxth	r2, r3
 8004ca8:	4b57      	ldr	r3, [pc, #348]	; (8004e08 <mpu_get_data+0x18c>)
 8004caa:	78db      	ldrb	r3, [r3, #3]
 8004cac:	b21b      	sxth	r3, r3
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	b21a      	sxth	r2, r3
 8004cb2:	4b56      	ldr	r3, [pc, #344]	; (8004e0c <mpu_get_data+0x190>)
 8004cb4:	805a      	strh	r2, [r3, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8004cb6:	4b54      	ldr	r3, [pc, #336]	; (8004e08 <mpu_get_data+0x18c>)
 8004cb8:	791b      	ldrb	r3, [r3, #4]
 8004cba:	021b      	lsls	r3, r3, #8
 8004cbc:	b21a      	sxth	r2, r3
 8004cbe:	4b52      	ldr	r3, [pc, #328]	; (8004e08 <mpu_get_data+0x18c>)
 8004cc0:	795b      	ldrb	r3, [r3, #5]
 8004cc2:	b21b      	sxth	r3, r3
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	b21a      	sxth	r2, r3
 8004cc8:	4b50      	ldr	r3, [pc, #320]	; (8004e0c <mpu_get_data+0x190>)
 8004cca:	809a      	strh	r2, [r3, #4]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8004ccc:	4b4e      	ldr	r3, [pc, #312]	; (8004e08 <mpu_get_data+0x18c>)
 8004cce:	799b      	ldrb	r3, [r3, #6]
 8004cd0:	021b      	lsls	r3, r3, #8
 8004cd2:	b21a      	sxth	r2, r3
 8004cd4:	4b4c      	ldr	r3, [pc, #304]	; (8004e08 <mpu_get_data+0x18c>)
 8004cd6:	79db      	ldrb	r3, [r3, #7]
 8004cd8:	b21b      	sxth	r3, r3
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	b21a      	sxth	r2, r3
 8004cde:	4b4b      	ldr	r3, [pc, #300]	; (8004e0c <mpu_get_data+0x190>)
 8004ce0:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8004ce2:	4b49      	ldr	r3, [pc, #292]	; (8004e08 <mpu_get_data+0x18c>)
 8004ce4:	7a1b      	ldrb	r3, [r3, #8]
 8004ce6:	021b      	lsls	r3, r3, #8
 8004ce8:	b21a      	sxth	r2, r3
 8004cea:	4b47      	ldr	r3, [pc, #284]	; (8004e08 <mpu_get_data+0x18c>)
 8004cec:	7a5b      	ldrb	r3, [r3, #9]
 8004cee:	b21b      	sxth	r3, r3
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	b21b      	sxth	r3, r3
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	4b45      	ldr	r3, [pc, #276]	; (8004e0c <mpu_get_data+0x190>)
 8004cf8:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	b21a      	sxth	r2, r3
 8004d04:	4b41      	ldr	r3, [pc, #260]	; (8004e0c <mpu_get_data+0x190>)
 8004d06:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8004d08:	4b3f      	ldr	r3, [pc, #252]	; (8004e08 <mpu_get_data+0x18c>)
 8004d0a:	7a9b      	ldrb	r3, [r3, #10]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	b21a      	sxth	r2, r3
 8004d10:	4b3d      	ldr	r3, [pc, #244]	; (8004e08 <mpu_get_data+0x18c>)
 8004d12:	7adb      	ldrb	r3, [r3, #11]
 8004d14:	b21b      	sxth	r3, r3
 8004d16:	4313      	orrs	r3, r2
 8004d18:	b21b      	sxth	r3, r3
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	4b3b      	ldr	r3, [pc, #236]	; (8004e0c <mpu_get_data+0x190>)
 8004d1e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	b21a      	sxth	r2, r3
 8004d2a:	4b38      	ldr	r3, [pc, #224]	; (8004e0c <mpu_get_data+0x190>)
 8004d2c:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8004d2e:	4b36      	ldr	r3, [pc, #216]	; (8004e08 <mpu_get_data+0x18c>)
 8004d30:	7b1b      	ldrb	r3, [r3, #12]
 8004d32:	021b      	lsls	r3, r3, #8
 8004d34:	b21a      	sxth	r2, r3
 8004d36:	4b34      	ldr	r3, [pc, #208]	; (8004e08 <mpu_get_data+0x18c>)
 8004d38:	7b5b      	ldrb	r3, [r3, #13]
 8004d3a:	b21b      	sxth	r3, r3
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	b21b      	sxth	r3, r3
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	4b32      	ldr	r3, [pc, #200]	; (8004e0c <mpu_get_data+0x190>)
 8004d44:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	b21a      	sxth	r2, r3
 8004d50:	4b2e      	ldr	r3, [pc, #184]	; (8004e0c <mpu_get_data+0x190>)
 8004d52:	825a      	strh	r2, [r3, #18]

    ist8310_get_data(ist_buff);
 8004d54:	482e      	ldr	r0, [pc, #184]	; (8004e10 <mpu_get_data+0x194>)
 8004d56:	f7ff ff83 	bl	8004c60 <ist8310_get_data>
    memcpy(&mpu_data.mx, ist_buff, 6);
 8004d5a:	4b2c      	ldr	r3, [pc, #176]	; (8004e0c <mpu_get_data+0x190>)
 8004d5c:	4a2c      	ldr	r2, [pc, #176]	; (8004e10 <mpu_get_data+0x194>)
 8004d5e:	3306      	adds	r3, #6
 8004d60:	6811      	ldr	r1, [r2, #0]
 8004d62:	6019      	str	r1, [r3, #0]
 8004d64:	8892      	ldrh	r2, [r2, #4]
 8004d66:	809a      	strh	r2, [r3, #4]

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8004d68:	220c      	movs	r2, #12
 8004d6a:	4928      	ldr	r1, [pc, #160]	; (8004e0c <mpu_get_data+0x190>)
 8004d6c:	4829      	ldr	r0, [pc, #164]	; (8004e14 <mpu_get_data+0x198>)
 8004d6e:	f003 fe5f 	bl	8008a30 <memcpy>
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8004d72:	4b26      	ldr	r3, [pc, #152]	; (8004e0c <mpu_get_data+0x190>)
 8004d74:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004d78:	ee07 3a90 	vmov	s15, r3
 8004d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d80:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004e18 <mpu_get_data+0x19c>
 8004d84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d88:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 8004d8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d90:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <mpu_get_data+0x198>)
 8004d92:	edc3 7a03 	vstr	s15, [r3, #12]
	  /* 2000dps -> rad/s */
	  imu.wx   = mpu_data.gx / 16.384f / 57.3f; 
 8004d96:	4b1d      	ldr	r3, [pc, #116]	; (8004e0c <mpu_get_data+0x190>)
 8004d98:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004d9c:	ee07 3a90 	vmov	s15, r3
 8004da0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004da4:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8004e1c <mpu_get_data+0x1a0>
 8004da8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004dac:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8004e20 <mpu_get_data+0x1a4>
 8004db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004db4:	4b17      	ldr	r3, [pc, #92]	; (8004e14 <mpu_get_data+0x198>)
 8004db6:	edc3 7a04 	vstr	s15, [r3, #16]
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8004dba:	4b14      	ldr	r3, [pc, #80]	; (8004e0c <mpu_get_data+0x190>)
 8004dbc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004dc0:	ee07 3a90 	vmov	s15, r3
 8004dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dc8:	eddf 6a14 	vldr	s13, [pc, #80]	; 8004e1c <mpu_get_data+0x1a0>
 8004dcc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004dd0:	eddf 6a13 	vldr	s13, [pc, #76]	; 8004e20 <mpu_get_data+0x1a4>
 8004dd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004dd8:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <mpu_get_data+0x198>)
 8004dda:	edc3 7a05 	vstr	s15, [r3, #20]
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8004dde:	4b0b      	ldr	r3, [pc, #44]	; (8004e0c <mpu_get_data+0x190>)
 8004de0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004de4:	ee07 3a90 	vmov	s15, r3
 8004de8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dec:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8004e1c <mpu_get_data+0x1a0>
 8004df0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004df4:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8004e20 <mpu_get_data+0x1a4>
 8004df8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004dfc:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <mpu_get_data+0x198>)
 8004dfe:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8004e02:	bf00      	nop
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	200002d8 	.word	0x200002d8
 8004e0c:	200002b8 	.word	0x200002b8
 8004e10:	200002a8 	.word	0x200002a8
 8004e14:	20000244 	.word	0x20000244
 8004e18:	43a6ef5c 	.word	0x43a6ef5c
 8004e1c:	4183126f 	.word	0x4183126f
 8004e20:	42653333 	.word	0x42653333

08004e24 <mpu_set_gyro_fsr>:
  * @param  fsr: range(0,±250dps;1,±500dps;2,±1000dps;3,±2000dps)
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t mpu_set_gyro_fsr(uint8_t fsr)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	71fb      	strb	r3, [r7, #7]
  return mpu_write_byte(MPU6500_GYRO_CONFIG, fsr << 3);
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	4619      	mov	r1, r3
 8004e36:	201b      	movs	r0, #27
 8004e38:	f7ff fd3a 	bl	80048b0 <mpu_write_byte>
 8004e3c:	4603      	mov	r3, r0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <mpu_set_accel_fsr>:
  * @param  fsr: range(0,±2g;1,±4g;2,±8g;3,±16g)
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t mpu_set_accel_fsr(uint8_t fsr)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b082      	sub	sp, #8
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	71fb      	strb	r3, [r7, #7]
  return mpu_write_byte(MPU6500_ACCEL_CONFIG, fsr << 3); 
 8004e50:	79fb      	ldrb	r3, [r7, #7]
 8004e52:	00db      	lsls	r3, r3, #3
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	4619      	mov	r1, r3
 8004e58:	201c      	movs	r0, #28
 8004e5a:	f7ff fd29 	bl	80048b0 <mpu_write_byte>
 8004e5e:	4603      	mov	r3, r0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <mpu_device_init>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
uint8_t mpu_device_init(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
	MPU_DELAY(100);
 8004e6e:	2064      	movs	r0, #100	; 0x64
 8004e70:	f7fc f8ec 	bl	800104c <HAL_Delay>

	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 8004e74:	2075      	movs	r0, #117	; 0x75
 8004e76:	f7ff fd53 	bl	8004920 <mpu_read_byte>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b2b      	ldr	r3, [pc, #172]	; (8004f2c <mpu_device_init+0xc4>)
 8004e80:	701a      	strb	r2, [r3, #0]
	uint8_t i                        = 0;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 8004e86:	463b      	mov	r3, r7
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	605a      	str	r2, [r3, #4]
 8004e8e:	609a      	str	r2, [r3, #8]
 8004e90:	60da      	str	r2, [r3, #12]
 8004e92:	611a      	str	r2, [r3, #16]
 8004e94:	236b      	movs	r3, #107	; 0x6b
 8004e96:	703b      	strb	r3, [r7, #0]
 8004e98:	2380      	movs	r3, #128	; 0x80
 8004e9a:	707b      	strb	r3, [r7, #1]
 8004e9c:	236b      	movs	r3, #107	; 0x6b
 8004e9e:	70bb      	strb	r3, [r7, #2]
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	70fb      	strb	r3, [r7, #3]
 8004ea4:	236c      	movs	r3, #108	; 0x6c
 8004ea6:	713b      	strb	r3, [r7, #4]
 8004ea8:	231a      	movs	r3, #26
 8004eaa:	71bb      	strb	r3, [r7, #6]
 8004eac:	2304      	movs	r3, #4
 8004eae:	71fb      	strb	r3, [r7, #7]
 8004eb0:	231b      	movs	r3, #27
 8004eb2:	723b      	strb	r3, [r7, #8]
 8004eb4:	2318      	movs	r3, #24
 8004eb6:	727b      	strb	r3, [r7, #9]
 8004eb8:	231c      	movs	r3, #28
 8004eba:	72bb      	strb	r3, [r7, #10]
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	72fb      	strb	r3, [r7, #11]
 8004ec0:	231d      	movs	r3, #29
 8004ec2:	733b      	strb	r3, [r7, #12]
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	737b      	strb	r3, [r7, #13]
 8004ec8:	236a      	movs	r3, #106	; 0x6a
 8004eca:	73bb      	strb	r3, [r7, #14]
 8004ecc:	2320      	movs	r3, #32
 8004ece:	73fb      	strb	r3, [r7, #15]
																			{ MPU6500_CONFIG, 0x04 },         /* LPF 41Hz */ 
																			{ MPU6500_GYRO_CONFIG, 0x18 },    /* +-2000dps */ 
																			{ MPU6500_ACCEL_CONFIG, 0x10 },   /* +-8G */ 
																			{ MPU6500_ACCEL_CONFIG_2, 0x02 }, /* enable LowPassFilter  Set Acc LPF */ 
																			{ MPU6500_USER_CTRL, 0x20 },};    /* Enable AUX */ 
	for (i = 0; i < 10; i++)
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	75fb      	strb	r3, [r7, #23]
 8004ed4:	e017      	b.n	8004f06 <mpu_device_init+0x9e>
	{
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
 8004ed8:	005b      	lsls	r3, r3, #1
 8004eda:	f107 0218 	add.w	r2, r7, #24
 8004ede:	4413      	add	r3, r2
 8004ee0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8004ee4:	7dfb      	ldrb	r3, [r7, #23]
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	f107 0118 	add.w	r1, r7, #24
 8004eec:	440b      	add	r3, r1
 8004eee:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	f7ff fcdb 	bl	80048b0 <mpu_write_byte>
		MPU_DELAY(1);
 8004efa:	2001      	movs	r0, #1
 8004efc:	f7fc f8a6 	bl	800104c <HAL_Delay>
	for (i = 0; i < 10; i++)
 8004f00:	7dfb      	ldrb	r3, [r7, #23]
 8004f02:	3301      	adds	r3, #1
 8004f04:	75fb      	strb	r3, [r7, #23]
 8004f06:	7dfb      	ldrb	r3, [r7, #23]
 8004f08:	2b09      	cmp	r3, #9
 8004f0a:	d9e4      	bls.n	8004ed6 <mpu_device_init+0x6e>
	}

	mpu_set_gyro_fsr(3); 		
 8004f0c:	2003      	movs	r0, #3
 8004f0e:	f7ff ff89 	bl	8004e24 <mpu_set_gyro_fsr>
	mpu_set_accel_fsr(2);
 8004f12:	2002      	movs	r0, #2
 8004f14:	f7ff ff97 	bl	8004e46 <mpu_set_accel_fsr>

	ist8310_init();
 8004f18:	f7ff fe19 	bl	8004b4e <ist8310_init>
	mpu_offset_call();
 8004f1c:	f000 f808 	bl	8004f30 <mpu_offset_call>
	return 0;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	200002ae 	.word	0x200002ae

08004f30 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
	int i;
	for (i=0; i<300;i++)
 8004f36:	2300      	movs	r3, #0
 8004f38:	607b      	str	r3, [r7, #4]
 8004f3a:	e07c      	b.n	8005036 <mpu_offset_call+0x106>
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 8004f3c:	220e      	movs	r2, #14
 8004f3e:	4966      	ldr	r1, [pc, #408]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f40:	203b      	movs	r0, #59	; 0x3b
 8004f42:	f7ff fd21 	bl	8004988 <mpu_read_bytes>

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8004f46:	4b65      	ldr	r3, [pc, #404]	; (80050dc <mpu_offset_call+0x1ac>)
 8004f48:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	4b62      	ldr	r3, [pc, #392]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	021b      	lsls	r3, r3, #8
 8004f54:	b219      	sxth	r1, r3
 8004f56:	4b60      	ldr	r3, [pc, #384]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f58:	785b      	ldrb	r3, [r3, #1]
 8004f5a:	b21b      	sxth	r3, r3
 8004f5c:	430b      	orrs	r3, r1
 8004f5e:	b21b      	sxth	r3, r3
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	4413      	add	r3, r2
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	b21a      	sxth	r2, r3
 8004f68:	4b5c      	ldr	r3, [pc, #368]	; (80050dc <mpu_offset_call+0x1ac>)
 8004f6a:	829a      	strh	r2, [r3, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004f6c:	4b5b      	ldr	r3, [pc, #364]	; (80050dc <mpu_offset_call+0x1ac>)
 8004f6e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	4b58      	ldr	r3, [pc, #352]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f76:	789b      	ldrb	r3, [r3, #2]
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	b219      	sxth	r1, r3
 8004f7c:	4b56      	ldr	r3, [pc, #344]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f7e:	78db      	ldrb	r3, [r3, #3]
 8004f80:	b21b      	sxth	r3, r3
 8004f82:	430b      	orrs	r3, r1
 8004f84:	b21b      	sxth	r3, r3
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	4413      	add	r3, r2
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	b21a      	sxth	r2, r3
 8004f8e:	4b53      	ldr	r3, [pc, #332]	; (80050dc <mpu_offset_call+0x1ac>)
 8004f90:	82da      	strh	r2, [r3, #22]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8004f92:	4b52      	ldr	r3, [pc, #328]	; (80050dc <mpu_offset_call+0x1ac>)
 8004f94:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	4b4f      	ldr	r3, [pc, #316]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004f9c:	791b      	ldrb	r3, [r3, #4]
 8004f9e:	021b      	lsls	r3, r3, #8
 8004fa0:	b219      	sxth	r1, r3
 8004fa2:	4b4d      	ldr	r3, [pc, #308]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004fa4:	795b      	ldrb	r3, [r3, #5]
 8004fa6:	b21b      	sxth	r3, r3
 8004fa8:	430b      	orrs	r3, r1
 8004faa:	b21b      	sxth	r3, r3
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	4413      	add	r3, r2
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	b21a      	sxth	r2, r3
 8004fb4:	4b49      	ldr	r3, [pc, #292]	; (80050dc <mpu_offset_call+0x1ac>)
 8004fb6:	831a      	strh	r2, [r3, #24]
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8004fb8:	4b48      	ldr	r3, [pc, #288]	; (80050dc <mpu_offset_call+0x1ac>)
 8004fba:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	4b45      	ldr	r3, [pc, #276]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004fc2:	7a1b      	ldrb	r3, [r3, #8]
 8004fc4:	021b      	lsls	r3, r3, #8
 8004fc6:	b219      	sxth	r1, r3
 8004fc8:	4b43      	ldr	r3, [pc, #268]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004fca:	7a5b      	ldrb	r3, [r3, #9]
 8004fcc:	b21b      	sxth	r3, r3
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	b21b      	sxth	r3, r3
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	4413      	add	r3, r2
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	b21a      	sxth	r2, r3
 8004fda:	4b40      	ldr	r3, [pc, #256]	; (80050dc <mpu_offset_call+0x1ac>)
 8004fdc:	835a      	strh	r2, [r3, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8004fde:	4b3f      	ldr	r3, [pc, #252]	; (80050dc <mpu_offset_call+0x1ac>)
 8004fe0:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	4b3c      	ldr	r3, [pc, #240]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004fe8:	7a9b      	ldrb	r3, [r3, #10]
 8004fea:	021b      	lsls	r3, r3, #8
 8004fec:	b219      	sxth	r1, r3
 8004fee:	4b3a      	ldr	r3, [pc, #232]	; (80050d8 <mpu_offset_call+0x1a8>)
 8004ff0:	7adb      	ldrb	r3, [r3, #11]
 8004ff2:	b21b      	sxth	r3, r3
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	b21b      	sxth	r3, r3
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	4413      	add	r3, r2
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	b21a      	sxth	r2, r3
 8005000:	4b36      	ldr	r3, [pc, #216]	; (80050dc <mpu_offset_call+0x1ac>)
 8005002:	839a      	strh	r2, [r3, #28]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8005004:	4b35      	ldr	r3, [pc, #212]	; (80050dc <mpu_offset_call+0x1ac>)
 8005006:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800500a:	b29a      	uxth	r2, r3
 800500c:	4b32      	ldr	r3, [pc, #200]	; (80050d8 <mpu_offset_call+0x1a8>)
 800500e:	7b1b      	ldrb	r3, [r3, #12]
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	b219      	sxth	r1, r3
 8005014:	4b30      	ldr	r3, [pc, #192]	; (80050d8 <mpu_offset_call+0x1a8>)
 8005016:	7b5b      	ldrb	r3, [r3, #13]
 8005018:	b21b      	sxth	r3, r3
 800501a:	430b      	orrs	r3, r1
 800501c:	b21b      	sxth	r3, r3
 800501e:	b29b      	uxth	r3, r3
 8005020:	4413      	add	r3, r2
 8005022:	b29b      	uxth	r3, r3
 8005024:	b21a      	sxth	r2, r3
 8005026:	4b2d      	ldr	r3, [pc, #180]	; (80050dc <mpu_offset_call+0x1ac>)
 8005028:	83da      	strh	r2, [r3, #30]

		MPU_DELAY(5);
 800502a:	2005      	movs	r0, #5
 800502c:	f7fc f80e 	bl	800104c <HAL_Delay>
	for (i=0; i<300;i++)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3301      	adds	r3, #1
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800503c:	f6ff af7e 	blt.w	8004f3c <mpu_offset_call+0xc>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 300;
 8005040:	4b26      	ldr	r3, [pc, #152]	; (80050dc <mpu_offset_call+0x1ac>)
 8005042:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8005046:	4a26      	ldr	r2, [pc, #152]	; (80050e0 <mpu_offset_call+0x1b0>)
 8005048:	fb82 1203 	smull	r1, r2, r2, r3
 800504c:	1152      	asrs	r2, r2, #5
 800504e:	17db      	asrs	r3, r3, #31
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	b21a      	sxth	r2, r3
 8005054:	4b21      	ldr	r3, [pc, #132]	; (80050dc <mpu_offset_call+0x1ac>)
 8005056:	829a      	strh	r2, [r3, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
 8005058:	4b20      	ldr	r3, [pc, #128]	; (80050dc <mpu_offset_call+0x1ac>)
 800505a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800505e:	4a20      	ldr	r2, [pc, #128]	; (80050e0 <mpu_offset_call+0x1b0>)
 8005060:	fb82 1203 	smull	r1, r2, r2, r3
 8005064:	1152      	asrs	r2, r2, #5
 8005066:	17db      	asrs	r3, r3, #31
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	b21a      	sxth	r2, r3
 800506c:	4b1b      	ldr	r3, [pc, #108]	; (80050dc <mpu_offset_call+0x1ac>)
 800506e:	82da      	strh	r2, [r3, #22]
	mpu_data.az_offset=mpu_data.az_offset / 300;
 8005070:	4b1a      	ldr	r3, [pc, #104]	; (80050dc <mpu_offset_call+0x1ac>)
 8005072:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8005076:	4a1a      	ldr	r2, [pc, #104]	; (80050e0 <mpu_offset_call+0x1b0>)
 8005078:	fb82 1203 	smull	r1, r2, r2, r3
 800507c:	1152      	asrs	r2, r2, #5
 800507e:	17db      	asrs	r3, r3, #31
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	b21a      	sxth	r2, r3
 8005084:	4b15      	ldr	r3, [pc, #84]	; (80050dc <mpu_offset_call+0x1ac>)
 8005086:	831a      	strh	r2, [r3, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 8005088:	4b14      	ldr	r3, [pc, #80]	; (80050dc <mpu_offset_call+0x1ac>)
 800508a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800508e:	4a14      	ldr	r2, [pc, #80]	; (80050e0 <mpu_offset_call+0x1b0>)
 8005090:	fb82 1203 	smull	r1, r2, r2, r3
 8005094:	1152      	asrs	r2, r2, #5
 8005096:	17db      	asrs	r3, r3, #31
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	b21a      	sxth	r2, r3
 800509c:	4b0f      	ldr	r3, [pc, #60]	; (80050dc <mpu_offset_call+0x1ac>)
 800509e:	835a      	strh	r2, [r3, #26]
	mpu_data.gy_offset=mpu_data.gx_offset / 300;
 80050a0:	4b0e      	ldr	r3, [pc, #56]	; (80050dc <mpu_offset_call+0x1ac>)
 80050a2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80050a6:	4a0e      	ldr	r2, [pc, #56]	; (80050e0 <mpu_offset_call+0x1b0>)
 80050a8:	fb82 1203 	smull	r1, r2, r2, r3
 80050ac:	1152      	asrs	r2, r2, #5
 80050ae:	17db      	asrs	r3, r3, #31
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	b21a      	sxth	r2, r3
 80050b4:	4b09      	ldr	r3, [pc, #36]	; (80050dc <mpu_offset_call+0x1ac>)
 80050b6:	839a      	strh	r2, [r3, #28]
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 80050b8:	4b08      	ldr	r3, [pc, #32]	; (80050dc <mpu_offset_call+0x1ac>)
 80050ba:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80050be:	4a08      	ldr	r2, [pc, #32]	; (80050e0 <mpu_offset_call+0x1b0>)
 80050c0:	fb82 1203 	smull	r1, r2, r2, r3
 80050c4:	1152      	asrs	r2, r2, #5
 80050c6:	17db      	asrs	r3, r3, #31
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	b21a      	sxth	r2, r3
 80050cc:	4b03      	ldr	r3, [pc, #12]	; (80050dc <mpu_offset_call+0x1ac>)
 80050ce:	83da      	strh	r2, [r3, #30]
}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	200002d8 	.word	0x200002d8
 80050dc:	200002b8 	.word	0x200002b8
 80050e0:	1b4e81b5 	.word	0x1b4e81b5

080050e4 <init_quaternion>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void init_quaternion(void)
{
 80050e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e8:	b084      	sub	sp, #16
 80050ea:	af00      	add	r7, sp, #0
	int16_t hx, hy;//hz;
	
	hx = imu.mx;
 80050ec:	4b79      	ldr	r3, [pc, #484]	; (80052d4 <init_quaternion+0x1f0>)
 80050ee:	88db      	ldrh	r3, [r3, #6]
 80050f0:	81fb      	strh	r3, [r7, #14]
	hy = imu.my;
 80050f2:	4b78      	ldr	r3, [pc, #480]	; (80052d4 <init_quaternion+0x1f0>)
 80050f4:	891b      	ldrh	r3, [r3, #8]
 80050f6:	81bb      	strh	r3, [r7, #12]
	//hz = imu.mz;
	
	#ifdef BOARD_DOWN
	if (hx < 0 && hy < 0) 
 80050f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	da36      	bge.n	800516e <init_quaternion+0x8a>
 8005100:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	da32      	bge.n	800516e <init_quaternion+0x8a>
	{
		if (fabs(hx / hy) >= 1)
 8005108:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800510c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005110:	fb92 f3f3 	sdiv	r3, r2, r3
 8005114:	4618      	mov	r0, r3
 8005116:	f7fb fa15 	bl	8000544 <__aeabi_i2d>
 800511a:	4603      	mov	r3, r0
 800511c:	460c      	mov	r4, r1
 800511e:	603b      	str	r3, [r7, #0]
 8005120:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005124:	607b      	str	r3, [r7, #4]
 8005126:	f04f 0200 	mov.w	r2, #0
 800512a:	4b6b      	ldr	r3, [pc, #428]	; (80052d8 <init_quaternion+0x1f4>)
 800512c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005130:	f7fb fcf8 	bl	8000b24 <__aeabi_dcmpge>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00c      	beq.n	8005154 <init_quaternion+0x70>
		{
			q0 = -0.005;
 800513a:	4b68      	ldr	r3, [pc, #416]	; (80052dc <init_quaternion+0x1f8>)
 800513c:	4a68      	ldr	r2, [pc, #416]	; (80052e0 <init_quaternion+0x1fc>)
 800513e:	601a      	str	r2, [r3, #0]
			q1 = -0.199;
 8005140:	4b68      	ldr	r3, [pc, #416]	; (80052e4 <init_quaternion+0x200>)
 8005142:	4a69      	ldr	r2, [pc, #420]	; (80052e8 <init_quaternion+0x204>)
 8005144:	601a      	str	r2, [r3, #0]
			q2 = 0.979;
 8005146:	4b69      	ldr	r3, [pc, #420]	; (80052ec <init_quaternion+0x208>)
 8005148:	4a69      	ldr	r2, [pc, #420]	; (80052f0 <init_quaternion+0x20c>)
 800514a:	601a      	str	r2, [r3, #0]
			q3 = -0.0089;
 800514c:	4b69      	ldr	r3, [pc, #420]	; (80052f4 <init_quaternion+0x210>)
 800514e:	4a6a      	ldr	r2, [pc, #424]	; (80052f8 <init_quaternion+0x214>)
 8005150:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy) >= 1)
 8005152:	e0ba      	b.n	80052ca <init_quaternion+0x1e6>
		}
		else
		{
			q0 = -0.008;
 8005154:	4b61      	ldr	r3, [pc, #388]	; (80052dc <init_quaternion+0x1f8>)
 8005156:	4a69      	ldr	r2, [pc, #420]	; (80052fc <init_quaternion+0x218>)
 8005158:	601a      	str	r2, [r3, #0]
			q1 = -0.555;
 800515a:	4b62      	ldr	r3, [pc, #392]	; (80052e4 <init_quaternion+0x200>)
 800515c:	4a68      	ldr	r2, [pc, #416]	; (8005300 <init_quaternion+0x21c>)
 800515e:	601a      	str	r2, [r3, #0]
			q2 = 0.83;
 8005160:	4b62      	ldr	r3, [pc, #392]	; (80052ec <init_quaternion+0x208>)
 8005162:	4a68      	ldr	r2, [pc, #416]	; (8005304 <init_quaternion+0x220>)
 8005164:	601a      	str	r2, [r3, #0]
			q3 = -0.002;
 8005166:	4b63      	ldr	r3, [pc, #396]	; (80052f4 <init_quaternion+0x210>)
 8005168:	4a67      	ldr	r2, [pc, #412]	; (8005308 <init_quaternion+0x224>)
 800516a:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy) >= 1)
 800516c:	e0ad      	b.n	80052ca <init_quaternion+0x1e6>
		}
		
	}
	else if (hx < 0 && hy > 0)
 800516e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005172:	2b00      	cmp	r3, #0
 8005174:	da35      	bge.n	80051e2 <init_quaternion+0xfe>
 8005176:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800517a:	2b00      	cmp	r3, #0
 800517c:	dd31      	ble.n	80051e2 <init_quaternion+0xfe>
	{
		if (fabs(hx / hy)>=1)   
 800517e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005182:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005186:	fb92 f3f3 	sdiv	r3, r2, r3
 800518a:	4618      	mov	r0, r3
 800518c:	f7fb f9da 	bl	8000544 <__aeabi_i2d>
 8005190:	4603      	mov	r3, r0
 8005192:	460c      	mov	r4, r1
 8005194:	469a      	mov	sl, r3
 8005196:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 800519a:	f04f 0200 	mov.w	r2, #0
 800519e:	4b4e      	ldr	r3, [pc, #312]	; (80052d8 <init_quaternion+0x1f4>)
 80051a0:	4650      	mov	r0, sl
 80051a2:	4659      	mov	r1, fp
 80051a4:	f7fb fcbe 	bl	8000b24 <__aeabi_dcmpge>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00c      	beq.n	80051c8 <init_quaternion+0xe4>
		{
			q0 = 0.005;
 80051ae:	4b4b      	ldr	r3, [pc, #300]	; (80052dc <init_quaternion+0x1f8>)
 80051b0:	4a56      	ldr	r2, [pc, #344]	; (800530c <init_quaternion+0x228>)
 80051b2:	601a      	str	r2, [r3, #0]
			q1 = -0.199;
 80051b4:	4b4b      	ldr	r3, [pc, #300]	; (80052e4 <init_quaternion+0x200>)
 80051b6:	4a4c      	ldr	r2, [pc, #304]	; (80052e8 <init_quaternion+0x204>)
 80051b8:	601a      	str	r2, [r3, #0]
			q2 = -0.978;
 80051ba:	4b4c      	ldr	r3, [pc, #304]	; (80052ec <init_quaternion+0x208>)
 80051bc:	4a54      	ldr	r2, [pc, #336]	; (8005310 <init_quaternion+0x22c>)
 80051be:	601a      	str	r2, [r3, #0]
			q3 = 0.012;
 80051c0:	4b4c      	ldr	r3, [pc, #304]	; (80052f4 <init_quaternion+0x210>)
 80051c2:	4a54      	ldr	r2, [pc, #336]	; (8005314 <init_quaternion+0x230>)
 80051c4:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy)>=1)   
 80051c6:	e080      	b.n	80052ca <init_quaternion+0x1e6>
		}
		else
		{
			q0 = 0.005;
 80051c8:	4b44      	ldr	r3, [pc, #272]	; (80052dc <init_quaternion+0x1f8>)
 80051ca:	4a50      	ldr	r2, [pc, #320]	; (800530c <init_quaternion+0x228>)
 80051cc:	601a      	str	r2, [r3, #0]
			q1 = -0.553;
 80051ce:	4b45      	ldr	r3, [pc, #276]	; (80052e4 <init_quaternion+0x200>)
 80051d0:	4a51      	ldr	r2, [pc, #324]	; (8005318 <init_quaternion+0x234>)
 80051d2:	601a      	str	r2, [r3, #0]
			q2 = -0.83;
 80051d4:	4b45      	ldr	r3, [pc, #276]	; (80052ec <init_quaternion+0x208>)
 80051d6:	4a51      	ldr	r2, [pc, #324]	; (800531c <init_quaternion+0x238>)
 80051d8:	601a      	str	r2, [r3, #0]
			q3 = -0.0023;
 80051da:	4b46      	ldr	r3, [pc, #280]	; (80052f4 <init_quaternion+0x210>)
 80051dc:	4a50      	ldr	r2, [pc, #320]	; (8005320 <init_quaternion+0x23c>)
 80051de:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy)>=1)   
 80051e0:	e073      	b.n	80052ca <init_quaternion+0x1e6>
		}
		
	}
	else if (hx > 0 && hy > 0)
 80051e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	dd35      	ble.n	8005256 <init_quaternion+0x172>
 80051ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	dd31      	ble.n	8005256 <init_quaternion+0x172>
	{
		if (fabs(hx / hy) >= 1)
 80051f2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80051f6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80051fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fb f9a0 	bl	8000544 <__aeabi_i2d>
 8005204:	4603      	mov	r3, r0
 8005206:	460c      	mov	r4, r1
 8005208:	4698      	mov	r8, r3
 800520a:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 800520e:	f04f 0200 	mov.w	r2, #0
 8005212:	4b31      	ldr	r3, [pc, #196]	; (80052d8 <init_quaternion+0x1f4>)
 8005214:	4640      	mov	r0, r8
 8005216:	4649      	mov	r1, r9
 8005218:	f7fb fc84 	bl	8000b24 <__aeabi_dcmpge>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00c      	beq.n	800523c <init_quaternion+0x158>
		{
			q0 = 0.0012;
 8005222:	4b2e      	ldr	r3, [pc, #184]	; (80052dc <init_quaternion+0x1f8>)
 8005224:	4a3f      	ldr	r2, [pc, #252]	; (8005324 <init_quaternion+0x240>)
 8005226:	601a      	str	r2, [r3, #0]
			q1 = -0.978;
 8005228:	4b2e      	ldr	r3, [pc, #184]	; (80052e4 <init_quaternion+0x200>)
 800522a:	4a39      	ldr	r2, [pc, #228]	; (8005310 <init_quaternion+0x22c>)
 800522c:	601a      	str	r2, [r3, #0]
			q2 = -0.199;
 800522e:	4b2f      	ldr	r3, [pc, #188]	; (80052ec <init_quaternion+0x208>)
 8005230:	4a2d      	ldr	r2, [pc, #180]	; (80052e8 <init_quaternion+0x204>)
 8005232:	601a      	str	r2, [r3, #0]
			q3 = -0.005;
 8005234:	4b2f      	ldr	r3, [pc, #188]	; (80052f4 <init_quaternion+0x210>)
 8005236:	4a2a      	ldr	r2, [pc, #168]	; (80052e0 <init_quaternion+0x1fc>)
 8005238:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy) >= 1)
 800523a:	e046      	b.n	80052ca <init_quaternion+0x1e6>
		}
		else
		{
			q0 = 0.0023;
 800523c:	4b27      	ldr	r3, [pc, #156]	; (80052dc <init_quaternion+0x1f8>)
 800523e:	4a3a      	ldr	r2, [pc, #232]	; (8005328 <init_quaternion+0x244>)
 8005240:	601a      	str	r2, [r3, #0]
			q1 = -0.83;
 8005242:	4b28      	ldr	r3, [pc, #160]	; (80052e4 <init_quaternion+0x200>)
 8005244:	4a35      	ldr	r2, [pc, #212]	; (800531c <init_quaternion+0x238>)
 8005246:	601a      	str	r2, [r3, #0]
			q2 = -0.553;
 8005248:	4b28      	ldr	r3, [pc, #160]	; (80052ec <init_quaternion+0x208>)
 800524a:	4a33      	ldr	r2, [pc, #204]	; (8005318 <init_quaternion+0x234>)
 800524c:	601a      	str	r2, [r3, #0]
			q3 = 0.0023;
 800524e:	4b29      	ldr	r3, [pc, #164]	; (80052f4 <init_quaternion+0x210>)
 8005250:	4a35      	ldr	r2, [pc, #212]	; (8005328 <init_quaternion+0x244>)
 8005252:	601a      	str	r2, [r3, #0]
		if (fabs(hx / hy) >= 1)
 8005254:	e039      	b.n	80052ca <init_quaternion+0x1e6>
		}
		
	}
	else if (hx > 0 && hy < 0)
 8005256:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800525a:	2b00      	cmp	r3, #0
 800525c:	dd35      	ble.n	80052ca <init_quaternion+0x1e6>
 800525e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	da31      	bge.n	80052ca <init_quaternion+0x1e6>
	{
		if (fabs(hx / hy) >= 1)
 8005266:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800526a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800526e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005272:	4618      	mov	r0, r3
 8005274:	f7fb f966 	bl	8000544 <__aeabi_i2d>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4614      	mov	r4, r2
 800527e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	4b14      	ldr	r3, [pc, #80]	; (80052d8 <init_quaternion+0x1f4>)
 8005288:	4620      	mov	r0, r4
 800528a:	4629      	mov	r1, r5
 800528c:	f7fb fc4a 	bl	8000b24 <__aeabi_dcmpge>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00c      	beq.n	80052b0 <init_quaternion+0x1cc>
		{
			q0 = 0.0025;
 8005296:	4b11      	ldr	r3, [pc, #68]	; (80052dc <init_quaternion+0x1f8>)
 8005298:	4a24      	ldr	r2, [pc, #144]	; (800532c <init_quaternion+0x248>)
 800529a:	601a      	str	r2, [r3, #0]
			q1 = 0.978;
 800529c:	4b11      	ldr	r3, [pc, #68]	; (80052e4 <init_quaternion+0x200>)
 800529e:	4a24      	ldr	r2, [pc, #144]	; (8005330 <init_quaternion+0x24c>)
 80052a0:	601a      	str	r2, [r3, #0]
			q2 = -0.199;
 80052a2:	4b12      	ldr	r3, [pc, #72]	; (80052ec <init_quaternion+0x208>)
 80052a4:	4a10      	ldr	r2, [pc, #64]	; (80052e8 <init_quaternion+0x204>)
 80052a6:	601a      	str	r2, [r3, #0]
			q3 = 0.008;			
 80052a8:	4b12      	ldr	r3, [pc, #72]	; (80052f4 <init_quaternion+0x210>)
 80052aa:	4a22      	ldr	r2, [pc, #136]	; (8005334 <init_quaternion+0x250>)
 80052ac:	601a      	str	r2, [r3, #0]
			q2 = -0.012;
			q3 = -0.556;
		}		
	}
	#endif
}
 80052ae:	e00c      	b.n	80052ca <init_quaternion+0x1e6>
			q0 = 0.0025;
 80052b0:	4b0a      	ldr	r3, [pc, #40]	; (80052dc <init_quaternion+0x1f8>)
 80052b2:	4a1e      	ldr	r2, [pc, #120]	; (800532c <init_quaternion+0x248>)
 80052b4:	601a      	str	r2, [r3, #0]
			q1 = 0.83;
 80052b6:	4b0b      	ldr	r3, [pc, #44]	; (80052e4 <init_quaternion+0x200>)
 80052b8:	4a12      	ldr	r2, [pc, #72]	; (8005304 <init_quaternion+0x220>)
 80052ba:	601a      	str	r2, [r3, #0]
			q2 = -0.56;
 80052bc:	4b0b      	ldr	r3, [pc, #44]	; (80052ec <init_quaternion+0x208>)
 80052be:	4a1e      	ldr	r2, [pc, #120]	; (8005338 <init_quaternion+0x254>)
 80052c0:	601a      	str	r2, [r3, #0]
			q3 = 0.0045;
 80052c2:	4b0c      	ldr	r3, [pc, #48]	; (80052f4 <init_quaternion+0x210>)
 80052c4:	4a1d      	ldr	r2, [pc, #116]	; (800533c <init_quaternion+0x258>)
 80052c6:	601a      	str	r2, [r3, #0]
}
 80052c8:	e7ff      	b.n	80052ca <init_quaternion+0x1e6>
 80052ca:	bf00      	nop
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052d4:	20000244 	.word	0x20000244
 80052d8:	3ff00000 	.word	0x3ff00000
 80052dc:	20000008 	.word	0x20000008
 80052e0:	bba3d70a 	.word	0xbba3d70a
 80052e4:	20000210 	.word	0x20000210
 80052e8:	be4bc6a8 	.word	0xbe4bc6a8
 80052ec:	20000214 	.word	0x20000214
 80052f0:	3f7a9fbe 	.word	0x3f7a9fbe
 80052f4:	20000218 	.word	0x20000218
 80052f8:	bc11d14e 	.word	0xbc11d14e
 80052fc:	bc03126f 	.word	0xbc03126f
 8005300:	bf0e147b 	.word	0xbf0e147b
 8005304:	3f547ae1 	.word	0x3f547ae1
 8005308:	bb03126f 	.word	0xbb03126f
 800530c:	3ba3d70a 	.word	0x3ba3d70a
 8005310:	bf7a5e35 	.word	0xbf7a5e35
 8005314:	3c449ba6 	.word	0x3c449ba6
 8005318:	bf0d9168 	.word	0xbf0d9168
 800531c:	bf547ae1 	.word	0xbf547ae1
 8005320:	bb16bb99 	.word	0xbb16bb99
 8005324:	3a9d4952 	.word	0x3a9d4952
 8005328:	3b16bb99 	.word	0x3b16bb99
 800532c:	3b23d70a 	.word	0x3b23d70a
 8005330:	3f7a5e35 	.word	0x3f7a5e35
 8005334:	3c03126f 	.word	0x3c03126f
 8005338:	bf0f5c29 	.word	0xbf0f5c29
 800533c:	3b9374bc 	.word	0x3b9374bc

08005340 <imu_ahrs_update>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void imu_ahrs_update(void) 
{
 8005340:	b590      	push	{r4, r7, lr}
 8005342:	b09f      	sub	sp, #124	; 0x7c
 8005344:	af00      	add	r7, sp, #0
	float hx, hy, hz, bx, bz;
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez, halfT;
	float tempq0,tempq1,tempq2,tempq3;

	float q0q0 = q0*q0;
 8005346:	4bd3      	ldr	r3, [pc, #844]	; (8005694 <imu_ahrs_update+0x354>)
 8005348:	ed93 7a00 	vldr	s14, [r3]
 800534c:	4bd1      	ldr	r3, [pc, #836]	; (8005694 <imu_ahrs_update+0x354>)
 800534e:	edd3 7a00 	vldr	s15, [r3]
 8005352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005356:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q0q1 = q0*q1;
 800535a:	4bce      	ldr	r3, [pc, #824]	; (8005694 <imu_ahrs_update+0x354>)
 800535c:	ed93 7a00 	vldr	s14, [r3]
 8005360:	4bcd      	ldr	r3, [pc, #820]	; (8005698 <imu_ahrs_update+0x358>)
 8005362:	edd3 7a00 	vldr	s15, [r3]
 8005366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800536a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q0q2 = q0*q2;
 800536e:	4bc9      	ldr	r3, [pc, #804]	; (8005694 <imu_ahrs_update+0x354>)
 8005370:	ed93 7a00 	vldr	s14, [r3]
 8005374:	4bc9      	ldr	r3, [pc, #804]	; (800569c <imu_ahrs_update+0x35c>)
 8005376:	edd3 7a00 	vldr	s15, [r3]
 800537a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800537e:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q0q3 = q0*q3;
 8005382:	4bc4      	ldr	r3, [pc, #784]	; (8005694 <imu_ahrs_update+0x354>)
 8005384:	ed93 7a00 	vldr	s14, [r3]
 8005388:	4bc5      	ldr	r3, [pc, #788]	; (80056a0 <imu_ahrs_update+0x360>)
 800538a:	edd3 7a00 	vldr	s15, [r3]
 800538e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005392:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q1q1 = q1*q1;
 8005396:	4bc0      	ldr	r3, [pc, #768]	; (8005698 <imu_ahrs_update+0x358>)
 8005398:	ed93 7a00 	vldr	s14, [r3]
 800539c:	4bbe      	ldr	r3, [pc, #760]	; (8005698 <imu_ahrs_update+0x358>)
 800539e:	edd3 7a00 	vldr	s15, [r3]
 80053a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053a6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q1q2 = q1*q2;
 80053aa:	4bbb      	ldr	r3, [pc, #748]	; (8005698 <imu_ahrs_update+0x358>)
 80053ac:	ed93 7a00 	vldr	s14, [r3]
 80053b0:	4bba      	ldr	r3, [pc, #744]	; (800569c <imu_ahrs_update+0x35c>)
 80053b2:	edd3 7a00 	vldr	s15, [r3]
 80053b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ba:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q1q3 = q1*q3;
 80053be:	4bb6      	ldr	r3, [pc, #728]	; (8005698 <imu_ahrs_update+0x358>)
 80053c0:	ed93 7a00 	vldr	s14, [r3]
 80053c4:	4bb6      	ldr	r3, [pc, #728]	; (80056a0 <imu_ahrs_update+0x360>)
 80053c6:	edd3 7a00 	vldr	s15, [r3]
 80053ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ce:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	float q2q2 = q2*q2;   
 80053d2:	4bb2      	ldr	r3, [pc, #712]	; (800569c <imu_ahrs_update+0x35c>)
 80053d4:	ed93 7a00 	vldr	s14, [r3]
 80053d8:	4bb0      	ldr	r3, [pc, #704]	; (800569c <imu_ahrs_update+0x35c>)
 80053da:	edd3 7a00 	vldr	s15, [r3]
 80053de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	float q2q3 = q2*q3;
 80053e6:	4bad      	ldr	r3, [pc, #692]	; (800569c <imu_ahrs_update+0x35c>)
 80053e8:	ed93 7a00 	vldr	s14, [r3]
 80053ec:	4bac      	ldr	r3, [pc, #688]	; (80056a0 <imu_ahrs_update+0x360>)
 80053ee:	edd3 7a00 	vldr	s15, [r3]
 80053f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053f6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	float q3q3 = q3*q3;   
 80053fa:	4ba9      	ldr	r3, [pc, #676]	; (80056a0 <imu_ahrs_update+0x360>)
 80053fc:	ed93 7a00 	vldr	s14, [r3]
 8005400:	4ba7      	ldr	r3, [pc, #668]	; (80056a0 <imu_ahrs_update+0x360>)
 8005402:	edd3 7a00 	vldr	s15, [r3]
 8005406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800540a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

	gx = imu.wx;
 800540e:	4ba5      	ldr	r3, [pc, #660]	; (80056a4 <imu_ahrs_update+0x364>)
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	4aa5      	ldr	r2, [pc, #660]	; (80056a8 <imu_ahrs_update+0x368>)
 8005414:	6013      	str	r3, [r2, #0]
	gy = imu.wy;
 8005416:	4ba3      	ldr	r3, [pc, #652]	; (80056a4 <imu_ahrs_update+0x364>)
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	4aa4      	ldr	r2, [pc, #656]	; (80056ac <imu_ahrs_update+0x36c>)
 800541c:	6013      	str	r3, [r2, #0]
	gz = imu.wz;
 800541e:	4ba1      	ldr	r3, [pc, #644]	; (80056a4 <imu_ahrs_update+0x364>)
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	4aa3      	ldr	r2, [pc, #652]	; (80056b0 <imu_ahrs_update+0x370>)
 8005424:	6013      	str	r3, [r2, #0]
	ax = imu.ax;
 8005426:	4b9f      	ldr	r3, [pc, #636]	; (80056a4 <imu_ahrs_update+0x364>)
 8005428:	f9b3 3000 	ldrsh.w	r3, [r3]
 800542c:	ee07 3a90 	vmov	s15, r3
 8005430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005434:	4b9f      	ldr	r3, [pc, #636]	; (80056b4 <imu_ahrs_update+0x374>)
 8005436:	edc3 7a00 	vstr	s15, [r3]
	ay = imu.ay;
 800543a:	4b9a      	ldr	r3, [pc, #616]	; (80056a4 <imu_ahrs_update+0x364>)
 800543c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005440:	ee07 3a90 	vmov	s15, r3
 8005444:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005448:	4b9b      	ldr	r3, [pc, #620]	; (80056b8 <imu_ahrs_update+0x378>)
 800544a:	edc3 7a00 	vstr	s15, [r3]
	az = imu.az;
 800544e:	4b95      	ldr	r3, [pc, #596]	; (80056a4 <imu_ahrs_update+0x364>)
 8005450:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005454:	ee07 3a90 	vmov	s15, r3
 8005458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800545c:	4b97      	ldr	r3, [pc, #604]	; (80056bc <imu_ahrs_update+0x37c>)
 800545e:	edc3 7a00 	vstr	s15, [r3]
	mx = imu.mx;
 8005462:	4b90      	ldr	r3, [pc, #576]	; (80056a4 <imu_ahrs_update+0x364>)
 8005464:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005468:	ee07 3a90 	vmov	s15, r3
 800546c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005470:	4b93      	ldr	r3, [pc, #588]	; (80056c0 <imu_ahrs_update+0x380>)
 8005472:	edc3 7a00 	vstr	s15, [r3]
	my = imu.my;
 8005476:	4b8b      	ldr	r3, [pc, #556]	; (80056a4 <imu_ahrs_update+0x364>)
 8005478:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800547c:	ee07 3a90 	vmov	s15, r3
 8005480:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005484:	4b8f      	ldr	r3, [pc, #572]	; (80056c4 <imu_ahrs_update+0x384>)
 8005486:	edc3 7a00 	vstr	s15, [r3]
	mz = imu.mz;
 800548a:	4b86      	ldr	r3, [pc, #536]	; (80056a4 <imu_ahrs_update+0x364>)
 800548c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8005490:	ee07 3a90 	vmov	s15, r3
 8005494:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005498:	4b8b      	ldr	r3, [pc, #556]	; (80056c8 <imu_ahrs_update+0x388>)
 800549a:	edc3 7a00 	vstr	s15, [r3]

	now_update  = HAL_GetTick(); //ms
 800549e:	f7fb fdc9 	bl	8001034 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	4b89      	ldr	r3, [pc, #548]	; (80056cc <imu_ahrs_update+0x38c>)
 80054a6:	601a      	str	r2, [r3, #0]
	halfT       = ((float)(now_update - last_update) / 2000.0f);
 80054a8:	4b88      	ldr	r3, [pc, #544]	; (80056cc <imu_ahrs_update+0x38c>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	4b88      	ldr	r3, [pc, #544]	; (80056d0 <imu_ahrs_update+0x390>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80054ba:	eddf 6a86 	vldr	s13, [pc, #536]	; 80056d4 <imu_ahrs_update+0x394>
 80054be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054c2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	last_update = now_update;
 80054c6:	4b81      	ldr	r3, [pc, #516]	; (80056cc <imu_ahrs_update+0x38c>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a81      	ldr	r2, [pc, #516]	; (80056d0 <imu_ahrs_update+0x390>)
 80054cc:	6013      	str	r3, [r2, #0]
	
	/* Fast inverse square-root */
	norm = inv_sqrt(ax*ax + ay*ay + az*az);       
 80054ce:	4b79      	ldr	r3, [pc, #484]	; (80056b4 <imu_ahrs_update+0x374>)
 80054d0:	ed93 7a00 	vldr	s14, [r3]
 80054d4:	4b77      	ldr	r3, [pc, #476]	; (80056b4 <imu_ahrs_update+0x374>)
 80054d6:	edd3 7a00 	vldr	s15, [r3]
 80054da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054de:	4b76      	ldr	r3, [pc, #472]	; (80056b8 <imu_ahrs_update+0x378>)
 80054e0:	edd3 6a00 	vldr	s13, [r3]
 80054e4:	4b74      	ldr	r3, [pc, #464]	; (80056b8 <imu_ahrs_update+0x378>)
 80054e6:	edd3 7a00 	vldr	s15, [r3]
 80054ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054f2:	4b72      	ldr	r3, [pc, #456]	; (80056bc <imu_ahrs_update+0x37c>)
 80054f4:	edd3 6a00 	vldr	s13, [r3]
 80054f8:	4b70      	ldr	r3, [pc, #448]	; (80056bc <imu_ahrs_update+0x37c>)
 80054fa:	edd3 7a00 	vldr	s15, [r3]
 80054fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005506:	eeb0 0a67 	vmov.f32	s0, s15
 800550a:	f7ff f995 	bl	8004838 <inv_sqrt>
 800550e:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
	ax = ax * norm;
 8005512:	4b68      	ldr	r3, [pc, #416]	; (80056b4 <imu_ahrs_update+0x374>)
 8005514:	ed93 7a00 	vldr	s14, [r3]
 8005518:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800551c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005520:	4b64      	ldr	r3, [pc, #400]	; (80056b4 <imu_ahrs_update+0x374>)
 8005522:	edc3 7a00 	vstr	s15, [r3]
	ay = ay * norm;
 8005526:	4b64      	ldr	r3, [pc, #400]	; (80056b8 <imu_ahrs_update+0x378>)
 8005528:	ed93 7a00 	vldr	s14, [r3]
 800552c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005534:	4b60      	ldr	r3, [pc, #384]	; (80056b8 <imu_ahrs_update+0x378>)
 8005536:	edc3 7a00 	vstr	s15, [r3]
	az = az * norm;
 800553a:	4b60      	ldr	r3, [pc, #384]	; (80056bc <imu_ahrs_update+0x37c>)
 800553c:	ed93 7a00 	vldr	s14, [r3]
 8005540:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005548:	4b5c      	ldr	r3, [pc, #368]	; (80056bc <imu_ahrs_update+0x37c>)
 800554a:	edc3 7a00 	vstr	s15, [r3]
	
	#ifdef IST8310
		norm = inv_sqrt(mx*mx + my*my + mz*mz);          
 800554e:	4b5c      	ldr	r3, [pc, #368]	; (80056c0 <imu_ahrs_update+0x380>)
 8005550:	ed93 7a00 	vldr	s14, [r3]
 8005554:	4b5a      	ldr	r3, [pc, #360]	; (80056c0 <imu_ahrs_update+0x380>)
 8005556:	edd3 7a00 	vldr	s15, [r3]
 800555a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800555e:	4b59      	ldr	r3, [pc, #356]	; (80056c4 <imu_ahrs_update+0x384>)
 8005560:	edd3 6a00 	vldr	s13, [r3]
 8005564:	4b57      	ldr	r3, [pc, #348]	; (80056c4 <imu_ahrs_update+0x384>)
 8005566:	edd3 7a00 	vldr	s15, [r3]
 800556a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800556e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005572:	4b55      	ldr	r3, [pc, #340]	; (80056c8 <imu_ahrs_update+0x388>)
 8005574:	edd3 6a00 	vldr	s13, [r3]
 8005578:	4b53      	ldr	r3, [pc, #332]	; (80056c8 <imu_ahrs_update+0x388>)
 800557a:	edd3 7a00 	vldr	s15, [r3]
 800557e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005586:	eeb0 0a67 	vmov.f32	s0, s15
 800558a:	f7ff f955 	bl	8004838 <inv_sqrt>
 800558e:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
		mx = mx * norm;
 8005592:	4b4b      	ldr	r3, [pc, #300]	; (80056c0 <imu_ahrs_update+0x380>)
 8005594:	ed93 7a00 	vldr	s14, [r3]
 8005598:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800559c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055a0:	4b47      	ldr	r3, [pc, #284]	; (80056c0 <imu_ahrs_update+0x380>)
 80055a2:	edc3 7a00 	vstr	s15, [r3]
		my = my * norm;
 80055a6:	4b47      	ldr	r3, [pc, #284]	; (80056c4 <imu_ahrs_update+0x384>)
 80055a8:	ed93 7a00 	vldr	s14, [r3]
 80055ac:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80055b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055b4:	4b43      	ldr	r3, [pc, #268]	; (80056c4 <imu_ahrs_update+0x384>)
 80055b6:	edc3 7a00 	vstr	s15, [r3]
		mz = mz * norm; 
 80055ba:	4b43      	ldr	r3, [pc, #268]	; (80056c8 <imu_ahrs_update+0x388>)
 80055bc:	ed93 7a00 	vldr	s14, [r3]
 80055c0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80055c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c8:	4b3f      	ldr	r3, [pc, #252]	; (80056c8 <imu_ahrs_update+0x388>)
 80055ca:	edc3 7a00 	vstr	s15, [r3]
		mx = 0;
		my = 0;
		mz = 0;		
	#endif
	/* compute reference direction of flux */
	hx = 2.0f*mx*(0.5f - q2q2 - q3q3) + 2.0f*my*(q1q2 - q0q3) + 2.0f*mz*(q1q3 + q0q2);
 80055ce:	4b3c      	ldr	r3, [pc, #240]	; (80056c0 <imu_ahrs_update+0x380>)
 80055d0:	edd3 7a00 	vldr	s15, [r3]
 80055d4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80055d8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80055dc:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80055e0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80055e4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80055e8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80055ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055f0:	4b34      	ldr	r3, [pc, #208]	; (80056c4 <imu_ahrs_update+0x384>)
 80055f2:	edd3 7a00 	vldr	s15, [r3]
 80055f6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80055fa:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 80055fe:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005602:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800560a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800560e:	4b2e      	ldr	r3, [pc, #184]	; (80056c8 <imu_ahrs_update+0x388>)
 8005610:	edd3 7a00 	vldr	s15, [r3]
 8005614:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005618:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 800561c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005620:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005624:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800562c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	hy = 2.0f*mx*(q1q2 + q0q3) + 2.0f*my*(0.5f - q1q1 - q3q3) + 2.0f*mz*(q2q3 - q0q1);
 8005630:	4b23      	ldr	r3, [pc, #140]	; (80056c0 <imu_ahrs_update+0x380>)
 8005632:	edd3 7a00 	vldr	s15, [r3]
 8005636:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800563a:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800563e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005646:	ee27 7a27 	vmul.f32	s14, s14, s15
 800564a:	4b1e      	ldr	r3, [pc, #120]	; (80056c4 <imu_ahrs_update+0x384>)
 800564c:	edd3 7a00 	vldr	s15, [r3]
 8005650:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005654:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005658:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800565c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005660:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8005664:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800566c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005670:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <imu_ahrs_update+0x388>)
 8005672:	edd3 7a00 	vldr	s15, [r3]
 8005676:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800567a:	ed97 6a15 	vldr	s12, [r7, #84]	; 0x54
 800567e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005682:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800568a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800568e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 8005692:	e021      	b.n	80056d8 <imu_ahrs_update+0x398>
 8005694:	20000008 	.word	0x20000008
 8005698:	20000210 	.word	0x20000210
 800569c:	20000214 	.word	0x20000214
 80056a0:	20000218 	.word	0x20000218
 80056a4:	20000244 	.word	0x20000244
 80056a8:	2000021c 	.word	0x2000021c
 80056ac:	20000220 	.word	0x20000220
 80056b0:	20000224 	.word	0x20000224
 80056b4:	20000228 	.word	0x20000228
 80056b8:	2000022c 	.word	0x2000022c
 80056bc:	20000230 	.word	0x20000230
 80056c0:	20000234 	.word	0x20000234
 80056c4:	20000238 	.word	0x20000238
 80056c8:	2000023c 	.word	0x2000023c
 80056cc:	200002b0 	.word	0x200002b0
 80056d0:	200002ec 	.word	0x200002ec
 80056d4:	44fa0000 	.word	0x44fa0000
	hz = 2.0f*mx*(q1q3 - q0q2) + 2.0f*my*(q2q3 + q0q1) + 2.0f*mz*(0.5f - q1q1 - q2q2);         
 80056d8:	4be8      	ldr	r3, [pc, #928]	; (8005a7c <imu_ahrs_update+0x73c>)
 80056da:	edd3 7a00 	vldr	s15, [r3]
 80056de:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80056e2:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80056e6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80056ea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80056ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056f2:	4be3      	ldr	r3, [pc, #908]	; (8005a80 <imu_ahrs_update+0x740>)
 80056f4:	edd3 7a00 	vldr	s15, [r3]
 80056f8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80056fc:	ed97 6a15 	vldr	s12, [r7, #84]	; 0x54
 8005700:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8005704:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800570c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005710:	4bdc      	ldr	r3, [pc, #880]	; (8005a84 <imu_ahrs_update+0x744>)
 8005712:	edd3 7a00 	vldr	s15, [r3]
 8005716:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800571a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800571e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8005722:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005726:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800572a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800572e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005732:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005736:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	bx = sqrt((hx*hx) + (hy*hy));
 800573a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800573e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005746:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 800574a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800574e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005756:	ee17 0a90 	vmov	r0, s15
 800575a:	f7fa ff05 	bl	8000568 <__aeabi_f2d>
 800575e:	4603      	mov	r3, r0
 8005760:	460c      	mov	r4, r1
 8005762:	ec44 3b10 	vmov	d0, r3, r4
 8005766:	f005 fe09 	bl	800b37c <sqrt>
 800576a:	ec54 3b10 	vmov	r3, r4, d0
 800576e:	4618      	mov	r0, r3
 8005770:	4621      	mov	r1, r4
 8005772:	f7fb fa29 	bl	8000bc8 <__aeabi_d2f>
 8005776:	4603      	mov	r3, r0
 8005778:	63bb      	str	r3, [r7, #56]	; 0x38
	bz = hz; 
 800577a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800577c:	637b      	str	r3, [r7, #52]	; 0x34
	
	/* estimated direction of gravity and flux (v and w) */
	vx = 2.0f*(q1q3 - q0q2);
 800577e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8005782:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005786:	ee77 7a67 	vsub.f32	s15, s14, s15
 800578a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800578e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	vy = 2.0f*(q0q1 + q2q3);
 8005792:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8005796:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800579a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800579e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80057a2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	vz = q0q0 - q1q1 - q2q2 + q3q3;
 80057a6:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80057aa:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80057ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80057b2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80057b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057ba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80057be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057c2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	wx = 2.0f*bx*(0.5f - q2q2 - q3q3) + 2.0f*bz*(q1q3 - q0q2);
 80057c6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80057ca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80057ce:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80057d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80057d6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057da:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80057de:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80057e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80057e6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80057ea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80057ee:	ed97 6a17 	vldr	s12, [r7, #92]	; 0x5c
 80057f2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80057f6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80057fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005802:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	wy = 2.0f*bx*(q1q2 - q0q3) + 2.0f*bz*(q0q1 + q2q3);
 8005806:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800580a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800580e:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8005812:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8005816:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800581a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800581e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005822:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005826:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 800582a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800582e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800583a:	edc7 7a08 	vstr	s15, [r7, #32]
	wz = 2.0f*bx*(q0q2 + q1q3) + 2.0f*bz*(0.5f - q1q1 - q2q2);  
 800583e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005842:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005846:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800584a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800584e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005852:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005856:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800585a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800585e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8005862:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8005866:	ee36 6a67 	vsub.f32	s12, s12, s15
 800586a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800586e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800587a:	edc7 7a07 	vstr	s15, [r7, #28]
	
	/* 
	 * error is sum of cross product between reference direction 
	 * of fields and direction measured by sensors 
	 */
	ex = (ay*vz - az*vy) + (my*wz - mz*wy);
 800587e:	4b82      	ldr	r3, [pc, #520]	; (8005a88 <imu_ahrs_update+0x748>)
 8005880:	ed93 7a00 	vldr	s14, [r3]
 8005884:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005888:	ee27 7a27 	vmul.f32	s14, s14, s15
 800588c:	4b7f      	ldr	r3, [pc, #508]	; (8005a8c <imu_ahrs_update+0x74c>)
 800588e:	edd3 6a00 	vldr	s13, [r3]
 8005892:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800589a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800589e:	4b78      	ldr	r3, [pc, #480]	; (8005a80 <imu_ahrs_update+0x740>)
 80058a0:	edd3 6a00 	vldr	s13, [r3]
 80058a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80058a8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80058ac:	4b75      	ldr	r3, [pc, #468]	; (8005a84 <imu_ahrs_update+0x744>)
 80058ae:	ed93 6a00 	vldr	s12, [r3]
 80058b2:	edd7 7a08 	vldr	s15, [r7, #32]
 80058b6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80058ba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80058be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058c2:	edc7 7a06 	vstr	s15, [r7, #24]
	ey = (az*vx - ax*vz) + (mz*wx - mx*wz);
 80058c6:	4b71      	ldr	r3, [pc, #452]	; (8005a8c <imu_ahrs_update+0x74c>)
 80058c8:	ed93 7a00 	vldr	s14, [r3]
 80058cc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80058d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058d4:	4b6e      	ldr	r3, [pc, #440]	; (8005a90 <imu_ahrs_update+0x750>)
 80058d6:	edd3 6a00 	vldr	s13, [r3]
 80058da:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80058de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058e6:	4b67      	ldr	r3, [pc, #412]	; (8005a84 <imu_ahrs_update+0x744>)
 80058e8:	edd3 6a00 	vldr	s13, [r3]
 80058ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80058f0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80058f4:	4b61      	ldr	r3, [pc, #388]	; (8005a7c <imu_ahrs_update+0x73c>)
 80058f6:	ed93 6a00 	vldr	s12, [r3]
 80058fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80058fe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005902:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800590a:	edc7 7a05 	vstr	s15, [r7, #20]
	ez = (ax*vy - ay*vx) + (mx*wy - my*wx);
 800590e:	4b60      	ldr	r3, [pc, #384]	; (8005a90 <imu_ahrs_update+0x750>)
 8005910:	ed93 7a00 	vldr	s14, [r3]
 8005914:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005918:	ee27 7a27 	vmul.f32	s14, s14, s15
 800591c:	4b5a      	ldr	r3, [pc, #360]	; (8005a88 <imu_ahrs_update+0x748>)
 800591e:	edd3 6a00 	vldr	s13, [r3]
 8005922:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005926:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800592a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800592e:	4b53      	ldr	r3, [pc, #332]	; (8005a7c <imu_ahrs_update+0x73c>)
 8005930:	edd3 6a00 	vldr	s13, [r3]
 8005934:	edd7 7a08 	vldr	s15, [r7, #32]
 8005938:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800593c:	4b50      	ldr	r3, [pc, #320]	; (8005a80 <imu_ahrs_update+0x740>)
 800593e:	ed93 6a00 	vldr	s12, [r3]
 8005942:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005946:	ee66 7a27 	vmul.f32	s15, s12, s15
 800594a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800594e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005952:	edc7 7a04 	vstr	s15, [r7, #16]

	/* PI */
	if(ex != 0.0f && ey != 0.0f && ez != 0.0f)
 8005956:	edd7 7a06 	vldr	s15, [r7, #24]
 800595a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800595e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005962:	d076      	beq.n	8005a52 <imu_ahrs_update+0x712>
 8005964:	edd7 7a05 	vldr	s15, [r7, #20]
 8005968:	eef5 7a40 	vcmp.f32	s15, #0.0
 800596c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005970:	d06f      	beq.n	8005a52 <imu_ahrs_update+0x712>
 8005972:	edd7 7a04 	vldr	s15, [r7, #16]
 8005976:	eef5 7a40 	vcmp.f32	s15, #0.0
 800597a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800597e:	d068      	beq.n	8005a52 <imu_ahrs_update+0x712>
	{
		exInt = exInt + ex * Ki * halfT;
 8005980:	edd7 7a06 	vldr	s15, [r7, #24]
 8005984:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8005a94 <imu_ahrs_update+0x754>
 8005988:	ee27 7a87 	vmul.f32	s14, s15, s14
 800598c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005990:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005994:	4b40      	ldr	r3, [pc, #256]	; (8005a98 <imu_ahrs_update+0x758>)
 8005996:	edd3 7a00 	vldr	s15, [r3]
 800599a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800599e:	4b3e      	ldr	r3, [pc, #248]	; (8005a98 <imu_ahrs_update+0x758>)
 80059a0:	edc3 7a00 	vstr	s15, [r3]
		eyInt = eyInt + ey * Ki * halfT;	
 80059a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80059a8:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8005a94 <imu_ahrs_update+0x754>
 80059ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80059b0:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80059b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059b8:	4b38      	ldr	r3, [pc, #224]	; (8005a9c <imu_ahrs_update+0x75c>)
 80059ba:	edd3 7a00 	vldr	s15, [r3]
 80059be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059c2:	4b36      	ldr	r3, [pc, #216]	; (8005a9c <imu_ahrs_update+0x75c>)
 80059c4:	edc3 7a00 	vstr	s15, [r3]
		ezInt = ezInt + ez * Ki * halfT;
 80059c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80059cc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005a94 <imu_ahrs_update+0x754>
 80059d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80059d4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80059d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80059dc:	4b30      	ldr	r3, [pc, #192]	; (8005aa0 <imu_ahrs_update+0x760>)
 80059de:	edd3 7a00 	vldr	s15, [r3]
 80059e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059e6:	4b2e      	ldr	r3, [pc, #184]	; (8005aa0 <imu_ahrs_update+0x760>)
 80059e8:	edc3 7a00 	vstr	s15, [r3]
		
		gx = gx + Kp*ex + exInt;
 80059ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80059f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80059f4:	4b2b      	ldr	r3, [pc, #172]	; (8005aa4 <imu_ahrs_update+0x764>)
 80059f6:	edd3 7a00 	vldr	s15, [r3]
 80059fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059fe:	4b26      	ldr	r3, [pc, #152]	; (8005a98 <imu_ahrs_update+0x758>)
 8005a00:	edd3 7a00 	vldr	s15, [r3]
 8005a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a08:	4b26      	ldr	r3, [pc, #152]	; (8005aa4 <imu_ahrs_update+0x764>)
 8005a0a:	edc3 7a00 	vstr	s15, [r3]
		gy = gy + Kp*ey + eyInt;
 8005a0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a12:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005a16:	4b24      	ldr	r3, [pc, #144]	; (8005aa8 <imu_ahrs_update+0x768>)
 8005a18:	edd3 7a00 	vldr	s15, [r3]
 8005a1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a20:	4b1e      	ldr	r3, [pc, #120]	; (8005a9c <imu_ahrs_update+0x75c>)
 8005a22:	edd3 7a00 	vldr	s15, [r3]
 8005a26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a2a:	4b1f      	ldr	r3, [pc, #124]	; (8005aa8 <imu_ahrs_update+0x768>)
 8005a2c:	edc3 7a00 	vstr	s15, [r3]
		gz = gz + Kp*ez + ezInt;
 8005a30:	edd7 7a04 	vldr	s15, [r7, #16]
 8005a34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005a38:	4b1c      	ldr	r3, [pc, #112]	; (8005aac <imu_ahrs_update+0x76c>)
 8005a3a:	edd3 7a00 	vldr	s15, [r3]
 8005a3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a42:	4b17      	ldr	r3, [pc, #92]	; (8005aa0 <imu_ahrs_update+0x760>)
 8005a44:	edd3 7a00 	vldr	s15, [r3]
 8005a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a4c:	4b17      	ldr	r3, [pc, #92]	; (8005aac <imu_ahrs_update+0x76c>)
 8005a4e:	edc3 7a00 	vstr	s15, [r3]
	}
	
	tempq0 = q0 + (-q1*gx - q2*gy - q3*gz) * halfT;
 8005a52:	4b17      	ldr	r3, [pc, #92]	; (8005ab0 <imu_ahrs_update+0x770>)
 8005a54:	edd3 7a00 	vldr	s15, [r3]
 8005a58:	eeb1 7a67 	vneg.f32	s14, s15
 8005a5c:	4b11      	ldr	r3, [pc, #68]	; (8005aa4 <imu_ahrs_update+0x764>)
 8005a5e:	edd3 7a00 	vldr	s15, [r3]
 8005a62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a66:	4b13      	ldr	r3, [pc, #76]	; (8005ab4 <imu_ahrs_update+0x774>)
 8005a68:	edd3 6a00 	vldr	s13, [r3]
 8005a6c:	4b0e      	ldr	r3, [pc, #56]	; (8005aa8 <imu_ahrs_update+0x768>)
 8005a6e:	edd3 7a00 	vldr	s15, [r3]
 8005a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a7a:	e01d      	b.n	8005ab8 <imu_ahrs_update+0x778>
 8005a7c:	20000234 	.word	0x20000234
 8005a80:	20000238 	.word	0x20000238
 8005a84:	2000023c 	.word	0x2000023c
 8005a88:	2000022c 	.word	0x2000022c
 8005a8c:	20000230 	.word	0x20000230
 8005a90:	20000228 	.word	0x20000228
 8005a94:	3c23d70a 	.word	0x3c23d70a
 8005a98:	200002a4 	.word	0x200002a4
 8005a9c:	200002b4 	.word	0x200002b4
 8005aa0:	200002e8 	.word	0x200002e8
 8005aa4:	2000021c 	.word	0x2000021c
 8005aa8:	20000220 	.word	0x20000220
 8005aac:	20000224 	.word	0x20000224
 8005ab0:	20000210 	.word	0x20000210
 8005ab4:	20000214 	.word	0x20000214
 8005ab8:	4b6a      	ldr	r3, [pc, #424]	; (8005c64 <imu_ahrs_update+0x924>)
 8005aba:	edd3 6a00 	vldr	s13, [r3]
 8005abe:	4b6a      	ldr	r3, [pc, #424]	; (8005c68 <imu_ahrs_update+0x928>)
 8005ac0:	edd3 7a00 	vldr	s15, [r3]
 8005ac4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ac8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005acc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005ad0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ad4:	4b65      	ldr	r3, [pc, #404]	; (8005c6c <imu_ahrs_update+0x92c>)
 8005ad6:	edd3 7a00 	vldr	s15, [r3]
 8005ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ade:	edc7 7a03 	vstr	s15, [r7, #12]
	tempq1 = q1 + (q0*gx + q2*gz - q3*gy) * halfT;
 8005ae2:	4b62      	ldr	r3, [pc, #392]	; (8005c6c <imu_ahrs_update+0x92c>)
 8005ae4:	ed93 7a00 	vldr	s14, [r3]
 8005ae8:	4b61      	ldr	r3, [pc, #388]	; (8005c70 <imu_ahrs_update+0x930>)
 8005aea:	edd3 7a00 	vldr	s15, [r3]
 8005aee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005af2:	4b60      	ldr	r3, [pc, #384]	; (8005c74 <imu_ahrs_update+0x934>)
 8005af4:	edd3 6a00 	vldr	s13, [r3]
 8005af8:	4b5b      	ldr	r3, [pc, #364]	; (8005c68 <imu_ahrs_update+0x928>)
 8005afa:	edd3 7a00 	vldr	s15, [r3]
 8005afe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b06:	4b57      	ldr	r3, [pc, #348]	; (8005c64 <imu_ahrs_update+0x924>)
 8005b08:	edd3 6a00 	vldr	s13, [r3]
 8005b0c:	4b5a      	ldr	r3, [pc, #360]	; (8005c78 <imu_ahrs_update+0x938>)
 8005b0e:	edd3 7a00 	vldr	s15, [r3]
 8005b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b1a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b22:	4b56      	ldr	r3, [pc, #344]	; (8005c7c <imu_ahrs_update+0x93c>)
 8005b24:	edd3 7a00 	vldr	s15, [r3]
 8005b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b2c:	edc7 7a02 	vstr	s15, [r7, #8]
	tempq2 = q2 + (q0*gy - q1*gz + q3*gx) * halfT;
 8005b30:	4b4e      	ldr	r3, [pc, #312]	; (8005c6c <imu_ahrs_update+0x92c>)
 8005b32:	ed93 7a00 	vldr	s14, [r3]
 8005b36:	4b50      	ldr	r3, [pc, #320]	; (8005c78 <imu_ahrs_update+0x938>)
 8005b38:	edd3 7a00 	vldr	s15, [r3]
 8005b3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b40:	4b4e      	ldr	r3, [pc, #312]	; (8005c7c <imu_ahrs_update+0x93c>)
 8005b42:	edd3 6a00 	vldr	s13, [r3]
 8005b46:	4b48      	ldr	r3, [pc, #288]	; (8005c68 <imu_ahrs_update+0x928>)
 8005b48:	edd3 7a00 	vldr	s15, [r3]
 8005b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005b54:	4b43      	ldr	r3, [pc, #268]	; (8005c64 <imu_ahrs_update+0x924>)
 8005b56:	edd3 6a00 	vldr	s13, [r3]
 8005b5a:	4b45      	ldr	r3, [pc, #276]	; (8005c70 <imu_ahrs_update+0x930>)
 8005b5c:	edd3 7a00 	vldr	s15, [r3]
 8005b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b68:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b70:	4b40      	ldr	r3, [pc, #256]	; (8005c74 <imu_ahrs_update+0x934>)
 8005b72:	edd3 7a00 	vldr	s15, [r3]
 8005b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b7a:	edc7 7a01 	vstr	s15, [r7, #4]
	tempq3 = q3 + (q0*gz + q1*gy - q2*gx) * halfT;  
 8005b7e:	4b3b      	ldr	r3, [pc, #236]	; (8005c6c <imu_ahrs_update+0x92c>)
 8005b80:	ed93 7a00 	vldr	s14, [r3]
 8005b84:	4b38      	ldr	r3, [pc, #224]	; (8005c68 <imu_ahrs_update+0x928>)
 8005b86:	edd3 7a00 	vldr	s15, [r3]
 8005b8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b8e:	4b3b      	ldr	r3, [pc, #236]	; (8005c7c <imu_ahrs_update+0x93c>)
 8005b90:	edd3 6a00 	vldr	s13, [r3]
 8005b94:	4b38      	ldr	r3, [pc, #224]	; (8005c78 <imu_ahrs_update+0x938>)
 8005b96:	edd3 7a00 	vldr	s15, [r3]
 8005b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005b9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ba2:	4b34      	ldr	r3, [pc, #208]	; (8005c74 <imu_ahrs_update+0x934>)
 8005ba4:	edd3 6a00 	vldr	s13, [r3]
 8005ba8:	4b31      	ldr	r3, [pc, #196]	; (8005c70 <imu_ahrs_update+0x930>)
 8005baa:	edd3 7a00 	vldr	s15, [r3]
 8005bae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005bb6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8005bba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bbe:	4b29      	ldr	r3, [pc, #164]	; (8005c64 <imu_ahrs_update+0x924>)
 8005bc0:	edd3 7a00 	vldr	s15, [r3]
 8005bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bc8:	edc7 7a00 	vstr	s15, [r7]

	/* normalise quaternion */
	norm = inv_sqrt(tempq0*tempq0 + tempq1*tempq1 + tempq2*tempq2 + tempq3*tempq3);
 8005bcc:	ed97 7a03 	vldr	s14, [r7, #12]
 8005bd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005bd8:	edd7 6a02 	vldr	s13, [r7, #8]
 8005bdc:	edd7 7a02 	vldr	s15, [r7, #8]
 8005be0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005be4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005be8:	edd7 6a01 	vldr	s13, [r7, #4]
 8005bec:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005bf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bf8:	edd7 6a00 	vldr	s13, [r7]
 8005bfc:	edd7 7a00 	vldr	s15, [r7]
 8005c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c08:	eeb0 0a67 	vmov.f32	s0, s15
 8005c0c:	f7fe fe14 	bl	8004838 <inv_sqrt>
 8005c10:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
	q0 = tempq0 * norm;
 8005c14:	ed97 7a03 	vldr	s14, [r7, #12]
 8005c18:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c20:	4b12      	ldr	r3, [pc, #72]	; (8005c6c <imu_ahrs_update+0x92c>)
 8005c22:	edc3 7a00 	vstr	s15, [r3]
	q1 = tempq1 * norm;
 8005c26:	ed97 7a02 	vldr	s14, [r7, #8]
 8005c2a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c32:	4b12      	ldr	r3, [pc, #72]	; (8005c7c <imu_ahrs_update+0x93c>)
 8005c34:	edc3 7a00 	vstr	s15, [r3]
	q2 = tempq2 * norm;
 8005c38:	ed97 7a01 	vldr	s14, [r7, #4]
 8005c3c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c44:	4b0b      	ldr	r3, [pc, #44]	; (8005c74 <imu_ahrs_update+0x934>)
 8005c46:	edc3 7a00 	vstr	s15, [r3]
	q3 = tempq3 * norm;
 8005c4a:	ed97 7a00 	vldr	s14, [r7]
 8005c4e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c56:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <imu_ahrs_update+0x924>)
 8005c58:	edc3 7a00 	vstr	s15, [r3]
}
 8005c5c:	bf00      	nop
 8005c5e:	377c      	adds	r7, #124	; 0x7c
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd90      	pop	{r4, r7, pc}
 8005c64:	20000218 	.word	0x20000218
 8005c68:	20000224 	.word	0x20000224
 8005c6c:	20000008 	.word	0x20000008
 8005c70:	2000021c 	.word	0x2000021c
 8005c74:	20000214 	.word	0x20000214
 8005c78:	20000220 	.word	0x20000220
 8005c7c:	20000210 	.word	0x20000210

08005c80 <imu_attitude_update>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void imu_attitude_update(void)
{
 8005c80:	b590      	push	{r4, r7, lr}
 8005c82:	ed2d 8b02 	vpush	{d8}
 8005c86:	b08b      	sub	sp, #44	; 0x2c
 8005c88:	af00      	add	r7, sp, #0
	float q0q0 = q0 * q0;
 8005c8a:	4b8f      	ldr	r3, [pc, #572]	; (8005ec8 <imu_attitude_update+0x248>)
 8005c8c:	ed93 7a00 	vldr	s14, [r3]
 8005c90:	4b8d      	ldr	r3, [pc, #564]	; (8005ec8 <imu_attitude_update+0x248>)
 8005c92:	edd3 7a00 	vldr	s15, [r3]
 8005c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c9a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float q0q1 = q0 * q1;
 8005c9e:	4b8a      	ldr	r3, [pc, #552]	; (8005ec8 <imu_attitude_update+0x248>)
 8005ca0:	ed93 7a00 	vldr	s14, [r3]
 8005ca4:	4b89      	ldr	r3, [pc, #548]	; (8005ecc <imu_attitude_update+0x24c>)
 8005ca6:	edd3 7a00 	vldr	s15, [r3]
 8005caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cae:	edc7 7a08 	vstr	s15, [r7, #32]
	float q0q2 = q0 * q2;
 8005cb2:	4b85      	ldr	r3, [pc, #532]	; (8005ec8 <imu_attitude_update+0x248>)
 8005cb4:	ed93 7a00 	vldr	s14, [r3]
 8005cb8:	4b85      	ldr	r3, [pc, #532]	; (8005ed0 <imu_attitude_update+0x250>)
 8005cba:	edd3 7a00 	vldr	s15, [r3]
 8005cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cc2:	edc7 7a07 	vstr	s15, [r7, #28]
	float q0q3 = q0 * q3;
 8005cc6:	4b80      	ldr	r3, [pc, #512]	; (8005ec8 <imu_attitude_update+0x248>)
 8005cc8:	ed93 7a00 	vldr	s14, [r3]
 8005ccc:	4b81      	ldr	r3, [pc, #516]	; (8005ed4 <imu_attitude_update+0x254>)
 8005cce:	edd3 7a00 	vldr	s15, [r3]
 8005cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd6:	edc7 7a06 	vstr	s15, [r7, #24]
	float q1q1 = q1 * q1;
 8005cda:	4b7c      	ldr	r3, [pc, #496]	; (8005ecc <imu_attitude_update+0x24c>)
 8005cdc:	ed93 7a00 	vldr	s14, [r3]
 8005ce0:	4b7a      	ldr	r3, [pc, #488]	; (8005ecc <imu_attitude_update+0x24c>)
 8005ce2:	edd3 7a00 	vldr	s15, [r3]
 8005ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cea:	edc7 7a05 	vstr	s15, [r7, #20]
	float q1q2 = q1 * q2;
 8005cee:	4b77      	ldr	r3, [pc, #476]	; (8005ecc <imu_attitude_update+0x24c>)
 8005cf0:	ed93 7a00 	vldr	s14, [r3]
 8005cf4:	4b76      	ldr	r3, [pc, #472]	; (8005ed0 <imu_attitude_update+0x250>)
 8005cf6:	edd3 7a00 	vldr	s15, [r3]
 8005cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cfe:	edc7 7a04 	vstr	s15, [r7, #16]
	float q1q3 = q1 * q3;
 8005d02:	4b72      	ldr	r3, [pc, #456]	; (8005ecc <imu_attitude_update+0x24c>)
 8005d04:	ed93 7a00 	vldr	s14, [r3]
 8005d08:	4b72      	ldr	r3, [pc, #456]	; (8005ed4 <imu_attitude_update+0x254>)
 8005d0a:	edd3 7a00 	vldr	s15, [r3]
 8005d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d12:	edc7 7a03 	vstr	s15, [r7, #12]
	float q2q2 = q2 * q2;
 8005d16:	4b6e      	ldr	r3, [pc, #440]	; (8005ed0 <imu_attitude_update+0x250>)
 8005d18:	ed93 7a00 	vldr	s14, [r3]
 8005d1c:	4b6c      	ldr	r3, [pc, #432]	; (8005ed0 <imu_attitude_update+0x250>)
 8005d1e:	edd3 7a00 	vldr	s15, [r3]
 8005d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d26:	edc7 7a02 	vstr	s15, [r7, #8]
	float q2q3 = q2 * q3;
 8005d2a:	4b69      	ldr	r3, [pc, #420]	; (8005ed0 <imu_attitude_update+0x250>)
 8005d2c:	ed93 7a00 	vldr	s14, [r3]
 8005d30:	4b68      	ldr	r3, [pc, #416]	; (8005ed4 <imu_attitude_update+0x254>)
 8005d32:	edd3 7a00 	vldr	s15, [r3]
 8005d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3a:	edc7 7a01 	vstr	s15, [r7, #4]
	float q3q3 = q3 * q3;
 8005d3e:	4b65      	ldr	r3, [pc, #404]	; (8005ed4 <imu_attitude_update+0x254>)
 8005d40:	ed93 7a00 	vldr	s14, [r3]
 8005d44:	4b63      	ldr	r3, [pc, #396]	; (8005ed4 <imu_attitude_update+0x254>)
 8005d46:	edd3 7a00 	vldr	s15, [r3]
 8005d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d4e:	edc7 7a00 	vstr	s15, [r7]

	imu.rol = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8005d52:	ed97 7a01 	vldr	s14, [r7, #4]
 8005d56:	edd7 7a08 	vldr	s15, [r7, #32]
 8005d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d5e:	ee17 0a90 	vmov	r0, s15
 8005d62:	f7fa fc01 	bl	8000568 <__aeabi_f2d>
 8005d66:	4602      	mov	r2, r0
 8005d68:	460b      	mov	r3, r1
 8005d6a:	f7fa fa9f 	bl	80002ac <__adddf3>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	460c      	mov	r4, r1
 8005d72:	ec44 3b18 	vmov	d8, r3, r4
 8005d76:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005d7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005d7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d82:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d8a:	edd7 7a00 	vldr	s15, [r7]
 8005d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d92:	ee17 0a90 	vmov	r0, s15
 8005d96:	f7fa fbe7 	bl	8000568 <__aeabi_f2d>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	ec44 3b11 	vmov	d1, r3, r4
 8005da2:	eeb0 0a48 	vmov.f32	s0, s16
 8005da6:	eef0 0a68 	vmov.f32	s1, s17
 8005daa:	f005 fae5 	bl	800b378 <atan2>
 8005dae:	ec51 0b10 	vmov	r0, r1, d0
 8005db2:	a343      	add	r3, pc, #268	; (adr r3, 8005ec0 <imu_attitude_update+0x240>)
 8005db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db8:	f7fa fc2e 	bl	8000618 <__aeabi_dmul>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	f7fa ff00 	bl	8000bc8 <__aeabi_d2f>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eef1 7a67 	vneg.f32	s15, s15
 8005dd2:	4b41      	ldr	r3, [pc, #260]	; (8005ed8 <imu_attitude_update+0x258>)
 8005dd4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	imu.pit = (asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8005dd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ddc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005de0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005de4:	ee17 0a90 	vmov	r0, s15
 8005de8:	f7fa fbbe 	bl	8000568 <__aeabi_f2d>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	f7fa fa5c 	bl	80002ac <__adddf3>
 8005df4:	4603      	mov	r3, r0
 8005df6:	460c      	mov	r4, r1
 8005df8:	ec44 3b17 	vmov	d7, r3, r4
 8005dfc:	eeb0 0a47 	vmov.f32	s0, s14
 8005e00:	eef0 0a67 	vmov.f32	s1, s15
 8005e04:	f005 fa60 	bl	800b2c8 <asin>
 8005e08:	ec51 0b10 	vmov	r0, r1, d0
 8005e0c:	a32c      	add	r3, pc, #176	; (adr r3, 8005ec0 <imu_attitude_update+0x240>)
 8005e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e12:	f7fa fc01 	bl	8000618 <__aeabi_dmul>
 8005e16:	4603      	mov	r3, r0
 8005e18:	460c      	mov	r4, r1
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	f7fa fed3 	bl	8000bc8 <__aeabi_d2f>
 8005e22:	4603      	mov	r3, r0
 8005e24:	ee07 3a90 	vmov	s15, r3
 8005e28:	eef1 7a67 	vneg.f32	s15, s15
 8005e2c:	4b2a      	ldr	r3, [pc, #168]	; (8005ed8 <imu_attitude_update+0x258>)
 8005e2e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	imu.yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8005e32:	ed97 7a04 	vldr	s14, [r7, #16]
 8005e36:	edd7 7a06 	vldr	s15, [r7, #24]
 8005e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e3e:	ee17 0a90 	vmov	r0, s15
 8005e42:	f7fa fb91 	bl	8000568 <__aeabi_f2d>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	f7fa fa2f 	bl	80002ac <__adddf3>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	460c      	mov	r4, r1
 8005e52:	ec44 3b18 	vmov	d8, r3, r4
 8005e56:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005e5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005e5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e62:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005e6a:	edd7 7a00 	vldr	s15, [r7]
 8005e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e72:	ee17 0a90 	vmov	r0, s15
 8005e76:	f7fa fb77 	bl	8000568 <__aeabi_f2d>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	460c      	mov	r4, r1
 8005e7e:	ec44 3b11 	vmov	d1, r3, r4
 8005e82:	eeb0 0a48 	vmov.f32	s0, s16
 8005e86:	eef0 0a68 	vmov.f32	s1, s17
 8005e8a:	f005 fa75 	bl	800b378 <atan2>
 8005e8e:	ec51 0b10 	vmov	r0, r1, d0
 8005e92:	a30b      	add	r3, pc, #44	; (adr r3, 8005ec0 <imu_attitude_update+0x240>)
 8005e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e98:	f7fa fbbe 	bl	8000618 <__aeabi_dmul>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	f7fa fe90 	bl	8000bc8 <__aeabi_d2f>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	4b0b      	ldr	r3, [pc, #44]	; (8005ed8 <imu_attitude_update+0x258>)
 8005eac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005eae:	bf00      	nop
 8005eb0:	372c      	adds	r7, #44	; 0x2c
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	ecbd 8b02 	vpop	{d8}
 8005eb8:	bd90      	pop	{r4, r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	f3af 8000 	nop.w
 8005ec0:	1a63c1f8 	.word	0x1a63c1f8
 8005ec4:	404ca5dc 	.word	0x404ca5dc
 8005ec8:	20000008 	.word	0x20000008
 8005ecc:	20000210 	.word	0x20000210
 8005ed0:	20000214 	.word	0x20000214
 8005ed4:	20000218 	.word	0x20000218
 8005ed8:	20000244 	.word	0x20000244

08005edc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8005ee0:	4b17      	ldr	r3, [pc, #92]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005ee2:	4a18      	ldr	r2, [pc, #96]	; (8005f44 <MX_CAN1_Init+0x68>)
 8005ee4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8005ee6:	4b16      	ldr	r3, [pc, #88]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005ee8:	2207      	movs	r2, #7
 8005eea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005eec:	4b14      	ldr	r3, [pc, #80]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005ef2:	4b13      	ldr	r3, [pc, #76]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8005ef8:	4b11      	ldr	r3, [pc, #68]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005efa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005efe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8005f00:	4b0f      	ldr	r3, [pc, #60]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f02:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005f06:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005f08:	4b0d      	ldr	r3, [pc, #52]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8005f0e:	4b0c      	ldr	r3, [pc, #48]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8005f14:	4b0a      	ldr	r3, [pc, #40]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005f20:	4b07      	ldr	r3, [pc, #28]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8005f26:	4b06      	ldr	r3, [pc, #24]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f28:	2201      	movs	r2, #1
 8005f2a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005f2c:	4804      	ldr	r0, [pc, #16]	; (8005f40 <MX_CAN1_Init+0x64>)
 8005f2e:	f7fb f8af 	bl	8001090 <HAL_CAN_Init>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005f38:	f001 fc50 	bl	80077dc <Error_Handler>
  }

}
 8005f3c:	bf00      	nop
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	20000318 	.word	0x20000318
 8005f44:	40006400 	.word	0x40006400

08005f48 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8005f4c:	4b17      	ldr	r3, [pc, #92]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f4e:	4a18      	ldr	r2, [pc, #96]	; (8005fb0 <MX_CAN2_Init+0x68>)
 8005f50:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
 8005f52:	4b16      	ldr	r3, [pc, #88]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f54:	2207      	movs	r2, #7
 8005f56:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8005f58:	4b14      	ldr	r3, [pc, #80]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005f5e:	4b13      	ldr	r3, [pc, #76]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8005f64:	4b11      	ldr	r3, [pc, #68]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f6a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8005f6c:	4b0f      	ldr	r3, [pc, #60]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f6e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005f72:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8005f74:	4b0d      	ldr	r3, [pc, #52]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f76:	2200      	movs	r2, #0
 8005f78:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8005f7a:	4b0c      	ldr	r3, [pc, #48]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8005f80:	4b0a      	ldr	r3, [pc, #40]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8005f86:	4b09      	ldr	r3, [pc, #36]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8005f8c:	4b07      	ldr	r3, [pc, #28]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8005f92:	4b06      	ldr	r3, [pc, #24]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f94:	2201      	movs	r2, #1
 8005f96:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8005f98:	4804      	ldr	r0, [pc, #16]	; (8005fac <MX_CAN2_Init+0x64>)
 8005f9a:	f7fb f879 	bl	8001090 <HAL_CAN_Init>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8005fa4:	f001 fc1a 	bl	80077dc <Error_Handler>
  }

}
 8005fa8:	bf00      	nop
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	200002f0 	.word	0x200002f0
 8005fb0:	40006800 	.word	0x40006800

08005fb4 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b08c      	sub	sp, #48	; 0x30
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fbc:	f107 031c 	add.w	r3, r7, #28
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	605a      	str	r2, [r3, #4]
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
 8005fca:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a52      	ldr	r2, [pc, #328]	; (800611c <HAL_CAN_MspInit+0x168>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d145      	bne.n	8006062 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8005fd6:	4b52      	ldr	r3, [pc, #328]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	4a50      	ldr	r2, [pc, #320]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 8005fde:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8005fe0:	4b4f      	ldr	r3, [pc, #316]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d10d      	bne.n	8006004 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8005fe8:	2300      	movs	r3, #0
 8005fea:	61bb      	str	r3, [r7, #24]
 8005fec:	4b4d      	ldr	r3, [pc, #308]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8005fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff0:	4a4c      	ldr	r2, [pc, #304]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8005ff2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005ff6:	6413      	str	r3, [r2, #64]	; 0x40
 8005ff8:	4b4a      	ldr	r3, [pc, #296]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8005ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006000:	61bb      	str	r3, [r7, #24]
 8006002:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006004:	2300      	movs	r3, #0
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	4b46      	ldr	r3, [pc, #280]	; (8006124 <HAL_CAN_MspInit+0x170>)
 800600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600c:	4a45      	ldr	r2, [pc, #276]	; (8006124 <HAL_CAN_MspInit+0x170>)
 800600e:	f043 0308 	orr.w	r3, r3, #8
 8006012:	6313      	str	r3, [r2, #48]	; 0x30
 8006014:	4b43      	ldr	r3, [pc, #268]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8006016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006018:	f003 0308 	and.w	r3, r3, #8
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration    
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006020:	2303      	movs	r3, #3
 8006022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006024:	2302      	movs	r3, #2
 8006026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006028:	2300      	movs	r3, #0
 800602a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800602c:	2303      	movs	r3, #3
 800602e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8006030:	2309      	movs	r3, #9
 8006032:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006034:	f107 031c 	add.w	r3, r7, #28
 8006038:	4619      	mov	r1, r3
 800603a:	483b      	ldr	r0, [pc, #236]	; (8006128 <HAL_CAN_MspInit+0x174>)
 800603c:	f7fb ffba 	bl	8001fb4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8006040:	2200      	movs	r2, #0
 8006042:	2100      	movs	r1, #0
 8006044:	2014      	movs	r0, #20
 8006046:	f7fb ff5c 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800604a:	2014      	movs	r0, #20
 800604c:	f7fb ff75 	bl	8001f3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8006050:	2200      	movs	r2, #0
 8006052:	2100      	movs	r1, #0
 8006054:	2015      	movs	r0, #21
 8006056:	f7fb ff54 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800605a:	2015      	movs	r0, #21
 800605c:	f7fb ff6d 	bl	8001f3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8006060:	e058      	b.n	8006114 <HAL_CAN_MspInit+0x160>
  else if(canHandle->Instance==CAN2)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a31      	ldr	r2, [pc, #196]	; (800612c <HAL_CAN_MspInit+0x178>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d153      	bne.n	8006114 <HAL_CAN_MspInit+0x160>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800606c:	2300      	movs	r3, #0
 800606e:	613b      	str	r3, [r7, #16]
 8006070:	4b2c      	ldr	r3, [pc, #176]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8006072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006074:	4a2b      	ldr	r2, [pc, #172]	; (8006124 <HAL_CAN_MspInit+0x170>)
 8006076:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800607a:	6413      	str	r3, [r2, #64]	; 0x40
 800607c:	4b29      	ldr	r3, [pc, #164]	; (8006124 <HAL_CAN_MspInit+0x170>)
 800607e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006080:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006084:	613b      	str	r3, [r7, #16]
 8006086:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8006088:	4b25      	ldr	r3, [pc, #148]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3301      	adds	r3, #1
 800608e:	4a24      	ldr	r2, [pc, #144]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 8006090:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8006092:	4b23      	ldr	r3, [pc, #140]	; (8006120 <HAL_CAN_MspInit+0x16c>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d10d      	bne.n	80060b6 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	4b21      	ldr	r3, [pc, #132]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	4a20      	ldr	r2, [pc, #128]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80060a8:	6413      	str	r3, [r2, #64]	; 0x40
 80060aa:	4b1e      	ldr	r3, [pc, #120]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060b6:	2300      	movs	r3, #0
 80060b8:	60bb      	str	r3, [r7, #8]
 80060ba:	4b1a      	ldr	r3, [pc, #104]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	4a19      	ldr	r2, [pc, #100]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060c0:	f043 0302 	orr.w	r3, r3, #2
 80060c4:	6313      	str	r3, [r2, #48]	; 0x30
 80060c6:	4b17      	ldr	r3, [pc, #92]	; (8006124 <HAL_CAN_MspInit+0x170>)
 80060c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ca:	f003 0302 	and.w	r3, r3, #2
 80060ce:	60bb      	str	r3, [r7, #8]
 80060d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80060d2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80060d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d8:	2302      	movs	r3, #2
 80060da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060dc:	2300      	movs	r3, #0
 80060de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060e0:	2303      	movs	r3, #3
 80060e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80060e4:	2309      	movs	r3, #9
 80060e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060e8:	f107 031c 	add.w	r3, r7, #28
 80060ec:	4619      	mov	r1, r3
 80060ee:	4810      	ldr	r0, [pc, #64]	; (8006130 <HAL_CAN_MspInit+0x17c>)
 80060f0:	f7fb ff60 	bl	8001fb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 80060f4:	2200      	movs	r2, #0
 80060f6:	2100      	movs	r1, #0
 80060f8:	2040      	movs	r0, #64	; 0x40
 80060fa:	f7fb ff02 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80060fe:	2040      	movs	r0, #64	; 0x40
 8006100:	f7fb ff1b 	bl	8001f3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8006104:	2200      	movs	r2, #0
 8006106:	2100      	movs	r1, #0
 8006108:	2041      	movs	r0, #65	; 0x41
 800610a:	f7fb fefa 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800610e:	2041      	movs	r0, #65	; 0x41
 8006110:	f7fb ff13 	bl	8001f3a <HAL_NVIC_EnableIRQ>
}
 8006114:	bf00      	nop
 8006116:	3730      	adds	r7, #48	; 0x30
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	40006400 	.word	0x40006400
 8006120:	20000278 	.word	0x20000278
 8006124:	40023800 	.word	0x40023800
 8006128:	40020c00 	.word	0x40020c00
 800612c:	40006800 	.word	0x40006800
 8006130:	40020400 	.word	0x40020400

08006134 <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	; 0x28
 8006138:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 800613a:	2300      	movs	r3, #0
 800613c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800613e:	2300      	movs	r3, #0
 8006140:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8006142:	2301      	movs	r3, #1
 8006144:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8006146:	2300      	movs	r3, #0
 8006148:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800614a:	2300      	movs	r3, #0
 800614c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800614e:	2300      	movs	r3, #0
 8006150:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8006156:	2300      	movs	r3, #0
 8006158:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800615a:	2301      	movs	r3, #1
 800615c:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 800615e:	2300      	movs	r3, #0
 8006160:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8006162:	463b      	mov	r3, r7
 8006164:	4619      	mov	r1, r3
 8006166:	4808      	ldr	r0, [pc, #32]	; (8006188 <initCanFilter+0x54>)
 8006168:	f7fb f88e 	bl	8001288 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
 800616c:	2300      	movs	r3, #0
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 8006170:	2300      	movs	r3, #0
 8006172:	617b      	str	r3, [r7, #20]

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8006174:	463b      	mov	r3, r7
 8006176:	4619      	mov	r1, r3
 8006178:	4804      	ldr	r0, [pc, #16]	; (800618c <initCanFilter+0x58>)
 800617a:	f7fb f885 	bl	8001288 <HAL_CAN_ConfigFilter>
}
 800617e:	bf00      	nop
 8006180:	3728      	adds	r7, #40	; 0x28
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	20000318 	.word	0x20000318
 800618c:	200002f0 	.word	0x200002f0

08006190 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b08e      	sub	sp, #56	; 0x38
 8006194:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006196:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800619a:	2200      	movs	r2, #0
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	605a      	str	r2, [r3, #4]
 80061a0:	609a      	str	r2, [r3, #8]
 80061a2:	60da      	str	r2, [r3, #12]
 80061a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80061a6:	2300      	movs	r3, #0
 80061a8:	623b      	str	r3, [r7, #32]
 80061aa:	4b71      	ldr	r3, [pc, #452]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ae:	4a70      	ldr	r2, [pc, #448]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061b0:	f043 0310 	orr.w	r3, r3, #16
 80061b4:	6313      	str	r3, [r2, #48]	; 0x30
 80061b6:	4b6e      	ldr	r3, [pc, #440]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ba:	f003 0310 	and.w	r3, r3, #16
 80061be:	623b      	str	r3, [r7, #32]
 80061c0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80061c2:	2300      	movs	r3, #0
 80061c4:	61fb      	str	r3, [r7, #28]
 80061c6:	4b6a      	ldr	r3, [pc, #424]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ca:	4a69      	ldr	r2, [pc, #420]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061d0:	6313      	str	r3, [r2, #48]	; 0x30
 80061d2:	4b67      	ldr	r3, [pc, #412]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061da:	61fb      	str	r3, [r7, #28]
 80061dc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80061de:	2300      	movs	r3, #0
 80061e0:	61bb      	str	r3, [r7, #24]
 80061e2:	4b63      	ldr	r3, [pc, #396]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e6:	4a62      	ldr	r2, [pc, #392]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	6313      	str	r3, [r2, #48]	; 0x30
 80061ee:	4b60      	ldr	r3, [pc, #384]	; (8006370 <MX_GPIO_Init+0x1e0>)
 80061f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	61bb      	str	r3, [r7, #24]
 80061f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80061fa:	2300      	movs	r3, #0
 80061fc:	617b      	str	r3, [r7, #20]
 80061fe:	4b5c      	ldr	r3, [pc, #368]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006202:	4a5b      	ldr	r2, [pc, #364]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006204:	f043 0302 	orr.w	r3, r3, #2
 8006208:	6313      	str	r3, [r2, #48]	; 0x30
 800620a:	4b59      	ldr	r3, [pc, #356]	; (8006370 <MX_GPIO_Init+0x1e0>)
 800620c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800620e:	f003 0302 	and.w	r3, r3, #2
 8006212:	617b      	str	r3, [r7, #20]
 8006214:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006216:	2300      	movs	r3, #0
 8006218:	613b      	str	r3, [r7, #16]
 800621a:	4b55      	ldr	r3, [pc, #340]	; (8006370 <MX_GPIO_Init+0x1e0>)
 800621c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621e:	4a54      	ldr	r2, [pc, #336]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006220:	f043 0308 	orr.w	r3, r3, #8
 8006224:	6313      	str	r3, [r2, #48]	; 0x30
 8006226:	4b52      	ldr	r3, [pc, #328]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800622a:	f003 0308 	and.w	r3, r3, #8
 800622e:	613b      	str	r3, [r7, #16]
 8006230:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006232:	2300      	movs	r3, #0
 8006234:	60fb      	str	r3, [r7, #12]
 8006236:	4b4e      	ldr	r3, [pc, #312]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623a:	4a4d      	ldr	r2, [pc, #308]	; (8006370 <MX_GPIO_Init+0x1e0>)
 800623c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006240:	6313      	str	r3, [r2, #48]	; 0x30
 8006242:	4b4b      	ldr	r3, [pc, #300]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800624e:	2300      	movs	r3, #0
 8006250:	60bb      	str	r3, [r7, #8]
 8006252:	4b47      	ldr	r3, [pc, #284]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006256:	4a46      	ldr	r2, [pc, #280]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800625c:	6313      	str	r3, [r2, #48]	; 0x30
 800625e:	4b44      	ldr	r3, [pc, #272]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006266:	60bb      	str	r3, [r7, #8]
 8006268:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800626a:	2300      	movs	r3, #0
 800626c:	607b      	str	r3, [r7, #4]
 800626e:	4b40      	ldr	r3, [pc, #256]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006272:	4a3f      	ldr	r2, [pc, #252]	; (8006370 <MX_GPIO_Init+0x1e0>)
 8006274:	f043 0320 	orr.w	r3, r3, #32
 8006278:	6313      	str	r3, [r2, #48]	; 0x30
 800627a:	4b3d      	ldr	r3, [pc, #244]	; (8006370 <MX_GPIO_Init+0x1e0>)
 800627c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800627e:	f003 0320 	and.w	r3, r3, #32
 8006282:	607b      	str	r3, [r7, #4]
 8006284:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8006286:	2200      	movs	r2, #0
 8006288:	2101      	movs	r1, #1
 800628a:	483a      	ldr	r0, [pc, #232]	; (8006374 <MX_GPIO_Init+0x1e4>)
 800628c:	f7fc f854 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 8006290:	2200      	movs	r2, #0
 8006292:	213c      	movs	r1, #60	; 0x3c
 8006294:	4838      	ldr	r0, [pc, #224]	; (8006378 <MX_GPIO_Init+0x1e8>)
 8006296:	f7fc f84f 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 800629a:	2200      	movs	r2, #0
 800629c:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 80062a0:	4836      	ldr	r0, [pc, #216]	; (800637c <MX_GPIO_Init+0x1ec>)
 80062a2:	f7fc f849 	bl	8002338 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 80062a6:	2200      	movs	r2, #0
 80062a8:	f244 0140 	movw	r1, #16448	; 0x4040
 80062ac:	4834      	ldr	r0, [pc, #208]	; (8006380 <MX_GPIO_Init+0x1f0>)
 80062ae:	f7fc f843 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80062b2:	2200      	movs	r2, #0
 80062b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80062b8:	4832      	ldr	r0, [pc, #200]	; (8006384 <MX_GPIO_Init+0x1f4>)
 80062ba:	f7fc f83d 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80062be:	2301      	movs	r3, #1
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062c2:	2301      	movs	r3, #1
 80062c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062ca:	2300      	movs	r3, #0
 80062cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80062ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062d2:	4619      	mov	r1, r3
 80062d4:	4827      	ldr	r0, [pc, #156]	; (8006374 <MX_GPIO_Init+0x1e4>)
 80062d6:	f7fb fe6d 	bl	8001fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 80062da:	233c      	movs	r3, #60	; 0x3c
 80062dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062de:	2301      	movs	r3, #1
 80062e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062e2:	2300      	movs	r3, #0
 80062e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062e6:	2300      	movs	r3, #0
 80062e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80062ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80062ee:	4619      	mov	r1, r3
 80062f0:	4821      	ldr	r0, [pc, #132]	; (8006378 <MX_GPIO_Init+0x1e8>)
 80062f2:	f7fb fe5f 	bl	8001fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG8 PG7 PG6 PG5 
                           PG4 PG3 PG2 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 80062f6:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 80062fa:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062fc:	2301      	movs	r3, #1
 80062fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006300:	2300      	movs	r3, #0
 8006302:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006304:	2300      	movs	r3, #0
 8006306:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800630c:	4619      	mov	r1, r3
 800630e:	481b      	ldr	r0, [pc, #108]	; (800637c <MX_GPIO_Init+0x1ec>)
 8006310:	f7fb fe50 	bl	8001fb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 8006314:	f244 0340 	movw	r3, #16448	; 0x4040
 8006318:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800631a:	2301      	movs	r3, #1
 800631c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800631e:	2300      	movs	r3, #0
 8006320:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006322:	2300      	movs	r3, #0
 8006324:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800632a:	4619      	mov	r1, r3
 800632c:	4814      	ldr	r0, [pc, #80]	; (8006380 <MX_GPIO_Init+0x1f0>)
 800632e:	f7fb fe41 	bl	8001fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006332:	2304      	movs	r3, #4
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006336:	2300      	movs	r3, #0
 8006338:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800633a:	2300      	movs	r3, #0
 800633c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800633e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006342:	4619      	mov	r1, r3
 8006344:	4810      	ldr	r0, [pc, #64]	; (8006388 <MX_GPIO_Init+0x1f8>)
 8006346:	f7fb fe35 	bl	8001fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 800634a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800634e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006350:	2301      	movs	r3, #1
 8006352:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006354:	2300      	movs	r3, #0
 8006356:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006358:	2300      	movs	r3, #0
 800635a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 800635c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006360:	4619      	mov	r1, r3
 8006362:	4808      	ldr	r0, [pc, #32]	; (8006384 <MX_GPIO_Init+0x1f4>)
 8006364:	f7fb fe26 	bl	8001fb4 <HAL_GPIO_Init>

}
 8006368:	bf00      	nop
 800636a:	3738      	adds	r7, #56	; 0x38
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40023800 	.word	0x40023800
 8006374:	40022000 	.word	0x40022000
 8006378:	40021c00 	.word	0x40021c00
 800637c:	40021800 	.word	0x40021800
 8006380:	40021400 	.word	0x40021400
 8006384:	40021000 	.word	0x40021000
 8006388:	40020400 	.word	0x40020400

0800638c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	4603      	mov	r3, r0
 8006394:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8006396:	1df9      	adds	r1, r7, #7
 8006398:	2301      	movs	r3, #1
 800639a:	2201      	movs	r2, #1
 800639c:	4803      	ldr	r0, [pc, #12]	; (80063ac <__io_putchar+0x20>)
 800639e:	f7fd fcd6 	bl	8003d4e <HAL_UART_Transmit>
}
 80063a2:	bf00      	nop
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200006ec 	.word	0x200006ec

080063b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80063b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af04      	add	r7, sp, #16
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80063b8:	f7fa fdd6 	bl	8000f68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80063bc:	f000 f93c 	bl	8006638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80063c0:	f7ff fee6 	bl	8006190 <MX_GPIO_Init>
  MX_CAN1_Init();
 80063c4:	f7ff fd8a 	bl	8005edc <MX_CAN1_Init>
  MX_CAN2_Init();
 80063c8:	f7ff fdbe 	bl	8005f48 <MX_CAN2_Init>
  MX_SPI5_Init();
 80063cc:	f001 fd82 	bl	8007ed4 <MX_SPI5_Init>
  MX_TIM1_Init();
 80063d0:	f001 ff6a 	bl	80082a8 <MX_TIM1_Init>
  MX_TIM6_Init();
 80063d4:	f001 ffe4 	bl	80083a0 <MX_TIM6_Init>
  MX_TIM12_Init();
 80063d8:	f002 f814 	bl	8008404 <MX_TIM12_Init>
  MX_UART7_Init();
 80063dc:	f002 f932 	bl	8008644 <MX_UART7_Init>
  MX_UART8_Init();
 80063e0:	f002 f95a 	bl	8008698 <MX_UART8_Init>
  MX_USART1_UART_Init();
 80063e4:	f002 f982 	bl	80086ec <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80063e8:	f002 f9aa 	bl	8008740 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 80063ec:	2200      	movs	r2, #0
 80063ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80063f2:	4873      	ldr	r0, [pc, #460]	; (80065c0 <main+0x210>)
 80063f4:	f7fb ffa0 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, 1);
 80063f8:	2201      	movs	r2, #1
 80063fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80063fe:	4871      	ldr	r0, [pc, #452]	; (80065c4 <main+0x214>)
 8006400:	f7fb ff9a 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, 1);
 8006404:	2201      	movs	r2, #1
 8006406:	2102      	movs	r1, #2
 8006408:	486f      	ldr	r0, [pc, #444]	; (80065c8 <main+0x218>)
 800640a:	f7fb ff95 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 800640e:	2201      	movs	r2, #1
 8006410:	2104      	movs	r1, #4
 8006412:	486d      	ldr	r0, [pc, #436]	; (80065c8 <main+0x218>)
 8006414:	f7fb ff90 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8006418:	2201      	movs	r2, #1
 800641a:	2108      	movs	r1, #8
 800641c:	486a      	ldr	r0, [pc, #424]	; (80065c8 <main+0x218>)
 800641e:	f7fb ff8b 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, 1);
 8006422:	2201      	movs	r2, #1
 8006424:	2110      	movs	r1, #16
 8006426:	4868      	ldr	r0, [pc, #416]	; (80065c8 <main+0x218>)
 8006428:	f7fb ff86 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, 1);
 800642c:	2201      	movs	r2, #1
 800642e:	2120      	movs	r1, #32
 8006430:	4865      	ldr	r0, [pc, #404]	; (80065c8 <main+0x218>)
 8006432:	f7fb ff81 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, 1);
 8006436:	2201      	movs	r2, #1
 8006438:	2140      	movs	r1, #64	; 0x40
 800643a:	4863      	ldr	r0, [pc, #396]	; (80065c8 <main+0x218>)
 800643c:	f7fb ff7c 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, 1);
 8006440:	2201      	movs	r2, #1
 8006442:	2180      	movs	r1, #128	; 0x80
 8006444:	4860      	ldr	r0, [pc, #384]	; (80065c8 <main+0x218>)
 8006446:	f7fb ff77 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, 1);
 800644a:	2201      	movs	r2, #1
 800644c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006450:	485d      	ldr	r0, [pc, #372]	; (80065c8 <main+0x218>)
 8006452:	f7fb ff71 	bl	8002338 <HAL_GPIO_WritePin>

  mpu_device_init();
 8006456:	f7fe fd07 	bl	8004e68 <mpu_device_init>
  mpu_offset_call();
 800645a:	f7fe fd69 	bl	8004f30 <mpu_offset_call>
  init_quaternion();
 800645e:	f7fe fe41 	bl	80050e4 <init_quaternion>


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // friction wheel
 8006462:	2100      	movs	r1, #0
 8006464:	4859      	ldr	r0, [pc, #356]	; (80065cc <main+0x21c>)
 8006466:	f7fc fed1 	bl	800320c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800646a:	210c      	movs	r1, #12
 800646c:	4857      	ldr	r0, [pc, #348]	; (80065cc <main+0x21c>)
 800646e:	f7fc fecd 	bl	800320c <HAL_TIM_PWM_Start>
  initFriction();
 8006472:	f000 fe01 	bl	8007078 <initFriction>
  initPID();
 8006476:	f000 fd81 	bl	8006f7c <initPID>
  initLoadPID();
 800647a:	f000 fe41 	bl	8007100 <initLoadPID>
  initCanFilter();
 800647e:	f7ff fe59 	bl	8006134 <initCanFilter>
  initMecanum();
 8006482:	f000 fdd9 	bl	8007038 <initMecanum>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 8006486:	2212      	movs	r2, #18
 8006488:	4951      	ldr	r1, [pc, #324]	; (80065d0 <main+0x220>)
 800648a:	4852      	ldr	r0, [pc, #328]	; (80065d4 <main+0x224>)
 800648c:	f7fd fcf8 	bl	8003e80 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8006490:	4851      	ldr	r0, [pc, #324]	; (80065d8 <main+0x228>)
 8006492:	f7fc fe6c 	bl	800316e <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8006496:	4b51      	ldr	r3, [pc, #324]	; (80065dc <main+0x22c>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	2100      	movs	r1, #0
 800649e:	4618      	mov	r0, r3
 80064a0:	f002 ffb2 	bl	8009408 <setbuf>
  HAL_CAN_Start(&hcan1);
 80064a4:	484e      	ldr	r0, [pc, #312]	; (80065e0 <main+0x230>)
 80064a6:	f7fa ffcf 	bl	8001448 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80064aa:	484e      	ldr	r0, [pc, #312]	; (80065e4 <main+0x234>)
 80064ac:	f7fa ffcc 	bl	8001448 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80064b0:	2102      	movs	r1, #2
 80064b2:	484b      	ldr	r0, [pc, #300]	; (80065e0 <main+0x230>)
 80064b4:	f7fb f9fa 	bl	80018ac <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80064b8:	2102      	movs	r1, #2
 80064ba:	484a      	ldr	r0, [pc, #296]	; (80065e4 <main+0x234>)
 80064bc:	f7fb f9f6 	bl	80018ac <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 80064c0:	2201      	movs	r2, #1
 80064c2:	2104      	movs	r1, #4
 80064c4:	4848      	ldr	r0, [pc, #288]	; (80065e8 <main+0x238>)
 80064c6:	f7fb ff37 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 80064ca:	2201      	movs	r2, #1
 80064cc:	2108      	movs	r1, #8
 80064ce:	4846      	ldr	r0, [pc, #280]	; (80065e8 <main+0x238>)
 80064d0:	f7fb ff32 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 80064d4:	2201      	movs	r2, #1
 80064d6:	2110      	movs	r1, #16
 80064d8:	4843      	ldr	r0, [pc, #268]	; (80065e8 <main+0x238>)
 80064da:	f7fb ff2d 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 80064de:	2201      	movs	r2, #1
 80064e0:	2120      	movs	r1, #32
 80064e2:	4841      	ldr	r0, [pc, #260]	; (80065e8 <main+0x238>)
 80064e4:	f7fb ff28 	bl	8002338 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 80064e8:	2201      	movs	r2, #1
 80064ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80064ee:	4834      	ldr	r0, [pc, #208]	; (80065c0 <main+0x210>)
 80064f0:	f7fb ff22 	bl	8002338 <HAL_GPIO_WritePin>

  IMU_pich_set=imu.pit;
 80064f4:	4b3d      	ldr	r3, [pc, #244]	; (80065ec <main+0x23c>)
 80064f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f8:	4a3d      	ldr	r2, [pc, #244]	; (80065f0 <main+0x240>)
 80064fa:	6013      	str	r3, [r2, #0]
  IMU_yaw_set=imu.yaw;
 80064fc:	4b3b      	ldr	r3, [pc, #236]	; (80065ec <main+0x23c>)
 80064fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006500:	4a3c      	ldr	r2, [pc, #240]	; (80065f4 <main+0x244>)
 8006502:	6013      	str	r3, [r2, #0]
  IMU_rol_set=imu.rol;
 8006504:	4b39      	ldr	r3, [pc, #228]	; (80065ec <main+0x23c>)
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	4a3b      	ldr	r2, [pc, #236]	; (80065f8 <main+0x248>)
 800650a:	6013      	str	r3, [r2, #0]
  PC_mouse_x=0;
 800650c:	4b3b      	ldr	r3, [pc, #236]	; (80065fc <main+0x24c>)
 800650e:	2200      	movs	r2, #0
 8006510:	601a      	str	r2, [r3, #0]
  PC_mouse_y=0;
 8006512:	4b3b      	ldr	r3, [pc, #236]	; (8006600 <main+0x250>)
 8006514:	2200      	movs	r2, #0
 8006516:	601a      	str	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1){
 8006518:	2104      	movs	r1, #4
 800651a:	483a      	ldr	r0, [pc, #232]	; (8006604 <main+0x254>)
 800651c:	f7fb fef4 	bl	8002308 <HAL_GPIO_ReadPin>
 8006520:	4603      	mov	r3, r0
 8006522:	2b01      	cmp	r3, #1
 8006524:	d10b      	bne.n	800653e <main+0x18e>
		  IMU_pich_set=imu.pit;
 8006526:	4b31      	ldr	r3, [pc, #196]	; (80065ec <main+0x23c>)
 8006528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652a:	4a31      	ldr	r2, [pc, #196]	; (80065f0 <main+0x240>)
 800652c:	6013      	str	r3, [r2, #0]
		  IMU_yaw_set=imu.yaw;
 800652e:	4b2f      	ldr	r3, [pc, #188]	; (80065ec <main+0x23c>)
 8006530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006532:	4a30      	ldr	r2, [pc, #192]	; (80065f4 <main+0x244>)
 8006534:	6013      	str	r3, [r2, #0]
		  IMU_rol_set=imu.rol;
 8006536:	4b2d      	ldr	r3, [pc, #180]	; (80065ec <main+0x23c>)
 8006538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653a:	4a2f      	ldr	r2, [pc, #188]	; (80065f8 <main+0x248>)
 800653c:	6013      	str	r3, [r2, #0]
	  }

	   printf(" Roll:%8.3lf  Pitch:%8.3lf  Yaw:%8.3lf", IMU_rol, IMU_pich, IMU_yaw);
 800653e:	4b32      	ldr	r3, [pc, #200]	; (8006608 <main+0x258>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	f7fa f810 	bl	8000568 <__aeabi_f2d>
 8006548:	4680      	mov	r8, r0
 800654a:	4689      	mov	r9, r1
 800654c:	4b2f      	ldr	r3, [pc, #188]	; (800660c <main+0x25c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4618      	mov	r0, r3
 8006552:	f7fa f809 	bl	8000568 <__aeabi_f2d>
 8006556:	4604      	mov	r4, r0
 8006558:	460d      	mov	r5, r1
 800655a:	4b2d      	ldr	r3, [pc, #180]	; (8006610 <main+0x260>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4618      	mov	r0, r3
 8006560:	f7fa f802 	bl	8000568 <__aeabi_f2d>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800656c:	e9cd 4500 	strd	r4, r5, [sp]
 8006570:	4642      	mov	r2, r8
 8006572:	464b      	mov	r3, r9
 8006574:	4827      	ldr	r0, [pc, #156]	; (8006614 <main+0x264>)
 8006576:	f002 fecb 	bl	8009310 <iprintf>
	   //printf(" Roll_set:%8.3lf  Pitch_set:%8.3lf  Yaw_set:%8.3lf", IMU_rol_set, IMU_pich_set, IMU_yaw_set);
	   printf(" target_Pitch:%d target_Yaw:%d", target_pich,target_yaw);
 800657a:	4b27      	ldr	r3, [pc, #156]	; (8006618 <main+0x268>)
 800657c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006580:	4619      	mov	r1, r3
 8006582:	4b26      	ldr	r3, [pc, #152]	; (800661c <main+0x26c>)
 8006584:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006588:	461a      	mov	r2, r3
 800658a:	4825      	ldr	r0, [pc, #148]	; (8006620 <main+0x270>)
 800658c:	f002 fec0 	bl	8009310 <iprintf>
	  //printf("ch1=%d ch2=%d ch3=%d ch4=%d ch5=%d sw1=%d sw2=%d m_x=%d m_y=%d m_z=%d m_l=%d m_r=%d W=%d S=%d A=%d D=%d Q=%d E=%d Shift=%d Ctrl=%d"
	  //	 ,rc.ch1,rc.ch2,rc.ch3,rc.ch4,rc.ch5,rc.sw1,rc.sw2,rc.mouse_x, rc.mouse_y, rc.mouse_z,rc.mouse_press_l,rc.mouse_press_r
	//		 ,rc.key_W,rc.key_S,rc.key_A,rc.key_D,rc.key_Q,rc.key_E,rc.key_Shift,rc.key_Ctrl);
	  //printf("PC_mouse_x=%d PC_mouse_y=%d",PC_mouse_x,PC_mouse_y);
	  //printf("M0=%d M1=%d M2=%d M3=%d",wheelFdb[0].rpm,wheelFdb[1].rpm,wheelFdb[2].rpm,wheelFdb[3].rpm);
	  printf(" ch5=%d vw=%f cnt=%d",rc.ch5,mecanum.speed.vw,cnt_tim_omega);
 8006590:	4b24      	ldr	r3, [pc, #144]	; (8006624 <main+0x274>)
 8006592:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006596:	461c      	mov	r4, r3
 8006598:	4b23      	ldr	r3, [pc, #140]	; (8006628 <main+0x278>)
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	4618      	mov	r0, r3
 800659e:	f7f9 ffe3 	bl	8000568 <__aeabi_f2d>
 80065a2:	460a      	mov	r2, r1
 80065a4:	4601      	mov	r1, r0
 80065a6:	4b21      	ldr	r3, [pc, #132]	; (800662c <main+0x27c>)
 80065a8:	881b      	ldrh	r3, [r3, #0]
 80065aa:	9300      	str	r3, [sp, #0]
 80065ac:	4613      	mov	r3, r2
 80065ae:	460a      	mov	r2, r1
 80065b0:	4621      	mov	r1, r4
 80065b2:	481f      	ldr	r0, [pc, #124]	; (8006630 <main+0x280>)
 80065b4:	f002 feac 	bl	8009310 <iprintf>
	  //printf(" target_yaw=%d angle=%f",target_yaw,(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0));
	  printf("\r\n");
 80065b8:	481e      	ldr	r0, [pc, #120]	; (8006634 <main+0x284>)
 80065ba:	f002 ff1d 	bl	80093f8 <puts>
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1){
 80065be:	e7ab      	b.n	8006518 <main+0x168>
 80065c0:	40021000 	.word	0x40021000
 80065c4:	40021400 	.word	0x40021400
 80065c8:	40021800 	.word	0x40021800
 80065cc:	2000066c 	.word	0x2000066c
 80065d0:	20000590 	.word	0x20000590
 80065d4:	2000072c 	.word	0x2000072c
 80065d8:	2000062c 	.word	0x2000062c
 80065dc:	20000020 	.word	0x20000020
 80065e0:	20000318 	.word	0x20000318
 80065e4:	200002f0 	.word	0x200002f0
 80065e8:	40021c00 	.word	0x40021c00
 80065ec:	20000244 	.word	0x20000244
 80065f0:	20000374 	.word	0x20000374
 80065f4:	2000056c 	.word	0x2000056c
 80065f8:	20000378 	.word	0x20000378
 80065fc:	200003ac 	.word	0x200003ac
 8006600:	2000043c 	.word	0x2000043c
 8006604:	40020400 	.word	0x40020400
 8006608:	200003b4 	.word	0x200003b4
 800660c:	2000057c 	.word	0x2000057c
 8006610:	20000360 	.word	0x20000360
 8006614:	0800bef0 	.word	0x0800bef0
 8006618:	200003b0 	.word	0x200003b0
 800661c:	2000058c 	.word	0x2000058c
 8006620:	0800bf18 	.word	0x0800bf18
 8006624:	20000340 	.word	0x20000340
 8006628:	200004fc 	.word	0x200004fc
 800662c:	200004f8 	.word	0x200004f8
 8006630:	0800bf38 	.word	0x0800bf38
 8006634:	0800bf50 	.word	0x0800bf50

08006638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b094      	sub	sp, #80	; 0x50
 800663c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800663e:	f107 0320 	add.w	r3, r7, #32
 8006642:	2230      	movs	r2, #48	; 0x30
 8006644:	2100      	movs	r1, #0
 8006646:	4618      	mov	r0, r3
 8006648:	f002 f9fd 	bl	8008a46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800664c:	f107 030c 	add.w	r3, r7, #12
 8006650:	2200      	movs	r2, #0
 8006652:	601a      	str	r2, [r3, #0]
 8006654:	605a      	str	r2, [r3, #4]
 8006656:	609a      	str	r2, [r3, #8]
 8006658:	60da      	str	r2, [r3, #12]
 800665a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800665c:	2300      	movs	r3, #0
 800665e:	60bb      	str	r3, [r7, #8]
 8006660:	4b28      	ldr	r3, [pc, #160]	; (8006704 <SystemClock_Config+0xcc>)
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	4a27      	ldr	r2, [pc, #156]	; (8006704 <SystemClock_Config+0xcc>)
 8006666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800666a:	6413      	str	r3, [r2, #64]	; 0x40
 800666c:	4b25      	ldr	r3, [pc, #148]	; (8006704 <SystemClock_Config+0xcc>)
 800666e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006674:	60bb      	str	r3, [r7, #8]
 8006676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006678:	2300      	movs	r3, #0
 800667a:	607b      	str	r3, [r7, #4]
 800667c:	4b22      	ldr	r3, [pc, #136]	; (8006708 <SystemClock_Config+0xd0>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a21      	ldr	r2, [pc, #132]	; (8006708 <SystemClock_Config+0xd0>)
 8006682:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006686:	6013      	str	r3, [r2, #0]
 8006688:	4b1f      	ldr	r3, [pc, #124]	; (8006708 <SystemClock_Config+0xd0>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006690:	607b      	str	r3, [r7, #4]
 8006692:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006694:	2301      	movs	r3, #1
 8006696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006698:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800669c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800669e:	2302      	movs	r3, #2
 80066a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80066a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80066a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80066a8:	2306      	movs	r3, #6
 80066aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80066ac:	23a8      	movs	r3, #168	; 0xa8
 80066ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80066b0:	2302      	movs	r3, #2
 80066b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80066b4:	2304      	movs	r3, #4
 80066b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80066b8:	f107 0320 	add.w	r3, r7, #32
 80066bc:	4618      	mov	r0, r3
 80066be:	f7fb fe6f 	bl	80023a0 <HAL_RCC_OscConfig>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80066c8:	f001 f888 	bl	80077dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80066cc:	230f      	movs	r3, #15
 80066ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80066d0:	2302      	movs	r3, #2
 80066d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80066d4:	2300      	movs	r3, #0
 80066d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80066d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80066dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80066de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80066e4:	f107 030c 	add.w	r3, r7, #12
 80066e8:	2105      	movs	r1, #5
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7fc f89a 	bl	8002824 <HAL_RCC_ClockConfig>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d001      	beq.n	80066fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80066f6:	f001 f871 	bl	80077dc <Error_Handler>
  }
}
 80066fa:	bf00      	nop
 80066fc:	3750      	adds	r7, #80	; 0x50
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	40023800 	.word	0x40023800
 8006708:	40007000 	.word	0x40007000

0800670c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
	static long unsigned int c = 0;
	c++;
 8006714:	4b11      	ldr	r3, [pc, #68]	; (800675c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	3301      	adds	r3, #1
 800671a:	4a10      	ldr	r2, [pc, #64]	; (800675c <HAL_TIM_PeriodElapsedCallback+0x50>)
 800671c:	6013      	str	r3, [r2, #0]
	if (htim->Instance == htim6.Instance) {//500Hz
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	4b0f      	ldr	r3, [pc, #60]	; (8006760 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	429a      	cmp	r2, r3
 8006728:	d113      	bne.n	8006752 <HAL_TIM_PeriodElapsedCallback+0x46>
		timerTask();
 800672a:	f000 fd15 	bl	8007158 <timerTask>
		if(cnt_tim>20){
 800672e:	4b0d      	ldr	r3, [pc, #52]	; (8006764 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	2b14      	cmp	r3, #20
 8006734:	d907      	bls.n	8006746 <HAL_TIM_PeriodElapsedCallback+0x3a>
		HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8006736:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800673a:	480b      	ldr	r0, [pc, #44]	; (8006768 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800673c:	f7fb fe15 	bl	800236a <HAL_GPIO_TogglePin>
		cnt_tim=0;
 8006740:	4b08      	ldr	r3, [pc, #32]	; (8006764 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8006742:	2200      	movs	r2, #0
 8006744:	701a      	strb	r2, [r3, #0]
		}
		cnt_tim++;
 8006746:	4b07      	ldr	r3, [pc, #28]	; (8006764 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	3301      	adds	r3, #1
 800674c:	b2da      	uxtb	r2, r3
 800674e:	4b05      	ldr	r3, [pc, #20]	; (8006764 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8006750:	701a      	strb	r2, [r3, #0]
	}
}
 8006752:	bf00      	nop
 8006754:	3708      	adds	r7, #8
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	2000027c 	.word	0x2000027c
 8006760:	2000062c 	.word	0x2000062c
 8006764:	20000568 	.word	0x20000568
 8006768:	40021400 	.word	0x40021400

0800676c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	4b97      	ldr	r3, [pc, #604]	; (80069d8 <HAL_UART_RxCpltCallback+0x26c>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	429a      	cmp	r2, r3
 800677e:	f040 8189 	bne.w	8006a94 <HAL_UART_RxCpltCallback+0x328>
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 8006782:	2212      	movs	r2, #18
 8006784:	4995      	ldr	r1, [pc, #596]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006786:	4894      	ldr	r0, [pc, #592]	; (80069d8 <HAL_UART_RxCpltCallback+0x26c>)
 8006788:	f7fd fb7a 	bl	8003e80 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_1);
 800678c:	2102      	movs	r1, #2
 800678e:	4894      	ldr	r0, [pc, #592]	; (80069e0 <HAL_UART_RxCpltCallback+0x274>)
 8006790:	f7fb fdeb 	bl	800236a <HAL_GPIO_TogglePin>
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8006794:	4b91      	ldr	r3, [pc, #580]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006796:	785b      	ldrb	r3, [r3, #1]
 8006798:	021b      	lsls	r3, r3, #8
 800679a:	b21b      	sxth	r3, r3
 800679c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067a0:	b21a      	sxth	r2, r3
 80067a2:	4b8e      	ldr	r3, [pc, #568]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	b21b      	sxth	r3, r3
 80067a8:	4313      	orrs	r3, r2
 80067aa:	b21a      	sxth	r2, r3
 80067ac:	4b8d      	ldr	r3, [pc, #564]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067ae:	801a      	strh	r2, [r3, #0]
		rc.ch1 -= 1024;
 80067b0:	4b8c      	ldr	r3, [pc, #560]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80067bc:	b29b      	uxth	r3, r3
 80067be:	b21a      	sxth	r2, r3
 80067c0:	4b88      	ldr	r3, [pc, #544]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067c2:	801a      	strh	r2, [r3, #0]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 80067c4:	4b85      	ldr	r3, [pc, #532]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80067c6:	789b      	ldrb	r3, [r3, #2]
 80067c8:	015b      	lsls	r3, r3, #5
 80067ca:	b21b      	sxth	r3, r3
 80067cc:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80067d0:	b21a      	sxth	r2, r3
 80067d2:	4b82      	ldr	r3, [pc, #520]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80067d4:	785b      	ldrb	r3, [r3, #1]
 80067d6:	08db      	lsrs	r3, r3, #3
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	b21b      	sxth	r3, r3
 80067dc:	4313      	orrs	r3, r2
 80067de:	b21a      	sxth	r2, r3
 80067e0:	4b80      	ldr	r3, [pc, #512]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067e2:	805a      	strh	r2, [r3, #2]
		rc.ch2 -= 1024;
 80067e4:	4b7f      	ldr	r3, [pc, #508]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067e6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	b21a      	sxth	r2, r3
 80067f4:	4b7b      	ldr	r3, [pc, #492]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80067f6:	805a      	strh	r2, [r3, #2]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 80067f8:	4b78      	ldr	r3, [pc, #480]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80067fa:	791b      	ldrb	r3, [r3, #4]
 80067fc:	029b      	lsls	r3, r3, #10
 80067fe:	b21b      	sxth	r3, r3
 8006800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006804:	b21a      	sxth	r2, r3
 8006806:	4b75      	ldr	r3, [pc, #468]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006808:	78db      	ldrb	r3, [r3, #3]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	b21b      	sxth	r3, r3
 800680e:	4313      	orrs	r3, r2
 8006810:	b21a      	sxth	r2, r3
 8006812:	4b72      	ldr	r3, [pc, #456]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006814:	789b      	ldrb	r3, [r3, #2]
 8006816:	099b      	lsrs	r3, r3, #6
 8006818:	b2db      	uxtb	r3, r3
 800681a:	b21b      	sxth	r3, r3
 800681c:	4313      	orrs	r3, r2
 800681e:	b21a      	sxth	r2, r3
 8006820:	4b70      	ldr	r3, [pc, #448]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006822:	809a      	strh	r2, [r3, #4]
		rc.ch3 -= 1024;
 8006824:	4b6f      	ldr	r3, [pc, #444]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006826:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800682a:	b29b      	uxth	r3, r3
 800682c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006830:	b29b      	uxth	r3, r3
 8006832:	b21a      	sxth	r2, r3
 8006834:	4b6b      	ldr	r3, [pc, #428]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006836:	809a      	strh	r2, [r3, #4]
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8006838:	4b68      	ldr	r3, [pc, #416]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 800683a:	795b      	ldrb	r3, [r3, #5]
 800683c:	01db      	lsls	r3, r3, #7
 800683e:	b21b      	sxth	r3, r3
 8006840:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 8006844:	b21a      	sxth	r2, r3
 8006846:	4b65      	ldr	r3, [pc, #404]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006848:	791b      	ldrb	r3, [r3, #4]
 800684a:	085b      	lsrs	r3, r3, #1
 800684c:	b2db      	uxtb	r3, r3
 800684e:	b21b      	sxth	r3, r3
 8006850:	4313      	orrs	r3, r2
 8006852:	b21a      	sxth	r2, r3
 8006854:	4b63      	ldr	r3, [pc, #396]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006856:	80da      	strh	r2, [r3, #6]
		rc.ch4 -= 1024;
 8006858:	4b62      	ldr	r3, [pc, #392]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800685a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800685e:	b29b      	uxth	r3, r3
 8006860:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8006864:	b29b      	uxth	r3, r3
 8006866:	b21a      	sxth	r2, r3
 8006868:	4b5e      	ldr	r3, [pc, #376]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800686a:	80da      	strh	r2, [r3, #6]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 800686c:	4b5b      	ldr	r3, [pc, #364]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 800686e:	7c5b      	ldrb	r3, [r3, #17]
 8006870:	021b      	lsls	r3, r3, #8
 8006872:	b21a      	sxth	r2, r3
 8006874:	4b59      	ldr	r3, [pc, #356]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006876:	7c1b      	ldrb	r3, [r3, #16]
 8006878:	b21b      	sxth	r3, r3
 800687a:	4313      	orrs	r3, r2
 800687c:	b21a      	sxth	r2, r3
 800687e:	4b59      	ldr	r3, [pc, #356]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006880:	811a      	strh	r2, [r3, #8]
		rc.ch5 = 1024-rc.ch5;
 8006882:	4b58      	ldr	r3, [pc, #352]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006884:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006888:	b29b      	uxth	r3, r3
 800688a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800688e:	b29b      	uxth	r3, r3
 8006890:	b21a      	sxth	r2, r3
 8006892:	4b54      	ldr	r3, [pc, #336]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006894:	811a      	strh	r2, [r3, #8]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8006896:	4b51      	ldr	r3, [pc, #324]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006898:	795b      	ldrb	r3, [r3, #5]
 800689a:	111b      	asrs	r3, r3, #4
 800689c:	b2db      	uxtb	r3, r3
 800689e:	f003 0303 	and.w	r3, r3, #3
 80068a2:	b2da      	uxtb	r2, r3
 80068a4:	4b4f      	ldr	r3, [pc, #316]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068a6:	729a      	strb	r2, [r3, #10]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 80068a8:	4b4c      	ldr	r3, [pc, #304]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068aa:	795b      	ldrb	r3, [r3, #5]
 80068ac:	099b      	lsrs	r3, r3, #6
 80068ae:	b2da      	uxtb	r2, r3
 80068b0:	4b4c      	ldr	r3, [pc, #304]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068b2:	72da      	strb	r2, [r3, #11]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 80068b4:	4b49      	ldr	r3, [pc, #292]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068b6:	799b      	ldrb	r3, [r3, #6]
 80068b8:	b21a      	sxth	r2, r3
 80068ba:	4b48      	ldr	r3, [pc, #288]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068bc:	79db      	ldrb	r3, [r3, #7]
 80068be:	021b      	lsls	r3, r3, #8
 80068c0:	b21b      	sxth	r3, r3
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b21a      	sxth	r2, r3
 80068c6:	4b47      	ldr	r3, [pc, #284]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068c8:	819a      	strh	r2, [r3, #12]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 80068ca:	4b44      	ldr	r3, [pc, #272]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068cc:	7a1b      	ldrb	r3, [r3, #8]
 80068ce:	b21a      	sxth	r2, r3
 80068d0:	4b42      	ldr	r3, [pc, #264]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068d2:	7a5b      	ldrb	r3, [r3, #9]
 80068d4:	021b      	lsls	r3, r3, #8
 80068d6:	b21b      	sxth	r3, r3
 80068d8:	4313      	orrs	r3, r2
 80068da:	b21a      	sxth	r2, r3
 80068dc:	4b41      	ldr	r3, [pc, #260]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068de:	81da      	strh	r2, [r3, #14]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 80068e0:	4b3e      	ldr	r3, [pc, #248]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068e2:	7a9b      	ldrb	r3, [r3, #10]
 80068e4:	b21a      	sxth	r2, r3
 80068e6:	4b3d      	ldr	r3, [pc, #244]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068e8:	7adb      	ldrb	r3, [r3, #11]
 80068ea:	021b      	lsls	r3, r3, #8
 80068ec:	b21b      	sxth	r3, r3
 80068ee:	4313      	orrs	r3, r2
 80068f0:	b21a      	sxth	r2, r3
 80068f2:	4b3c      	ldr	r3, [pc, #240]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068f4:	821a      	strh	r2, [r3, #16]
		rc.mouse_press_l = rcData[12];
 80068f6:	4b39      	ldr	r3, [pc, #228]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 80068f8:	7b1b      	ldrb	r3, [r3, #12]
 80068fa:	b21a      	sxth	r2, r3
 80068fc:	4b39      	ldr	r3, [pc, #228]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80068fe:	825a      	strh	r2, [r3, #18]
		rc.mouse_press_r = rcData[13];
 8006900:	4b36      	ldr	r3, [pc, #216]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 8006902:	7b5b      	ldrb	r3, [r3, #13]
 8006904:	b21a      	sxth	r2, r3
 8006906:	4b37      	ldr	r3, [pc, #220]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006908:	829a      	strh	r2, [r3, #20]
		rc.key_v = ((int16_t)rcData[14]);
 800690a:	4b34      	ldr	r3, [pc, #208]	; (80069dc <HAL_UART_RxCpltCallback+0x270>)
 800690c:	7b9b      	ldrb	r3, [r3, #14]
 800690e:	b21a      	sxth	r2, r3
 8006910:	4b34      	ldr	r3, [pc, #208]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006912:	82da      	strh	r2, [r3, #22]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8006914:	4b33      	ldr	r3, [pc, #204]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006916:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800691a:	b25b      	sxtb	r3, r3
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	b25a      	sxtb	r2, r3
 8006922:	4b30      	ldr	r3, [pc, #192]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006924:	761a      	strb	r2, [r3, #24]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8006926:	4b2f      	ldr	r3, [pc, #188]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006928:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800692c:	105b      	asrs	r3, r3, #1
 800692e:	b21b      	sxth	r3, r3
 8006930:	b25b      	sxtb	r3, r3
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	b25a      	sxtb	r2, r3
 8006938:	4b2a      	ldr	r3, [pc, #168]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800693a:	769a      	strb	r2, [r3, #26]
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 800693c:	4b29      	ldr	r3, [pc, #164]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800693e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8006942:	109b      	asrs	r3, r3, #2
 8006944:	b21b      	sxth	r3, r3
 8006946:	b25b      	sxtb	r3, r3
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	b25a      	sxtb	r2, r3
 800694e:	4b25      	ldr	r3, [pc, #148]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006950:	765a      	strb	r2, [r3, #25]
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8006952:	4b24      	ldr	r3, [pc, #144]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006954:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8006958:	10db      	asrs	r3, r3, #3
 800695a:	b21b      	sxth	r3, r3
 800695c:	b25b      	sxtb	r3, r3
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	b25a      	sxtb	r2, r3
 8006964:	4b1f      	ldr	r3, [pc, #124]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006966:	76da      	strb	r2, [r3, #27]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8006968:	4b1e      	ldr	r3, [pc, #120]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800696a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800696e:	111b      	asrs	r3, r3, #4
 8006970:	b21b      	sxth	r3, r3
 8006972:	b25b      	sxtb	r3, r3
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	b25a      	sxtb	r2, r3
 800697a:	4b1a      	ldr	r3, [pc, #104]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 800697c:	779a      	strb	r2, [r3, #30]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 800697e:	4b19      	ldr	r3, [pc, #100]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006980:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8006984:	115b      	asrs	r3, r3, #5
 8006986:	b21b      	sxth	r3, r3
 8006988:	b25b      	sxtb	r3, r3
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	b25a      	sxtb	r2, r3
 8006990:	4b14      	ldr	r3, [pc, #80]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006992:	77da      	strb	r2, [r3, #31]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8006994:	4b13      	ldr	r3, [pc, #76]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 8006996:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800699a:	119b      	asrs	r3, r3, #6
 800699c:	b21b      	sxth	r3, r3
 800699e:	b25b      	sxtb	r3, r3
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	b25a      	sxtb	r2, r3
 80069a6:	4b0f      	ldr	r3, [pc, #60]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80069a8:	771a      	strb	r2, [r3, #28]
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 80069aa:	4b0e      	ldr	r3, [pc, #56]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80069ac:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80069b0:	11db      	asrs	r3, r3, #7
 80069b2:	b21b      	sxth	r3, r3
 80069b4:	b25b      	sxtb	r3, r3
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	b25a      	sxtb	r2, r3
 80069bc:	4b09      	ldr	r3, [pc, #36]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80069be:	775a      	strb	r2, [r3, #29]

		if(rc.sw2==2){
 80069c0:	4b08      	ldr	r3, [pc, #32]	; (80069e4 <HAL_UART_RxCpltCallback+0x278>)
 80069c2:	7adb      	ldrb	r3, [r3, #11]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d113      	bne.n	80069f0 <HAL_UART_RxCpltCallback+0x284>
			PC_mouse_x=0;
 80069c8:	4b07      	ldr	r3, [pc, #28]	; (80069e8 <HAL_UART_RxCpltCallback+0x27c>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]
			PC_mouse_y=0;
 80069ce:	4b07      	ldr	r3, [pc, #28]	; (80069ec <HAL_UART_RxCpltCallback+0x280>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	601a      	str	r2, [r3, #0]
			if(PC_mouse_y < -1*yaw_MAX*yaw_magnification){	PC_mouse_y = -1*yaw_MAX*yaw_magnification;}
			}
		}

	}
}
 80069d4:	e05e      	b.n	8006a94 <HAL_UART_RxCpltCallback+0x328>
 80069d6:	bf00      	nop
 80069d8:	2000072c 	.word	0x2000072c
 80069dc:	20000590 	.word	0x20000590
 80069e0:	40021800 	.word	0x40021800
 80069e4:	20000340 	.word	0x20000340
 80069e8:	200003ac 	.word	0x200003ac
 80069ec:	2000043c 	.word	0x2000043c
			if(rc.mouse_press_l==1){
 80069f0:	4b2a      	ldr	r3, [pc, #168]	; (8006a9c <HAL_UART_RxCpltCallback+0x330>)
 80069f2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d14c      	bne.n	8006a94 <HAL_UART_RxCpltCallback+0x328>
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 80069fa:	4b29      	ldr	r3, [pc, #164]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a27      	ldr	r2, [pc, #156]	; (8006a9c <HAL_UART_RxCpltCallback+0x330>)
 8006a00:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8006a04:	1a9b      	subs	r3, r3, r2
 8006a06:	4a26      	ldr	r2, [pc, #152]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 8006a08:	6013      	str	r3, [r2, #0]
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8006a0a:	4b24      	ldr	r3, [pc, #144]	; (8006a9c <HAL_UART_RxCpltCallback+0x330>)
 8006a0c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006a10:	461a      	mov	r2, r3
 8006a12:	4b24      	ldr	r3, [pc, #144]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4413      	add	r3, r2
 8006a18:	4a22      	ldr	r2, [pc, #136]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a1a:	6013      	str	r3, [r2, #0]
			if(PC_mouse_x > pich_MAX*pich_magnification){	PC_mouse_x = pich_MAX*pich_magnification;}
 8006a1c:	231e      	movs	r3, #30
 8006a1e:	2250      	movs	r2, #80	; 0x50
 8006a20:	fb02 f203 	mul.w	r2, r2, r3
 8006a24:	4b1e      	ldr	r3, [pc, #120]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	da05      	bge.n	8006a38 <HAL_UART_RxCpltCallback+0x2cc>
 8006a2c:	231e      	movs	r3, #30
 8006a2e:	2250      	movs	r2, #80	; 0x50
 8006a30:	fb02 f303 	mul.w	r3, r2, r3
 8006a34:	4a1a      	ldr	r2, [pc, #104]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 8006a36:	6013      	str	r3, [r2, #0]
			if(PC_mouse_x < -1*pich_MAX*pich_magnification){PC_mouse_x = -1*pich_MAX*pich_magnification;}
 8006a38:	231e      	movs	r3, #30
 8006a3a:	425b      	negs	r3, r3
 8006a3c:	2250      	movs	r2, #80	; 0x50
 8006a3e:	fb02 f203 	mul.w	r2, r2, r3
 8006a42:	4b17      	ldr	r3, [pc, #92]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	dd06      	ble.n	8006a58 <HAL_UART_RxCpltCallback+0x2ec>
 8006a4a:	231e      	movs	r3, #30
 8006a4c:	425b      	negs	r3, r3
 8006a4e:	2250      	movs	r2, #80	; 0x50
 8006a50:	fb02 f303 	mul.w	r3, r2, r3
 8006a54:	4a12      	ldr	r2, [pc, #72]	; (8006aa0 <HAL_UART_RxCpltCallback+0x334>)
 8006a56:	6013      	str	r3, [r2, #0]
			if(PC_mouse_y > yaw_MAX*yaw_magnification){		PC_mouse_y = pich_MAX*pich_magnification;}
 8006a58:	2346      	movs	r3, #70	; 0x46
 8006a5a:	221e      	movs	r2, #30
 8006a5c:	fb02 f203 	mul.w	r2, r2, r3
 8006a60:	4b10      	ldr	r3, [pc, #64]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	da05      	bge.n	8006a74 <HAL_UART_RxCpltCallback+0x308>
 8006a68:	231e      	movs	r3, #30
 8006a6a:	2250      	movs	r2, #80	; 0x50
 8006a6c:	fb02 f303 	mul.w	r3, r2, r3
 8006a70:	4a0c      	ldr	r2, [pc, #48]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a72:	6013      	str	r3, [r2, #0]
			if(PC_mouse_y < -1*yaw_MAX*yaw_magnification){	PC_mouse_y = -1*yaw_MAX*yaw_magnification;}
 8006a74:	2346      	movs	r3, #70	; 0x46
 8006a76:	425b      	negs	r3, r3
 8006a78:	221e      	movs	r2, #30
 8006a7a:	fb02 f203 	mul.w	r2, r2, r3
 8006a7e:	4b09      	ldr	r3, [pc, #36]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	dd06      	ble.n	8006a94 <HAL_UART_RxCpltCallback+0x328>
 8006a86:	2346      	movs	r3, #70	; 0x46
 8006a88:	425b      	negs	r3, r3
 8006a8a:	221e      	movs	r2, #30
 8006a8c:	fb02 f303 	mul.w	r3, r2, r3
 8006a90:	4a04      	ldr	r2, [pc, #16]	; (8006aa4 <HAL_UART_RxCpltCallback+0x338>)
 8006a92:	6013      	str	r3, [r2, #0]
}
 8006a94:	bf00      	nop
 8006a96:	3708      	adds	r7, #8
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	20000340 	.word	0x20000340
 8006aa0:	200003ac 	.word	0x200003ac
 8006aa4:	2000043c 	.word	0x2000043c

08006aa8 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8006aa8:	b590      	push	{r4, r7, lr}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	4b7e      	ldr	r3, [pc, #504]	; (8006cb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d17f      	bne.n	8006bbc <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8006abc:	4b7d      	ldr	r3, [pc, #500]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006abe:	4a7e      	ldr	r2, [pc, #504]	; (8006cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7fa fddf 	bl	8001686 <HAL_CAN_GetRxMessage>
		//check ESC identifier
		int id = canRxHeader.StdId - 513;
 8006ac8:	4b7b      	ldr	r3, [pc, #492]	; (8006cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8006ad0:	60bb      	str	r3, [r7, #8]

		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8006ad2:	4b78      	ldr	r3, [pc, #480]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006ad4:	781b      	ldrb	r3, [r3, #0]
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	021b      	lsls	r3, r3, #8
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	4b75      	ldr	r3, [pc, #468]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006ade:	785b      	ldrb	r3, [r3, #1]
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	4413      	add	r3, r2
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	b218      	sxth	r0, r3
 8006ae8:	4974      	ldr	r1, [pc, #464]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	4613      	mov	r3, r2
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	4413      	add	r3, r2
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	440b      	add	r3, r1
 8006af6:	4602      	mov	r2, r0
 8006af8:	801a      	strh	r2, [r3, #0]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8006afa:	4b6e      	ldr	r3, [pc, #440]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006afc:	789b      	ldrb	r3, [r3, #2]
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	021b      	lsls	r3, r3, #8
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	4b6b      	ldr	r3, [pc, #428]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006b06:	78db      	ldrb	r3, [r3, #3]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	4413      	add	r3, r2
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	b218      	sxth	r0, r3
 8006b10:	496a      	ldr	r1, [pc, #424]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	4613      	mov	r3, r2
 8006b16:	005b      	lsls	r3, r3, #1
 8006b18:	4413      	add	r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	440b      	add	r3, r1
 8006b1e:	3302      	adds	r3, #2
 8006b20:	4602      	mov	r2, r0
 8006b22:	801a      	strh	r2, [r3, #0]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8006b24:	4b63      	ldr	r3, [pc, #396]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006b26:	791b      	ldrb	r3, [r3, #4]
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	021b      	lsls	r3, r3, #8
 8006b2c:	b29a      	uxth	r2, r3
 8006b2e:	4b61      	ldr	r3, [pc, #388]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006b30:	795b      	ldrb	r3, [r3, #5]
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	4413      	add	r3, r2
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	b218      	sxth	r0, r3
 8006b3a:	4960      	ldr	r1, [pc, #384]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	005b      	lsls	r3, r3, #1
 8006b42:	4413      	add	r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	440b      	add	r3, r1
 8006b48:	3304      	adds	r3, #4
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	801a      	strh	r2, [r3, #0]
		wheelFdb[id].temp = canRxData[6];
 8006b4e:	4b59      	ldr	r3, [pc, #356]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006b50:	799b      	ldrb	r3, [r3, #6]
 8006b52:	b218      	sxth	r0, r3
 8006b54:	4959      	ldr	r1, [pc, #356]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006b56:	68ba      	ldr	r2, [r7, #8]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	005b      	lsls	r3, r3, #1
 8006b5c:	4413      	add	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	440b      	add	r3, r1
 8006b62:	3306      	adds	r3, #6
 8006b64:	4602      	mov	r2, r0
 8006b66:	801a      	strh	r2, [r3, #0]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 8006b68:	4954      	ldr	r1, [pc, #336]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	4413      	add	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	440b      	add	r3, r1
 8006b76:	3302      	adds	r3, #2
 8006b78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7f9 fce1 	bl	8000544 <__aeabi_i2d>
 8006b82:	a347      	add	r3, pc, #284	; (adr r3, 8006ca0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f7f9 fd46 	bl	8000618 <__aeabi_dmul>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	460c      	mov	r4, r1
 8006b90:	4618      	mov	r0, r3
 8006b92:	4621      	mov	r1, r4
 8006b94:	a344      	add	r3, pc, #272	; (adr r3, 8006ca8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8006b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9a:	f7f9 fe67 	bl	800086c <__aeabi_ddiv>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	460c      	mov	r4, r1
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	4621      	mov	r1, r4
 8006ba6:	f7fa f80f 	bl	8000bc8 <__aeabi_d2f>
 8006baa:	4944      	ldr	r1, [pc, #272]	; (8006cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	005b      	lsls	r3, r3, #1
 8006bb2:	4413      	add	r3, r2
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	440b      	add	r3, r1
 8006bb8:	3308      	adds	r3, #8
 8006bba:	6018      	str	r0, [r3, #0]
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	4b3f      	ldr	r3, [pc, #252]	; (8006cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x218>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d167      	bne.n	8006c98 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8006bc8:	4b3a      	ldr	r3, [pc, #232]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006bca:	4a3b      	ldr	r2, [pc, #236]	; (8006cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8006bcc:	2100      	movs	r1, #0
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f7fa fd59 	bl	8001686 <HAL_CAN_GetRxMessage>
		motor_fdb *fdb = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	60fb      	str	r3, [r7, #12]
		switch (canRxHeader.StdId) {
 8006bd8:	4b37      	ldr	r3, [pc, #220]	; (8006cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f240 2206 	movw	r2, #518	; 0x206
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d00a      	beq.n	8006bfa <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
 8006be4:	f240 2207 	movw	r2, #519	; 0x207
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d009      	beq.n	8006c00 <HAL_CAN_RxFifo0MsgPendingCallback+0x158>
 8006bec:	f240 2205 	movw	r2, #517	; 0x205
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d108      	bne.n	8006c06 <HAL_CAN_RxFifo0MsgPendingCallback+0x15e>
		case 0x205:
			fdb = &gimbalYawFdb;
 8006bf4:	4b33      	ldr	r3, [pc, #204]	; (8006cc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>)
 8006bf6:	60fb      	str	r3, [r7, #12]
			break;
 8006bf8:	e005      	b.n	8006c06 <HAL_CAN_RxFifo0MsgPendingCallback+0x15e>
		case 0x206:
			fdb = &gimbalPitchFdb;
 8006bfa:	4b33      	ldr	r3, [pc, #204]	; (8006cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x220>)
 8006bfc:	60fb      	str	r3, [r7, #12]
			break;
 8006bfe:	e002      	b.n	8006c06 <HAL_CAN_RxFifo0MsgPendingCallback+0x15e>
		case 0x207:
			fdb = &loadMotorFdb;
 8006c00:	4b32      	ldr	r3, [pc, #200]	; (8006ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x224>)
 8006c02:	60fb      	str	r3, [r7, #12]
			break;
 8006c04:	bf00      	nop
		}
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8006c06:	4b2b      	ldr	r3, [pc, #172]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	021b      	lsls	r3, r3, #8
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	4b28      	ldr	r3, [pc, #160]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c12:	785b      	ldrb	r3, [r3, #1]
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	4413      	add	r3, r2
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	b21a      	sxth	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	801a      	strh	r2, [r3, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 8006c20:	4b24      	ldr	r3, [pc, #144]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c22:	789b      	ldrb	r3, [r3, #2]
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	021b      	lsls	r3, r3, #8
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	4b22      	ldr	r3, [pc, #136]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c2c:	78db      	ldrb	r3, [r3, #3]
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	4413      	add	r3, r2
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	b21a      	sxth	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	805a      	strh	r2, [r3, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 8006c3a:	4b1e      	ldr	r3, [pc, #120]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c3c:	791b      	ldrb	r3, [r3, #4]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	021b      	lsls	r3, r3, #8
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	4b1b      	ldr	r3, [pc, #108]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c46:	795b      	ldrb	r3, [r3, #5]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	4413      	add	r3, r2
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	b21a      	sxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	809a      	strh	r2, [r3, #4]
		fdb->temp = canRxData[6];
 8006c54:	4b17      	ldr	r3, [pc, #92]	; (8006cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8006c56:	799b      	ldrb	r3, [r3, #6]
 8006c58:	b21a      	sxth	r2, r3
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	80da      	strh	r2, [r3, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7f9 fc6d 	bl	8000544 <__aeabi_i2d>
 8006c6a:	a30d      	add	r3, pc, #52	; (adr r3, 8006ca0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f7f9 fcd2 	bl	8000618 <__aeabi_dmul>
 8006c74:	4603      	mov	r3, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	4618      	mov	r0, r3
 8006c7a:	4621      	mov	r1, r4
 8006c7c:	a30a      	add	r3, pc, #40	; (adr r3, 8006ca8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8006c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c82:	f7f9 fdf3 	bl	800086c <__aeabi_ddiv>
 8006c86:	4603      	mov	r3, r0
 8006c88:	460c      	mov	r4, r1
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	4621      	mov	r1, r4
 8006c8e:	f7f9 ff9b 	bl	8000bc8 <__aeabi_d2f>
 8006c92:	4602      	mov	r2, r0
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	609a      	str	r2, [r3, #8]
	}
}
 8006c98:	bf00      	nop
 8006c9a:	3714      	adds	r7, #20
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd90      	pop	{r4, r7, pc}
 8006ca0:	54442eea 	.word	0x54442eea
 8006ca4:	401921fb 	.word	0x401921fb
 8006ca8:	00000000 	.word	0x00000000
 8006cac:	4091d000 	.word	0x4091d000
 8006cb0:	200002f0 	.word	0x200002f0
 8006cb4:	200004f0 	.word	0x200004f0
 8006cb8:	2000054c 	.word	0x2000054c
 8006cbc:	2000037c 	.word	0x2000037c
 8006cc0:	20000318 	.word	0x20000318
 8006cc4:	20000364 	.word	0x20000364
 8006cc8:	20000580 	.word	0x20000580
 8006ccc:	20000570 	.word	0x20000570

08006cd0 <driveWheelTask>:

void driveWheelTask() {
 8006cd0:	b590      	push	{r4, r7, lr}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0

	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 8006cd6:	4ba0      	ldr	r3, [pc, #640]	; (8006f58 <driveWheelTask+0x288>)
 8006cd8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006cdc:	ee07 3a90 	vmov	s15, r3
 8006ce0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ce4:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8006f5c <driveWheelTask+0x28c>
 8006ce8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006cec:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8006f60 <driveWheelTask+0x290>
 8006cf0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006cf4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006cf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006cfc:	4b99      	ldr	r3, [pc, #612]	; (8006f64 <driveWheelTask+0x294>)
 8006cfe:	edc3 7a05 	vstr	s15, [r3, #20]
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 8006d02:	4b95      	ldr	r3, [pc, #596]	; (8006f58 <driveWheelTask+0x288>)
 8006d04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006d08:	ee07 3a90 	vmov	s15, r3
 8006d0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d10:	eeb1 7a67 	vneg.f32	s14, s15
 8006d14:	eddf 6a91 	vldr	s13, [pc, #580]	; 8006f5c <driveWheelTask+0x28c>
 8006d18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d1c:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8006f60 <driveWheelTask+0x290>
 8006d20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006d24:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006d28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d2c:	4b8d      	ldr	r3, [pc, #564]	; (8006f64 <driveWheelTask+0x294>)
 8006d2e:	edc3 7a06 	vstr	s15, [r3, #24]

	if(rc.sw1==1){
 8006d32:	4b89      	ldr	r3, [pc, #548]	; (8006f58 <driveWheelTask+0x288>)
 8006d34:	7a9b      	ldrb	r3, [r3, #10]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	f040 8089 	bne.w	8006e4e <driveWheelTask+0x17e>
		if(cnt_tim_omega<200 || cnt_tim_omega>600){
 8006d3c:	4b8a      	ldr	r3, [pc, #552]	; (8006f68 <driveWheelTask+0x298>)
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	2bc7      	cmp	r3, #199	; 0xc7
 8006d42:	d904      	bls.n	8006d4e <driveWheelTask+0x7e>
 8006d44:	4b88      	ldr	r3, [pc, #544]	; (8006f68 <driveWheelTask+0x298>)
 8006d46:	881b      	ldrh	r3, [r3, #0]
 8006d48:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8006d4c:	d938      	bls.n	8006dc0 <driveWheelTask+0xf0>
			mecanum.speed.vw = -(float) (rc.ch5-400.0) / 660.0 * MAX_CHASSIS_VW_SPEED;  //speed is not yet
 8006d4e:	4b82      	ldr	r3, [pc, #520]	; (8006f58 <driveWheelTask+0x288>)
 8006d50:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7f9 fbf5 	bl	8000544 <__aeabi_i2d>
 8006d5a:	f04f 0200 	mov.w	r2, #0
 8006d5e:	4b83      	ldr	r3, [pc, #524]	; (8006f6c <driveWheelTask+0x29c>)
 8006d60:	f7f9 faa2 	bl	80002a8 <__aeabi_dsub>
 8006d64:	4603      	mov	r3, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	4618      	mov	r0, r3
 8006d6a:	4621      	mov	r1, r4
 8006d6c:	f7f9 ff2c 	bl	8000bc8 <__aeabi_d2f>
 8006d70:	4603      	mov	r3, r0
 8006d72:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006d76:	4618      	mov	r0, r3
 8006d78:	f7f9 fbf6 	bl	8000568 <__aeabi_f2d>
 8006d7c:	f04f 0200 	mov.w	r2, #0
 8006d80:	4b7b      	ldr	r3, [pc, #492]	; (8006f70 <driveWheelTask+0x2a0>)
 8006d82:	f7f9 fd73 	bl	800086c <__aeabi_ddiv>
 8006d86:	4603      	mov	r3, r0
 8006d88:	460c      	mov	r4, r1
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	4621      	mov	r1, r4
 8006d8e:	a370      	add	r3, pc, #448	; (adr r3, 8006f50 <driveWheelTask+0x280>)
 8006d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d94:	f7f9 fc40 	bl	8000618 <__aeabi_dmul>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	4621      	mov	r1, r4
 8006da0:	f04f 0200 	mov.w	r2, #0
 8006da4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006da8:	f7f9 fd60 	bl	800086c <__aeabi_ddiv>
 8006dac:	4603      	mov	r3, r0
 8006dae:	460c      	mov	r4, r1
 8006db0:	4618      	mov	r0, r3
 8006db2:	4621      	mov	r1, r4
 8006db4:	f7f9 ff08 	bl	8000bc8 <__aeabi_d2f>
 8006db8:	4602      	mov	r2, r0
 8006dba:	4b6a      	ldr	r3, [pc, #424]	; (8006f64 <driveWheelTask+0x294>)
 8006dbc:	61da      	str	r2, [r3, #28]
 8006dbe:	e037      	b.n	8006e30 <driveWheelTask+0x160>
		}
		else{
			mecanum.speed.vw = -(float) (rc.ch5+400.0) / 660.0 * MAX_CHASSIS_VW_SPEED;
 8006dc0:	4b65      	ldr	r3, [pc, #404]	; (8006f58 <driveWheelTask+0x288>)
 8006dc2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7f9 fbbc 	bl	8000544 <__aeabi_i2d>
 8006dcc:	f04f 0200 	mov.w	r2, #0
 8006dd0:	4b66      	ldr	r3, [pc, #408]	; (8006f6c <driveWheelTask+0x29c>)
 8006dd2:	f7f9 fa6b 	bl	80002ac <__adddf3>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	460c      	mov	r4, r1
 8006dda:	4618      	mov	r0, r3
 8006ddc:	4621      	mov	r1, r4
 8006dde:	f7f9 fef3 	bl	8000bc8 <__aeabi_d2f>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7f9 fbbd 	bl	8000568 <__aeabi_f2d>
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	4b5f      	ldr	r3, [pc, #380]	; (8006f70 <driveWheelTask+0x2a0>)
 8006df4:	f7f9 fd3a 	bl	800086c <__aeabi_ddiv>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	460c      	mov	r4, r1
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	4621      	mov	r1, r4
 8006e00:	a353      	add	r3, pc, #332	; (adr r3, 8006f50 <driveWheelTask+0x280>)
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	f7f9 fc07 	bl	8000618 <__aeabi_dmul>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	4618      	mov	r0, r3
 8006e10:	4621      	mov	r1, r4
 8006e12:	f04f 0200 	mov.w	r2, #0
 8006e16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e1a:	f7f9 fd27 	bl	800086c <__aeabi_ddiv>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	460c      	mov	r4, r1
 8006e22:	4618      	mov	r0, r3
 8006e24:	4621      	mov	r1, r4
 8006e26:	f7f9 fecf 	bl	8000bc8 <__aeabi_d2f>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	4b4d      	ldr	r3, [pc, #308]	; (8006f64 <driveWheelTask+0x294>)
 8006e2e:	61da      	str	r2, [r3, #28]
		}

		cnt_tim_omega++;
 8006e30:	4b4d      	ldr	r3, [pc, #308]	; (8006f68 <driveWheelTask+0x298>)
 8006e32:	881b      	ldrh	r3, [r3, #0]
 8006e34:	3301      	adds	r3, #1
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	4b4b      	ldr	r3, [pc, #300]	; (8006f68 <driveWheelTask+0x298>)
 8006e3a:	801a      	strh	r2, [r3, #0]
		if(cnt_tim_omega>800){cnt_tim_omega=0;}
 8006e3c:	4b4a      	ldr	r3, [pc, #296]	; (8006f68 <driveWheelTask+0x298>)
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006e44:	d92f      	bls.n	8006ea6 <driveWheelTask+0x1d6>
 8006e46:	4b48      	ldr	r3, [pc, #288]	; (8006f68 <driveWheelTask+0x298>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	801a      	strh	r2, [r3, #0]
 8006e4c:	e02b      	b.n	8006ea6 <driveWheelTask+0x1d6>
	}
	else{
		cnt_tim_omega=0;
 8006e4e:	4b46      	ldr	r3, [pc, #280]	; (8006f68 <driveWheelTask+0x298>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	801a      	strh	r2, [r3, #0]
		mecanum.speed.vw = -(float) rc.ch5 / 660 * MAX_CHASSIS_VW_SPEED;
 8006e54:	4b40      	ldr	r3, [pc, #256]	; (8006f58 <driveWheelTask+0x288>)
 8006e56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006e5a:	ee07 3a90 	vmov	s15, r3
 8006e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e62:	eef1 7a67 	vneg.f32	s15, s15
 8006e66:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8006f5c <driveWheelTask+0x28c>
 8006e6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006e6e:	ee16 0a90 	vmov	r0, s13
 8006e72:	f7f9 fb79 	bl	8000568 <__aeabi_f2d>
 8006e76:	a336      	add	r3, pc, #216	; (adr r3, 8006f50 <driveWheelTask+0x280>)
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	f7f9 fbcc 	bl	8000618 <__aeabi_dmul>
 8006e80:	4603      	mov	r3, r0
 8006e82:	460c      	mov	r4, r1
 8006e84:	4618      	mov	r0, r3
 8006e86:	4621      	mov	r1, r4
 8006e88:	f04f 0200 	mov.w	r2, #0
 8006e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e90:	f7f9 fcec 	bl	800086c <__aeabi_ddiv>
 8006e94:	4603      	mov	r3, r0
 8006e96:	460c      	mov	r4, r1
 8006e98:	4618      	mov	r0, r3
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	f7f9 fe94 	bl	8000bc8 <__aeabi_d2f>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	4b30      	ldr	r3, [pc, #192]	; (8006f64 <driveWheelTask+0x294>)
 8006ea4:	61da      	str	r2, [r3, #28]
	}

	mecanum_calculate(&mecanum);
 8006ea6:	482f      	ldr	r0, [pc, #188]	; (8006f64 <driveWheelTask+0x294>)
 8006ea8:	f000 fc9c 	bl	80077e4 <mecanum_calculate>

	int16_t u[4];
	for (int i = 0; i < 4; i++) {
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	e043      	b.n	8006f3a <driveWheelTask+0x26a>
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8006eb2:	4a2c      	ldr	r2, [pc, #176]	; (8006f64 <driveWheelTask+0x294>)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	3310      	adds	r3, #16
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	ed93 7a00 	vldr	s14, [r3]
 8006ec0:	492c      	ldr	r1, [pc, #176]	; (8006f74 <driveWheelTask+0x2a4>)
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	005b      	lsls	r3, r3, #1
 8006ec8:	4413      	add	r3, r2
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	440b      	add	r3, r1
 8006ece:	3302      	adds	r3, #2
 8006ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ed4:	ee07 3a90 	vmov	s15, r3
 8006ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006edc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ee0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ee4:	ee17 3a90 	vmov	r3, s15
 8006ee8:	60bb      	str	r3, [r7, #8]
		wheelPID[i].error = error;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	ee07 3a90 	vmov	s15, r3
 8006ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ef4:	4a20      	ldr	r2, [pc, #128]	; (8006f78 <driveWheelTask+0x2a8>)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	212c      	movs	r1, #44	; 0x2c
 8006efa:	fb01 f303 	mul.w	r3, r1, r3
 8006efe:	4413      	add	r3, r2
 8006f00:	3328      	adds	r3, #40	; 0x28
 8006f02:	edc3 7a00 	vstr	s15, [r3]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	222c      	movs	r2, #44	; 0x2c
 8006f0a:	fb02 f303 	mul.w	r3, r2, r3
 8006f0e:	4a1a      	ldr	r2, [pc, #104]	; (8006f78 <driveWheelTask+0x2a8>)
 8006f10:	4413      	add	r3, r2
 8006f12:	4618      	mov	r0, r3
 8006f14:	f000 ff28 	bl	8007d68 <pidExecute>
 8006f18:	eef0 7a40 	vmov.f32	s15, s0
 8006f1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f20:	ee17 3a90 	vmov	r3, s15
 8006f24:	b21a      	sxth	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	005b      	lsls	r3, r3, #1
 8006f2a:	f107 0110 	add.w	r1, r7, #16
 8006f2e:	440b      	add	r3, r1
 8006f30:	f823 2c10 	strh.w	r2, [r3, #-16]
	for (int i = 0; i < 4; i++) {
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3301      	adds	r3, #1
 8006f38:	60fb      	str	r3, [r7, #12]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2b03      	cmp	r3, #3
 8006f3e:	ddb8      	ble.n	8006eb2 <driveWheelTask+0x1e2>
	}
	driveWheel(u);
 8006f40:	463b      	mov	r3, r7
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 fe1c 	bl	8007b80 <driveWheel>

}
 8006f48:	bf00      	nop
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd90      	pop	{r4, r7, pc}
 8006f50:	00000000 	.word	0x00000000
 8006f54:	4072c000 	.word	0x4072c000
 8006f58:	20000340 	.word	0x20000340
 8006f5c:	44250000 	.word	0x44250000
 8006f60:	454e4000 	.word	0x454e4000
 8006f64:	200004fc 	.word	0x200004fc
 8006f68:	200004f8 	.word	0x200004f8
 8006f6c:	40790000 	.word	0x40790000
 8006f70:	4084a000 	.word	0x4084a000
 8006f74:	2000037c 	.word	0x2000037c
 8006f78:	20000440 	.word	0x20000440

08006f7c <initPID>:

void initPID() {
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++) {
 8006f82:	2300      	movs	r3, #0
 8006f84:	607b      	str	r3, [r7, #4]
 8006f86:	e042      	b.n	800700e <initPID+0x92>
		wheelPID[i].t = 2.0f;
 8006f88:	4a25      	ldr	r2, [pc, #148]	; (8007020 <initPID+0xa4>)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	212c      	movs	r1, #44	; 0x2c
 8006f8e:	fb01 f303 	mul.w	r3, r1, r3
 8006f92:	4413      	add	r3, r2
 8006f94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006f98:	601a      	str	r2, [r3, #0]
		wheelPID[i].p = 6.5f;
 8006f9a:	4a21      	ldr	r2, [pc, #132]	; (8007020 <initPID+0xa4>)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	212c      	movs	r1, #44	; 0x2c
 8006fa0:	fb01 f303 	mul.w	r3, r1, r3
 8006fa4:	4413      	add	r3, r2
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	4a1e      	ldr	r2, [pc, #120]	; (8007024 <initPID+0xa8>)
 8006faa:	601a      	str	r2, [r3, #0]
		wheelPID[i].i = 50.0f;
 8006fac:	4a1c      	ldr	r2, [pc, #112]	; (8007020 <initPID+0xa4>)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	212c      	movs	r1, #44	; 0x2c
 8006fb2:	fb01 f303 	mul.w	r3, r1, r3
 8006fb6:	4413      	add	r3, r2
 8006fb8:	3308      	adds	r3, #8
 8006fba:	4a1b      	ldr	r2, [pc, #108]	; (8007028 <initPID+0xac>)
 8006fbc:	601a      	str	r2, [r3, #0]
		wheelPID[i].d = 0.0f;
 8006fbe:	4a18      	ldr	r2, [pc, #96]	; (8007020 <initPID+0xa4>)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	212c      	movs	r1, #44	; 0x2c
 8006fc4:	fb01 f303 	mul.w	r3, r1, r3
 8006fc8:	4413      	add	r3, r2
 8006fca:	330c      	adds	r3, #12
 8006fcc:	f04f 0200 	mov.w	r2, #0
 8006fd0:	601a      	str	r2, [r3, #0]
		wheelPID[i].outLimit = 15000.0f;
 8006fd2:	4a13      	ldr	r2, [pc, #76]	; (8007020 <initPID+0xa4>)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	212c      	movs	r1, #44	; 0x2c
 8006fd8:	fb01 f303 	mul.w	r3, r1, r3
 8006fdc:	4413      	add	r3, r2
 8006fde:	3310      	adds	r3, #16
 8006fe0:	4a12      	ldr	r2, [pc, #72]	; (800702c <initPID+0xb0>)
 8006fe2:	601a      	str	r2, [r3, #0]
		wheelPID[i].integralOutLimit = 500.0f;
 8006fe4:	4a0e      	ldr	r2, [pc, #56]	; (8007020 <initPID+0xa4>)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	212c      	movs	r1, #44	; 0x2c
 8006fea:	fb01 f303 	mul.w	r3, r1, r3
 8006fee:	4413      	add	r3, r2
 8006ff0:	3314      	adds	r3, #20
 8006ff2:	4a0f      	ldr	r2, [pc, #60]	; (8007030 <initPID+0xb4>)
 8006ff4:	601a      	str	r2, [r3, #0]
		wheelPID[i].differentialFilterRate = 0.9f;
 8006ff6:	4a0a      	ldr	r2, [pc, #40]	; (8007020 <initPID+0xa4>)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	212c      	movs	r1, #44	; 0x2c
 8006ffc:	fb01 f303 	mul.w	r3, r1, r3
 8007000:	4413      	add	r3, r2
 8007002:	3318      	adds	r3, #24
 8007004:	4a0b      	ldr	r2, [pc, #44]	; (8007034 <initPID+0xb8>)
 8007006:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	3301      	adds	r3, #1
 800700c:	607b      	str	r3, [r7, #4]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2b03      	cmp	r3, #3
 8007012:	ddb9      	ble.n	8006f88 <initPID+0xc>
	}
}
 8007014:	bf00      	nop
 8007016:	370c      	adds	r7, #12
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	20000440 	.word	0x20000440
 8007024:	40d00000 	.word	0x40d00000
 8007028:	42480000 	.word	0x42480000
 800702c:	466a6000 	.word	0x466a6000
 8007030:	43fa0000 	.word	0x43fa0000
 8007034:	3f666666 	.word	0x3f666666

08007038 <initMecanum>:

void initMecanum() {
 8007038:	b480      	push	{r7}
 800703a:	af00      	add	r7, sp, #0
	mecanum.param.wheel_perimeter = PERIMETER;
 800703c:	4b0a      	ldr	r3, [pc, #40]	; (8007068 <initMecanum+0x30>)
 800703e:	4a0b      	ldr	r2, [pc, #44]	; (800706c <initMecanum+0x34>)
 8007040:	601a      	str	r2, [r3, #0]
	mecanum.param.wheeltrack = WHEELTRACK;
 8007042:	4b09      	ldr	r3, [pc, #36]	; (8007068 <initMecanum+0x30>)
 8007044:	4a0a      	ldr	r2, [pc, #40]	; (8007070 <initMecanum+0x38>)
 8007046:	605a      	str	r2, [r3, #4]
	mecanum.param.wheelbase = WHEELBASE;
 8007048:	4b07      	ldr	r3, [pc, #28]	; (8007068 <initMecanum+0x30>)
 800704a:	4a0a      	ldr	r2, [pc, #40]	; (8007074 <initMecanum+0x3c>)
 800704c:	609a      	str	r2, [r3, #8]
	mecanum.param.rotate_x_offset = 0;
 800704e:	4b06      	ldr	r3, [pc, #24]	; (8007068 <initMecanum+0x30>)
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	60da      	str	r2, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 8007056:	4b04      	ldr	r3, [pc, #16]	; (8007068 <initMecanum+0x30>)
 8007058:	f04f 0200 	mov.w	r2, #0
 800705c:	611a      	str	r2, [r3, #16]
}
 800705e:	bf00      	nop
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	200004fc 	.word	0x200004fc
 800706c:	43ef0000 	.word	0x43ef0000
 8007070:	43c50000 	.word	0x43c50000
 8007074:	43cf8000 	.word	0x43cf8000

08007078 <initFriction>:

void initFriction() {
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
	for(int i=0;i<300;i++){
 800707e:	2300      	movs	r3, #0
 8007080:	607b      	str	r3, [r7, #4]
 8007082:	e015      	b.n	80070b0 <initFriction+0x38>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
 8007084:	4b1d      	ldr	r3, [pc, #116]	; (80070fc <initFriction+0x84>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800708c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1500);
 800708e:	4b1b      	ldr	r3, [pc, #108]	; (80070fc <initFriction+0x84>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8007096:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(10);
 8007098:	200a      	movs	r0, #10
 800709a:	f7f9 ffd7 	bl	800104c <HAL_Delay>
	mpu_get_data();
 800709e:	f7fd fded 	bl	8004c7c <mpu_get_data>
	imu_ahrs_update();
 80070a2:	f7fe f94d 	bl	8005340 <imu_ahrs_update>
	imu_attitude_update();
 80070a6:	f7fe fdeb 	bl	8005c80 <imu_attitude_update>
	for(int i=0;i<300;i++){
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	3301      	adds	r3, #1
 80070ae:	607b      	str	r3, [r7, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80070b6:	dbe5      	blt.n	8007084 <initFriction+0xc>
	}
	for(int i=0;i<500;i++){
 80070b8:	2300      	movs	r3, #0
 80070ba:	603b      	str	r3, [r7, #0]
 80070bc:	e015      	b.n	80070ea <initFriction+0x72>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1220);
 80070be:	4b0f      	ldr	r3, [pc, #60]	; (80070fc <initFriction+0x84>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f240 42c4 	movw	r2, #1220	; 0x4c4
 80070c6:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1220);
 80070c8:	4b0c      	ldr	r3, [pc, #48]	; (80070fc <initFriction+0x84>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f240 42c4 	movw	r2, #1220	; 0x4c4
 80070d0:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(10);
 80070d2:	200a      	movs	r0, #10
 80070d4:	f7f9 ffba 	bl	800104c <HAL_Delay>
	mpu_get_data();
 80070d8:	f7fd fdd0 	bl	8004c7c <mpu_get_data>
	imu_ahrs_update();
 80070dc:	f7fe f930 	bl	8005340 <imu_ahrs_update>
	imu_attitude_update();
 80070e0:	f7fe fdce 	bl	8005c80 <imu_attitude_update>
	for(int i=0;i<500;i++){
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	3301      	adds	r3, #1
 80070e8:	603b      	str	r3, [r7, #0]
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80070f0:	dbe5      	blt.n	80070be <initFriction+0x46>
	}

}
 80070f2:	bf00      	nop
 80070f4:	3708      	adds	r7, #8
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	2000066c 	.word	0x2000066c

08007100 <initLoadPID>:

void initLoadPID() {
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
	loadPID.t = 2.0f;
 8007104:	4b0d      	ldr	r3, [pc, #52]	; (800713c <initLoadPID+0x3c>)
 8007106:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800710a:	601a      	str	r2, [r3, #0]
	loadPID.p = 10.0f;
 800710c:	4b0b      	ldr	r3, [pc, #44]	; (800713c <initLoadPID+0x3c>)
 800710e:	4a0c      	ldr	r2, [pc, #48]	; (8007140 <initLoadPID+0x40>)
 8007110:	605a      	str	r2, [r3, #4]
	loadPID.i = 0.1f*500;
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <initLoadPID+0x3c>)
 8007114:	4a0b      	ldr	r2, [pc, #44]	; (8007144 <initLoadPID+0x44>)
 8007116:	609a      	str	r2, [r3, #8]
	loadPID.d = 0.07f;
 8007118:	4b08      	ldr	r3, [pc, #32]	; (800713c <initLoadPID+0x3c>)
 800711a:	4a0b      	ldr	r2, [pc, #44]	; (8007148 <initLoadPID+0x48>)
 800711c:	60da      	str	r2, [r3, #12]
	loadPID.outLimit = 30000.0f;
 800711e:	4b07      	ldr	r3, [pc, #28]	; (800713c <initLoadPID+0x3c>)
 8007120:	4a0a      	ldr	r2, [pc, #40]	; (800714c <initLoadPID+0x4c>)
 8007122:	611a      	str	r2, [r3, #16]
	loadPID.integralOutLimit = 10000.0f;
 8007124:	4b05      	ldr	r3, [pc, #20]	; (800713c <initLoadPID+0x3c>)
 8007126:	4a0a      	ldr	r2, [pc, #40]	; (8007150 <initLoadPID+0x50>)
 8007128:	615a      	str	r2, [r3, #20]
	loadPID.differentialFilterRate = 0.9f;
 800712a:	4b04      	ldr	r3, [pc, #16]	; (800713c <initLoadPID+0x3c>)
 800712c:	4a09      	ldr	r2, [pc, #36]	; (8007154 <initLoadPID+0x54>)
 800712e:	619a      	str	r2, [r3, #24]
}
 8007130:	bf00      	nop
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	200005a4 	.word	0x200005a4
 8007140:	41200000 	.word	0x41200000
 8007144:	42480000 	.word	0x42480000
 8007148:	3d8f5c29 	.word	0x3d8f5c29
 800714c:	46ea6000 	.word	0x46ea6000
 8007150:	461c4000 	.word	0x461c4000
 8007154:	3f666666 	.word	0x3f666666

08007158 <timerTask>:

void timerTask() { //call 500Hz
 8007158:	b580      	push	{r7, lr}
 800715a:	af00      	add	r7, sp, #0
	driveWheelTask();
 800715c:	f7ff fdb8 	bl	8006cd0 <driveWheelTask>
	Gimbal_Task();
 8007160:	f000 f8be 	bl	80072e0 <Gimbal_Task>
	fire_Task();
 8007164:	f000 fb00 	bl	8007768 <fire_Task>
	mpu_get_data();
 8007168:	f7fd fd88 	bl	8004c7c <mpu_get_data>
	imu_ahrs_update();
 800716c:	f7fe f8e8 	bl	8005340 <imu_ahrs_update>
	imu_attitude_update();
 8007170:	f7fe fd86 	bl	8005c80 <imu_attitude_update>

	IMU_pich=(imu.pit)-IMU_pich_set;
 8007174:	4b4d      	ldr	r3, [pc, #308]	; (80072ac <timerTask+0x154>)
 8007176:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800717a:	4b4d      	ldr	r3, [pc, #308]	; (80072b0 <timerTask+0x158>)
 800717c:	edd3 7a00 	vldr	s15, [r3]
 8007180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007184:	4b4b      	ldr	r3, [pc, #300]	; (80072b4 <timerTask+0x15c>)
 8007186:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 800718a:	4b4a      	ldr	r3, [pc, #296]	; (80072b4 <timerTask+0x15c>)
 800718c:	edd3 7a00 	vldr	s15, [r3]
 8007190:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80072b8 <timerTask+0x160>
 8007194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800719c:	dd09      	ble.n	80071b2 <timerTask+0x5a>
 800719e:	4b45      	ldr	r3, [pc, #276]	; (80072b4 <timerTask+0x15c>)
 80071a0:	edd3 7a00 	vldr	s15, [r3]
 80071a4:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80072bc <timerTask+0x164>
 80071a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80071ac:	4b41      	ldr	r3, [pc, #260]	; (80072b4 <timerTask+0x15c>)
 80071ae:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 80071b2:	4b40      	ldr	r3, [pc, #256]	; (80072b4 <timerTask+0x15c>)
 80071b4:	edd3 7a00 	vldr	s15, [r3]
 80071b8:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80072c0 <timerTask+0x168>
 80071bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071c4:	d509      	bpl.n	80071da <timerTask+0x82>
 80071c6:	4b3b      	ldr	r3, [pc, #236]	; (80072b4 <timerTask+0x15c>)
 80071c8:	edd3 7a00 	vldr	s15, [r3]
 80071cc:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80072bc <timerTask+0x164>
 80071d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80071d4:	4b37      	ldr	r3, [pc, #220]	; (80072b4 <timerTask+0x15c>)
 80071d6:	edc3 7a00 	vstr	s15, [r3]
	IMU_yaw=(imu.yaw)-IMU_yaw_set;
 80071da:	4b34      	ldr	r3, [pc, #208]	; (80072ac <timerTask+0x154>)
 80071dc:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80071e0:	4b38      	ldr	r3, [pc, #224]	; (80072c4 <timerTask+0x16c>)
 80071e2:	edd3 7a00 	vldr	s15, [r3]
 80071e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071ea:	4b37      	ldr	r3, [pc, #220]	; (80072c8 <timerTask+0x170>)
 80071ec:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80071f0:	4b35      	ldr	r3, [pc, #212]	; (80072c8 <timerTask+0x170>)
 80071f2:	edd3 7a00 	vldr	s15, [r3]
 80071f6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80072bc <timerTask+0x164>
 80071fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80071fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007202:	dd09      	ble.n	8007218 <timerTask+0xc0>
 8007204:	4b30      	ldr	r3, [pc, #192]	; (80072c8 <timerTask+0x170>)
 8007206:	edd3 7a00 	vldr	s15, [r3]
 800720a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80072cc <timerTask+0x174>
 800720e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007212:	4b2d      	ldr	r3, [pc, #180]	; (80072c8 <timerTask+0x170>)
 8007214:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 8007218:	4b2b      	ldr	r3, [pc, #172]	; (80072c8 <timerTask+0x170>)
 800721a:	edd3 7a00 	vldr	s15, [r3]
 800721e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80072d0 <timerTask+0x178>
 8007222:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800722a:	d509      	bpl.n	8007240 <timerTask+0xe8>
 800722c:	4b26      	ldr	r3, [pc, #152]	; (80072c8 <timerTask+0x170>)
 800722e:	edd3 7a00 	vldr	s15, [r3]
 8007232:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80072cc <timerTask+0x174>
 8007236:	ee77 7a87 	vadd.f32	s15, s15, s14
 800723a:	4b23      	ldr	r3, [pc, #140]	; (80072c8 <timerTask+0x170>)
 800723c:	edc3 7a00 	vstr	s15, [r3]
	IMU_rol=(imu.rol)-IMU_rol_set;
 8007240:	4b1a      	ldr	r3, [pc, #104]	; (80072ac <timerTask+0x154>)
 8007242:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8007246:	4b23      	ldr	r3, [pc, #140]	; (80072d4 <timerTask+0x17c>)
 8007248:	edd3 7a00 	vldr	s15, [r3]
 800724c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007250:	4b21      	ldr	r3, [pc, #132]	; (80072d8 <timerTask+0x180>)
 8007252:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8007256:	4b20      	ldr	r3, [pc, #128]	; (80072d8 <timerTask+0x180>)
 8007258:	edd3 7a00 	vldr	s15, [r3]
 800725c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80072bc <timerTask+0x164>
 8007260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007268:	dd09      	ble.n	800727e <timerTask+0x126>
 800726a:	4b1b      	ldr	r3, [pc, #108]	; (80072d8 <timerTask+0x180>)
 800726c:	edd3 7a00 	vldr	s15, [r3]
 8007270:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80072cc <timerTask+0x174>
 8007274:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007278:	4b17      	ldr	r3, [pc, #92]	; (80072d8 <timerTask+0x180>)
 800727a:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 800727e:	4b16      	ldr	r3, [pc, #88]	; (80072d8 <timerTask+0x180>)
 8007280:	edd3 7a00 	vldr	s15, [r3]
 8007284:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80072d0 <timerTask+0x178>
 8007288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800728c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007290:	d400      	bmi.n	8007294 <timerTask+0x13c>
}
 8007292:	e009      	b.n	80072a8 <timerTask+0x150>
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 8007294:	4b10      	ldr	r3, [pc, #64]	; (80072d8 <timerTask+0x180>)
 8007296:	edd3 7a00 	vldr	s15, [r3]
 800729a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80072cc <timerTask+0x174>
 800729e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072a2:	4b0d      	ldr	r3, [pc, #52]	; (80072d8 <timerTask+0x180>)
 80072a4:	edc3 7a00 	vstr	s15, [r3]
}
 80072a8:	bf00      	nop
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	20000244 	.word	0x20000244
 80072b0:	20000374 	.word	0x20000374
 80072b4:	2000057c 	.word	0x2000057c
 80072b8:	42b40000 	.word	0x42b40000
 80072bc:	43340000 	.word	0x43340000
 80072c0:	c2b40000 	.word	0xc2b40000
 80072c4:	2000056c 	.word	0x2000056c
 80072c8:	20000360 	.word	0x20000360
 80072cc:	43b40000 	.word	0x43b40000
 80072d0:	c3340000 	.word	0xc3340000
 80072d4:	20000378 	.word	0x20000378
 80072d8:	200003b4 	.word	0x200003b4
 80072dc:	00000000 	.word	0x00000000

080072e0 <Gimbal_Task>:

void Gimbal_Task(){
 80072e0:	b5b0      	push	{r4, r5, r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
	int fire = 0;
 80072e6:	2300      	movs	r3, #0
 80072e8:	60fb      	str	r3, [r7, #12]
	int16_t u[4];
	if (rc.mouse_press_r == 1) {
 80072ea:	4bb3      	ldr	r3, [pc, #716]	; (80075b8 <Gimbal_Task+0x2d8>)
 80072ec:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d133      	bne.n	800735c <Gimbal_Task+0x7c>
		fire = 1;
 80072f4:	2301      	movs	r3, #1
 80072f6:	60fb      	str	r3, [r7, #12]
		DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	ee07 3a90 	vmov	s15, r3
 80072fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007302:	ed9f 7aae 	vldr	s14, [pc, #696]	; 80075bc <Gimbal_Task+0x2dc>
 8007306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800730a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800730e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007312:	4bab      	ldr	r3, [pc, #684]	; (80075c0 <Gimbal_Task+0x2e0>)
 8007314:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007318:	ee07 3a90 	vmov	s15, r3
 800731c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007320:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007324:	4ba7      	ldr	r3, [pc, #668]	; (80075c4 <Gimbal_Task+0x2e4>)
 8007326:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 800732a:	4ba6      	ldr	r3, [pc, #664]	; (80075c4 <Gimbal_Task+0x2e4>)
 800732c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800732e:	4aa6      	ldr	r2, [pc, #664]	; (80075c8 <Gimbal_Task+0x2e8>)
 8007330:	6053      	str	r3, [r2, #4]
		DBUFF[3] = u[2] = pidExecute(&loadPID);
 8007332:	48a4      	ldr	r0, [pc, #656]	; (80075c4 <Gimbal_Task+0x2e4>)
 8007334:	f000 fd18 	bl	8007d68 <pidExecute>
 8007338:	eef0 7a40 	vmov.f32	s15, s0
 800733c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007340:	ee17 3a90 	vmov	r3, s15
 8007344:	b21b      	sxth	r3, r3
 8007346:	813b      	strh	r3, [r7, #8]
 8007348:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800734c:	ee07 3a90 	vmov	s15, r3
 8007350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007354:	4b9c      	ldr	r3, [pc, #624]	; (80075c8 <Gimbal_Task+0x2e8>)
 8007356:	edc3 7a03 	vstr	s15, [r3, #12]
 800735a:	e05d      	b.n	8007418 <Gimbal_Task+0x138>
	} else {
		fire = 0;
 800735c:	2300      	movs	r3, #0
 800735e:	60fb      	str	r3, [r7, #12]
		if(rc.sw1==2){
 8007360:	4b95      	ldr	r3, [pc, #596]	; (80075b8 <Gimbal_Task+0x2d8>)
 8007362:	7a9b      	ldrb	r3, [r3, #10]
 8007364:	2b02      	cmp	r3, #2
 8007366:	d126      	bne.n	80073b6 <Gimbal_Task+0xd6>
			DBUFF[1] = loadPID.error = 900.0f*1 - loadMotorFdb.rpm;
 8007368:	4b95      	ldr	r3, [pc, #596]	; (80075c0 <Gimbal_Task+0x2e0>)
 800736a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800736e:	ee07 3a90 	vmov	s15, r3
 8007372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007376:	ed9f 7a95 	vldr	s14, [pc, #596]	; 80075cc <Gimbal_Task+0x2ec>
 800737a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800737e:	4b91      	ldr	r3, [pc, #580]	; (80075c4 <Gimbal_Task+0x2e4>)
 8007380:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 8007384:	4b8f      	ldr	r3, [pc, #572]	; (80075c4 <Gimbal_Task+0x2e4>)
 8007386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007388:	4a8f      	ldr	r2, [pc, #572]	; (80075c8 <Gimbal_Task+0x2e8>)
 800738a:	6053      	str	r3, [r2, #4]
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 800738c:	488d      	ldr	r0, [pc, #564]	; (80075c4 <Gimbal_Task+0x2e4>)
 800738e:	f000 fceb 	bl	8007d68 <pidExecute>
 8007392:	eef0 7a40 	vmov.f32	s15, s0
 8007396:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800739a:	ee17 3a90 	vmov	r3, s15
 800739e:	b21b      	sxth	r3, r3
 80073a0:	813b      	strh	r3, [r7, #8]
 80073a2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80073a6:	ee07 3a90 	vmov	s15, r3
 80073aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073ae:	4b86      	ldr	r3, [pc, #536]	; (80075c8 <Gimbal_Task+0x2e8>)
 80073b0:	edc3 7a03 	vstr	s15, [r3, #12]
 80073b4:	e030      	b.n	8007418 <Gimbal_Task+0x138>
		}
		else{
			DBUFF[1] = loadPID.error = -900.0f*fire*3 - loadMotorFdb.rpm;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	ee07 3a90 	vmov	s15, r3
 80073bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073c0:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80075bc <Gimbal_Task+0x2dc>
 80073c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073c8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80073cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80073d0:	4b7b      	ldr	r3, [pc, #492]	; (80075c0 <Gimbal_Task+0x2e0>)
 80073d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80073d6:	ee07 3a90 	vmov	s15, r3
 80073da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073e2:	4b78      	ldr	r3, [pc, #480]	; (80075c4 <Gimbal_Task+0x2e4>)
 80073e4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 80073e8:	4b76      	ldr	r3, [pc, #472]	; (80075c4 <Gimbal_Task+0x2e4>)
 80073ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ec:	4a76      	ldr	r2, [pc, #472]	; (80075c8 <Gimbal_Task+0x2e8>)
 80073ee:	6053      	str	r3, [r2, #4]
			DBUFF[3] = u[2] = pidExecute(&loadPID);
 80073f0:	4874      	ldr	r0, [pc, #464]	; (80075c4 <Gimbal_Task+0x2e4>)
 80073f2:	f000 fcb9 	bl	8007d68 <pidExecute>
 80073f6:	eef0 7a40 	vmov.f32	s15, s0
 80073fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073fe:	ee17 3a90 	vmov	r3, s15
 8007402:	b21b      	sxth	r3, r3
 8007404:	813b      	strh	r3, [r7, #8]
 8007406:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800740a:	ee07 3a90 	vmov	s15, r3
 800740e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007412:	4b6d      	ldr	r3, [pc, #436]	; (80075c8 <Gimbal_Task+0x2e8>)
 8007414:	edc3 7a03 	vstr	s15, [r3, #12]
		}
	}

	if(rc.sw2==2){target_yaw=0;}
 8007418:	4b67      	ldr	r3, [pc, #412]	; (80075b8 <Gimbal_Task+0x2d8>)
 800741a:	7adb      	ldrb	r3, [r3, #11]
 800741c:	2b02      	cmp	r3, #2
 800741e:	d103      	bne.n	8007428 <Gimbal_Task+0x148>
 8007420:	4b6b      	ldr	r3, [pc, #428]	; (80075d0 <Gimbal_Task+0x2f0>)
 8007422:	2200      	movs	r2, #0
 8007424:	801a      	strh	r2, [r3, #0]
 8007426:	e05b      	b.n	80074e0 <Gimbal_Task+0x200>
	else{
		if(rc.sw1==1){
 8007428:	4b63      	ldr	r3, [pc, #396]	; (80075b8 <Gimbal_Task+0x2d8>)
 800742a:	7a9b      	ldrb	r3, [r3, #10]
 800742c:	2b01      	cmp	r3, #1
 800742e:	d132      	bne.n	8007496 <Gimbal_Task+0x1b6>
			if(rc_SW1_temp==3){IMU_yaw_set=imu.yaw;}
 8007430:	4b68      	ldr	r3, [pc, #416]	; (80075d4 <Gimbal_Task+0x2f4>)
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	2b03      	cmp	r3, #3
 8007436:	d103      	bne.n	8007440 <Gimbal_Task+0x160>
 8007438:	4b67      	ldr	r3, [pc, #412]	; (80075d8 <Gimbal_Task+0x2f8>)
 800743a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800743c:	4a67      	ldr	r2, [pc, #412]	; (80075dc <Gimbal_Task+0x2fc>)
 800743e:	6013      	str	r3, [r2, #0]
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw;
 8007440:	4b67      	ldr	r3, [pc, #412]	; (80075e0 <Gimbal_Task+0x300>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	ee07 3a90 	vmov	s15, r3
 8007448:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800744c:	eddf 7a65 	vldr	s15, [pc, #404]	; 80075e4 <Gimbal_Task+0x304>
 8007450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007454:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007458:	4b63      	ldr	r3, [pc, #396]	; (80075e8 <Gimbal_Task+0x308>)
 800745a:	edd3 7a00 	vldr	s15, [r3]
 800745e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007462:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007466:	ee17 3a90 	vmov	r3, s15
 800746a:	b21a      	sxth	r2, r3
 800746c:	4b58      	ldr	r3, [pc, #352]	; (80075d0 <Gimbal_Task+0x2f0>)
 800746e:	801a      	strh	r2, [r3, #0]
		if(target_yaw>70){target_yaw=70;}
 8007470:	4b57      	ldr	r3, [pc, #348]	; (80075d0 <Gimbal_Task+0x2f0>)
 8007472:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007476:	2b46      	cmp	r3, #70	; 0x46
 8007478:	dd02      	ble.n	8007480 <Gimbal_Task+0x1a0>
 800747a:	4b55      	ldr	r3, [pc, #340]	; (80075d0 <Gimbal_Task+0x2f0>)
 800747c:	2246      	movs	r2, #70	; 0x46
 800747e:	801a      	strh	r2, [r3, #0]
		if(target_yaw<-70){target_yaw=-70;}
 8007480:	4b53      	ldr	r3, [pc, #332]	; (80075d0 <Gimbal_Task+0x2f0>)
 8007482:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007486:	f113 0f46 	cmn.w	r3, #70	; 0x46
 800748a:	da29      	bge.n	80074e0 <Gimbal_Task+0x200>
 800748c:	4b50      	ldr	r3, [pc, #320]	; (80075d0 <Gimbal_Task+0x2f0>)
 800748e:	f64f 72ba 	movw	r2, #65466	; 0xffba
 8007492:	801a      	strh	r2, [r3, #0]
 8007494:	e024      	b.n	80074e0 <Gimbal_Task+0x200>
		}
		else{
			target_yaw=(float)PC_mouse_x / yaw_magnification;
 8007496:	4b52      	ldr	r3, [pc, #328]	; (80075e0 <Gimbal_Task+0x300>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	ee07 3a90 	vmov	s15, r3
 800749e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80074a2:	eddf 7a50 	vldr	s15, [pc, #320]	; 80075e4 <Gimbal_Task+0x304>
 80074a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80074aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074b2:	ee17 3a90 	vmov	r3, s15
 80074b6:	b21a      	sxth	r2, r3
 80074b8:	4b45      	ldr	r3, [pc, #276]	; (80075d0 <Gimbal_Task+0x2f0>)
 80074ba:	801a      	strh	r2, [r3, #0]
			if(target_yaw>70){target_yaw=70;}
 80074bc:	4b44      	ldr	r3, [pc, #272]	; (80075d0 <Gimbal_Task+0x2f0>)
 80074be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80074c2:	2b46      	cmp	r3, #70	; 0x46
 80074c4:	dd02      	ble.n	80074cc <Gimbal_Task+0x1ec>
 80074c6:	4b42      	ldr	r3, [pc, #264]	; (80075d0 <Gimbal_Task+0x2f0>)
 80074c8:	2246      	movs	r2, #70	; 0x46
 80074ca:	801a      	strh	r2, [r3, #0]
			if(target_yaw<-70){target_yaw=-70;}
 80074cc:	4b40      	ldr	r3, [pc, #256]	; (80075d0 <Gimbal_Task+0x2f0>)
 80074ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80074d2:	f113 0f46 	cmn.w	r3, #70	; 0x46
 80074d6:	da03      	bge.n	80074e0 <Gimbal_Task+0x200>
 80074d8:	4b3d      	ldr	r3, [pc, #244]	; (80075d0 <Gimbal_Task+0x2f0>)
 80074da:	f64f 72ba 	movw	r2, #65466	; 0xffba
 80074de:	801a      	strh	r2, [r3, #0]
		}
	}

	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 80074e0:	4b42      	ldr	r3, [pc, #264]	; (80075ec <Gimbal_Task+0x30c>)
 80074e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7f9 f82c 	bl	8000544 <__aeabi_i2d>
 80074ec:	f04f 0200 	mov.w	r2, #0
 80074f0:	4b3f      	ldr	r3, [pc, #252]	; (80075f0 <Gimbal_Task+0x310>)
 80074f2:	f7f8 fed9 	bl	80002a8 <__aeabi_dsub>
 80074f6:	4603      	mov	r3, r0
 80074f8:	460c      	mov	r4, r1
 80074fa:	4618      	mov	r0, r3
 80074fc:	4621      	mov	r1, r4
 80074fe:	a32a      	add	r3, pc, #168	; (adr r3, 80075a8 <Gimbal_Task+0x2c8>)
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	f7f9 f9b2 	bl	800086c <__aeabi_ddiv>
 8007508:	4603      	mov	r3, r0
 800750a:	460c      	mov	r4, r1
 800750c:	4618      	mov	r0, r3
 800750e:	4621      	mov	r1, r4
 8007510:	f04f 0200 	mov.w	r2, #0
 8007514:	4b37      	ldr	r3, [pc, #220]	; (80075f4 <Gimbal_Task+0x314>)
 8007516:	f7f9 f87f 	bl	8000618 <__aeabi_dmul>
 800751a:	4603      	mov	r3, r0
 800751c:	460c      	mov	r4, r1
 800751e:	4618      	mov	r0, r3
 8007520:	4621      	mov	r1, r4
 8007522:	f7f9 fb51 	bl	8000bc8 <__aeabi_d2f>
 8007526:	ee07 0a90 	vmov	s15, r0
 800752a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800752e:	ee17 3a90 	vmov	r3, s15
 8007532:	b21a      	sxth	r2, r3
 8007534:	4b30      	ldr	r3, [pc, #192]	; (80075f8 <Gimbal_Task+0x318>)
 8007536:	801a      	strh	r2, [r3, #0]

	//u[0]=map(target_yaw-yaw_now, -180, 180, -30000, 30000);
	u[0]=((target_yaw-yaw_now)*166.0)-(gimbalYawFdb.rpm*100.0);
 8007538:	4b25      	ldr	r3, [pc, #148]	; (80075d0 <Gimbal_Task+0x2f0>)
 800753a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800753e:	461a      	mov	r2, r3
 8007540:	4b2d      	ldr	r3, [pc, #180]	; (80075f8 <Gimbal_Task+0x318>)
 8007542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	4618      	mov	r0, r3
 800754a:	f7f8 fffb 	bl	8000544 <__aeabi_i2d>
 800754e:	a318      	add	r3, pc, #96	; (adr r3, 80075b0 <Gimbal_Task+0x2d0>)
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f7f9 f860 	bl	8000618 <__aeabi_dmul>
 8007558:	4603      	mov	r3, r0
 800755a:	460c      	mov	r4, r1
 800755c:	4625      	mov	r5, r4
 800755e:	461c      	mov	r4, r3
 8007560:	4b22      	ldr	r3, [pc, #136]	; (80075ec <Gimbal_Task+0x30c>)
 8007562:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8007566:	4618      	mov	r0, r3
 8007568:	f7f8 ffec 	bl	8000544 <__aeabi_i2d>
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	4b22      	ldr	r3, [pc, #136]	; (80075fc <Gimbal_Task+0x31c>)
 8007572:	f7f9 f851 	bl	8000618 <__aeabi_dmul>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4620      	mov	r0, r4
 800757c:	4629      	mov	r1, r5
 800757e:	f7f8 fe93 	bl	80002a8 <__aeabi_dsub>
 8007582:	4603      	mov	r3, r0
 8007584:	460c      	mov	r4, r1
 8007586:	4618      	mov	r0, r3
 8007588:	4621      	mov	r1, r4
 800758a:	f7f9 faf5 	bl	8000b78 <__aeabi_d2iz>
 800758e:	4603      	mov	r3, r0
 8007590:	b21b      	sxth	r3, r3
 8007592:	80bb      	strh	r3, [r7, #4]

	if(rc.sw2==2){target_pich=0;}
 8007594:	4b08      	ldr	r3, [pc, #32]	; (80075b8 <Gimbal_Task+0x2d8>)
 8007596:	7adb      	ldrb	r3, [r3, #11]
 8007598:	2b02      	cmp	r3, #2
 800759a:	d133      	bne.n	8007604 <Gimbal_Task+0x324>
 800759c:	4b18      	ldr	r3, [pc, #96]	; (8007600 <Gimbal_Task+0x320>)
 800759e:	2200      	movs	r2, #0
 80075a0:	801a      	strh	r2, [r3, #0]
 80075a2:	e059      	b.n	8007658 <Gimbal_Task+0x378>
 80075a4:	f3af 8000 	nop.w
 80075a8:	00000000 	.word	0x00000000
 80075ac:	40bfff00 	.word	0x40bfff00
 80075b0:	00000000 	.word	0x00000000
 80075b4:	4064c000 	.word	0x4064c000
 80075b8:	20000340 	.word	0x20000340
 80075bc:	c4610000 	.word	0xc4610000
 80075c0:	20000570 	.word	0x20000570
 80075c4:	200005a4 	.word	0x200005a4
 80075c8:	200003bc 	.word	0x200003bc
 80075cc:	44610000 	.word	0x44610000
 80075d0:	2000058c 	.word	0x2000058c
 80075d4:	20000370 	.word	0x20000370
 80075d8:	20000244 	.word	0x20000244
 80075dc:	2000056c 	.word	0x2000056c
 80075e0:	200003ac 	.word	0x200003ac
 80075e4:	0000001e 	.word	0x0000001e
 80075e8:	20000360 	.word	0x20000360
 80075ec:	20000364 	.word	0x20000364
 80075f0:	40b00000 	.word	0x40b00000
 80075f4:	40768000 	.word	0x40768000
 80075f8:	200005a2 	.word	0x200005a2
 80075fc:	40590000 	.word	0x40590000
 8007600:	200003b0 	.word	0x200003b0
	else{
		target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 8007604:	4b4c      	ldr	r3, [pc, #304]	; (8007738 <Gimbal_Task+0x458>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	ee07 3a90 	vmov	s15, r3
 800760c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007610:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800773c <Gimbal_Task+0x45c>
 8007614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800761c:	4b48      	ldr	r3, [pc, #288]	; (8007740 <Gimbal_Task+0x460>)
 800761e:	edd3 7a00 	vldr	s15, [r3]
 8007622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007626:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800762a:	ee17 3a90 	vmov	r3, s15
 800762e:	b21a      	sxth	r2, r3
 8007630:	4b44      	ldr	r3, [pc, #272]	; (8007744 <Gimbal_Task+0x464>)
 8007632:	801a      	strh	r2, [r3, #0]
		if(target_pich>20){target_pich=20;}
 8007634:	4b43      	ldr	r3, [pc, #268]	; (8007744 <Gimbal_Task+0x464>)
 8007636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800763a:	2b14      	cmp	r3, #20
 800763c:	dd02      	ble.n	8007644 <Gimbal_Task+0x364>
 800763e:	4b41      	ldr	r3, [pc, #260]	; (8007744 <Gimbal_Task+0x464>)
 8007640:	2214      	movs	r2, #20
 8007642:	801a      	strh	r2, [r3, #0]
		if(target_pich<-30){target_pich=-30;}
 8007644:	4b3f      	ldr	r3, [pc, #252]	; (8007744 <Gimbal_Task+0x464>)
 8007646:	f9b3 3000 	ldrsh.w	r3, [r3]
 800764a:	f113 0f1e 	cmn.w	r3, #30
 800764e:	da03      	bge.n	8007658 <Gimbal_Task+0x378>
 8007650:	4b3c      	ldr	r3, [pc, #240]	; (8007744 <Gimbal_Task+0x464>)
 8007652:	f64f 72e2 	movw	r2, #65506	; 0xffe2
 8007656:	801a      	strh	r2, [r3, #0]
	}
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+28;
 8007658:	4b3b      	ldr	r3, [pc, #236]	; (8007748 <Gimbal_Task+0x468>)
 800765a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800765e:	4618      	mov	r0, r3
 8007660:	f7f8 ff70 	bl	8000544 <__aeabi_i2d>
 8007664:	f04f 0200 	mov.w	r2, #0
 8007668:	4b38      	ldr	r3, [pc, #224]	; (800774c <Gimbal_Task+0x46c>)
 800766a:	f7f8 fe1d 	bl	80002a8 <__aeabi_dsub>
 800766e:	4603      	mov	r3, r0
 8007670:	460c      	mov	r4, r1
 8007672:	4618      	mov	r0, r3
 8007674:	4621      	mov	r1, r4
 8007676:	a32e      	add	r3, pc, #184	; (adr r3, 8007730 <Gimbal_Task+0x450>)
 8007678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767c:	f7f9 f8f6 	bl	800086c <__aeabi_ddiv>
 8007680:	4603      	mov	r3, r0
 8007682:	460c      	mov	r4, r1
 8007684:	4618      	mov	r0, r3
 8007686:	4621      	mov	r1, r4
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	4b30      	ldr	r3, [pc, #192]	; (8007750 <Gimbal_Task+0x470>)
 800768e:	f7f8 ffc3 	bl	8000618 <__aeabi_dmul>
 8007692:	4603      	mov	r3, r0
 8007694:	460c      	mov	r4, r1
 8007696:	4618      	mov	r0, r3
 8007698:	4621      	mov	r1, r4
 800769a:	f7f9 fa95 	bl	8000bc8 <__aeabi_d2f>
 800769e:	ee07 0a10 	vmov	s14, r0
 80076a2:	eef3 7a0c 	vmov.f32	s15, #60	; 0x41e00000  28.0
 80076a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80076aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80076ae:	ee17 3a90 	vmov	r3, s15
 80076b2:	b21a      	sxth	r2, r3
 80076b4:	4b27      	ldr	r3, [pc, #156]	; (8007754 <Gimbal_Task+0x474>)
 80076b6:	801a      	strh	r2, [r3, #0]

	//u[1]=map(target_pich-pich_now, -30, 20, -15000, 15000);
	u[1]=((target_pich-pich_now)*500.0)-(gimbalPitchFdb.rpm*100.0);
 80076b8:	4b22      	ldr	r3, [pc, #136]	; (8007744 <Gimbal_Task+0x464>)
 80076ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80076be:	461a      	mov	r2, r3
 80076c0:	4b24      	ldr	r3, [pc, #144]	; (8007754 <Gimbal_Task+0x474>)
 80076c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	4618      	mov	r0, r3
 80076ca:	f7f8 ff3b 	bl	8000544 <__aeabi_i2d>
 80076ce:	f04f 0200 	mov.w	r2, #0
 80076d2:	4b21      	ldr	r3, [pc, #132]	; (8007758 <Gimbal_Task+0x478>)
 80076d4:	f7f8 ffa0 	bl	8000618 <__aeabi_dmul>
 80076d8:	4603      	mov	r3, r0
 80076da:	460c      	mov	r4, r1
 80076dc:	4625      	mov	r5, r4
 80076de:	461c      	mov	r4, r3
 80076e0:	4b19      	ldr	r3, [pc, #100]	; (8007748 <Gimbal_Task+0x468>)
 80076e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7f8 ff2c 	bl	8000544 <__aeabi_i2d>
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	4b1a      	ldr	r3, [pc, #104]	; (800775c <Gimbal_Task+0x47c>)
 80076f2:	f7f8 ff91 	bl	8000618 <__aeabi_dmul>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4620      	mov	r0, r4
 80076fc:	4629      	mov	r1, r5
 80076fe:	f7f8 fdd3 	bl	80002a8 <__aeabi_dsub>
 8007702:	4603      	mov	r3, r0
 8007704:	460c      	mov	r4, r1
 8007706:	4618      	mov	r0, r3
 8007708:	4621      	mov	r1, r4
 800770a:	f7f9 fa35 	bl	8000b78 <__aeabi_d2iz>
 800770e:	4603      	mov	r3, r0
 8007710:	b21b      	sxth	r3, r3
 8007712:	80fb      	strh	r3, [r7, #6]

	u[3]=0;
 8007714:	2300      	movs	r3, #0
 8007716:	817b      	strh	r3, [r7, #10]
	driveGimbalMotors(u);
 8007718:	1d3b      	adds	r3, r7, #4
 800771a:	4618      	mov	r0, r3
 800771c:	f000 faa8 	bl	8007c70 <driveGimbalMotors>
	rc_SW1_temp=rc.sw1;
 8007720:	4b0f      	ldr	r3, [pc, #60]	; (8007760 <Gimbal_Task+0x480>)
 8007722:	7a9a      	ldrb	r2, [r3, #10]
 8007724:	4b0f      	ldr	r3, [pc, #60]	; (8007764 <Gimbal_Task+0x484>)
 8007726:	701a      	strb	r2, [r3, #0]
}
 8007728:	bf00      	nop
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bdb0      	pop	{r4, r5, r7, pc}
 8007730:	00000000 	.word	0x00000000
 8007734:	40bfff00 	.word	0x40bfff00
 8007738:	2000043c 	.word	0x2000043c
 800773c:	00000050 	.word	0x00000050
 8007740:	2000057c 	.word	0x2000057c
 8007744:	200003b0 	.word	0x200003b0
 8007748:	20000580 	.word	0x20000580
 800774c:	40b00000 	.word	0x40b00000
 8007750:	40768000 	.word	0x40768000
 8007754:	200005d0 	.word	0x200005d0
 8007758:	407f4000 	.word	0x407f4000
 800775c:	40590000 	.word	0x40590000
 8007760:	20000340 	.word	0x20000340
 8007764:	20000370 	.word	0x20000370

08007768 <fire_Task>:

void fire_Task(){
 8007768:	b480      	push	{r7}
 800776a:	af00      	add	r7, sp, #0
	if(rc.sw2==1){
 800776c:	4b18      	ldr	r3, [pc, #96]	; (80077d0 <fire_Task+0x68>)
 800776e:	7adb      	ldrb	r3, [r3, #11]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d11a      	bne.n	80077aa <fire_Task+0x42>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 8007774:	4b17      	ldr	r3, [pc, #92]	; (80077d4 <fire_Task+0x6c>)
 8007776:	881a      	ldrh	r2, [r3, #0]
 8007778:	4b17      	ldr	r3, [pc, #92]	; (80077d8 <fire_Task+0x70>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, sw1_cnt);
 800777e:	4b15      	ldr	r3, [pc, #84]	; (80077d4 <fire_Task+0x6c>)
 8007780:	881a      	ldrh	r2, [r3, #0]
 8007782:	4b15      	ldr	r3, [pc, #84]	; (80077d8 <fire_Task+0x70>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	641a      	str	r2, [r3, #64]	; 0x40
		if(sw1_cnt>=1400){
 8007788:	4b12      	ldr	r3, [pc, #72]	; (80077d4 <fire_Task+0x6c>)
 800778a:	881b      	ldrh	r3, [r3, #0]
 800778c:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8007790:	d304      	bcc.n	800779c <fire_Task+0x34>
			sw1_cnt=1400;
 8007792:	4b10      	ldr	r3, [pc, #64]	; (80077d4 <fire_Task+0x6c>)
 8007794:	f44f 62af 	mov.w	r2, #1400	; 0x578
 8007798:	801a      	strh	r2, [r3, #0]
	else{
		sw1_cnt=1220;
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, sw1_cnt);
	}
}
 800779a:	e014      	b.n	80077c6 <fire_Task+0x5e>
		else{sw1_cnt++;}
 800779c:	4b0d      	ldr	r3, [pc, #52]	; (80077d4 <fire_Task+0x6c>)
 800779e:	881b      	ldrh	r3, [r3, #0]
 80077a0:	3301      	adds	r3, #1
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	4b0b      	ldr	r3, [pc, #44]	; (80077d4 <fire_Task+0x6c>)
 80077a6:	801a      	strh	r2, [r3, #0]
}
 80077a8:	e00d      	b.n	80077c6 <fire_Task+0x5e>
		sw1_cnt=1220;
 80077aa:	4b0a      	ldr	r3, [pc, #40]	; (80077d4 <fire_Task+0x6c>)
 80077ac:	f240 42c4 	movw	r2, #1220	; 0x4c4
 80077b0:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sw1_cnt);
 80077b2:	4b08      	ldr	r3, [pc, #32]	; (80077d4 <fire_Task+0x6c>)
 80077b4:	881a      	ldrh	r2, [r3, #0]
 80077b6:	4b08      	ldr	r3, [pc, #32]	; (80077d8 <fire_Task+0x70>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, sw1_cnt);
 80077bc:	4b05      	ldr	r3, [pc, #20]	; (80077d4 <fire_Task+0x6c>)
 80077be:	881a      	ldrh	r2, [r3, #0]
 80077c0:	4b05      	ldr	r3, [pc, #20]	; (80077d8 <fire_Task+0x70>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80077c6:	bf00      	nop
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr
 80077d0:	20000340 	.word	0x20000340
 80077d4:	2000001a 	.word	0x2000001a
 80077d8:	2000066c 	.word	0x2000066c

080077dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80077dc:	b480      	push	{r7}
 80077de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80077e0:	e7fe      	b.n	80077e0 <Error_Handler+0x4>
	...

080077e4 <mecanum_calculate>:
  * @param input : ccx=+vx(mm/s)  ccy=+vy(mm/s)  ccw=+vw(deg/s)
  *        output: every wheel speed(rpm)
  * @note  1=FR 2=FL 3=BL 4=BR
  */
void mecanum_calculate(struct mecanum *mec)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b08a      	sub	sp, #40	; 0x28
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	ed93 7a02 	vldr	s14, [r3, #8]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80077f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80077fc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007800:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	edd3 7a03 	vldr	s15, [r3, #12]
 800780a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	edd3 7a04 	vldr	s15, [r3, #16]
 8007814:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007818:	eddf 6ac8 	vldr	s13, [pc, #800]	; 8007b3c <mecanum_calculate+0x358>
 800781c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007820:	4bc7      	ldr	r3, [pc, #796]	; (8007b40 <mecanum_calculate+0x35c>)
 8007822:	edc3 7a00 	vstr	s15, [r3]
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	ed93 7a02 	vldr	s14, [r3, #8]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007836:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800783a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	edd3 7a03 	vldr	s15, [r3, #12]
 8007844:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	edd3 7a04 	vldr	s15, [r3, #16]
 800784e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007852:	eddf 6aba 	vldr	s13, [pc, #744]	; 8007b3c <mecanum_calculate+0x358>
 8007856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800785a:	4bba      	ldr	r3, [pc, #744]	; (8007b44 <mecanum_calculate+0x360>)
 800785c:	edc3 7a00 	vstr	s15, [r3]
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	ed93 7a02 	vldr	s14, [r3, #8]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	edd3 7a01 	vldr	s15, [r3, #4]
 800786c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007870:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007874:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	edd3 7a03 	vldr	s15, [r3, #12]
 800787e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	edd3 7a04 	vldr	s15, [r3, #16]
 8007888:	ee37 7a67 	vsub.f32	s14, s14, s15
 800788c:	eddf 6aab 	vldr	s13, [pc, #684]	; 8007b3c <mecanum_calculate+0x358>
 8007890:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007894:	4bac      	ldr	r3, [pc, #688]	; (8007b48 <mecanum_calculate+0x364>)
 8007896:	edc3 7a00 	vstr	s15, [r3]
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	ed93 7a02 	vldr	s14, [r3, #8]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80078a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078aa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80078ae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80078b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	edd3 7a04 	vldr	s15, [r3, #16]
 80078c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80078c6:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8007b3c <mecanum_calculate+0x358>
 80078ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80078ce:	4b9f      	ldr	r3, [pc, #636]	; (8007b4c <mecanum_calculate+0x368>)
 80078d0:	edc3 7a00 	vstr	s15, [r3]

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	edd3 7a00 	vldr	s15, [r3]
 80078da:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8007b50 <mecanum_calculate+0x36c>
 80078de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80078e2:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8007b54 <mecanum_calculate+0x370>
 80078e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078ea:	4b9b      	ldr	r3, [pc, #620]	; (8007b58 <mecanum_calculate+0x374>)
 80078ec:	edc3 7a00 	vstr	s15, [r3]

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80078f6:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8007b5c <mecanum_calculate+0x378>
 80078fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007902:	d803      	bhi.n	800790c <mecanum_calculate+0x128>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a96      	ldr	r2, [pc, #600]	; (8007b60 <mecanum_calculate+0x37c>)
 8007908:	615a      	str	r2, [r3, #20]
 800790a:	e00c      	b.n	8007926 <mecanum_calculate+0x142>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	edd3 7a05 	vldr	s15, [r3, #20]
 8007912:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8007b64 <mecanum_calculate+0x380>
 8007916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800791a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800791e:	db02      	blt.n	8007926 <mecanum_calculate+0x142>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a91      	ldr	r2, [pc, #580]	; (8007b68 <mecanum_calculate+0x384>)
 8007924:	615a      	str	r2, [r3, #20]
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	edd3 7a06 	vldr	s15, [r3, #24]
 800792c:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8007b5c <mecanum_calculate+0x378>
 8007930:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007938:	d803      	bhi.n	8007942 <mecanum_calculate+0x15e>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a88      	ldr	r2, [pc, #544]	; (8007b60 <mecanum_calculate+0x37c>)
 800793e:	619a      	str	r2, [r3, #24]
 8007940:	e00c      	b.n	800795c <mecanum_calculate+0x178>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	edd3 7a06 	vldr	s15, [r3, #24]
 8007948:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8007b64 <mecanum_calculate+0x380>
 800794c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007954:	db02      	blt.n	800795c <mecanum_calculate+0x178>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a83      	ldr	r2, [pc, #524]	; (8007b68 <mecanum_calculate+0x384>)
 800795a:	619a      	str	r2, [r3, #24]
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	edd3 7a07 	vldr	s15, [r3, #28]
 8007962:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8007b6c <mecanum_calculate+0x388>
 8007966:	eef4 7ac7 	vcmpe.f32	s15, s14
 800796a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800796e:	d803      	bhi.n	8007978 <mecanum_calculate+0x194>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a7f      	ldr	r2, [pc, #508]	; (8007b70 <mecanum_calculate+0x38c>)
 8007974:	61da      	str	r2, [r3, #28]
 8007976:	e00c      	b.n	8007992 <mecanum_calculate+0x1ae>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	edd3 7a07 	vldr	s15, [r3, #28]
 800797e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8007b74 <mecanum_calculate+0x390>
 8007982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798a:	db02      	blt.n	8007992 <mecanum_calculate+0x1ae>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a7a      	ldr	r2, [pc, #488]	; (8007b78 <mecanum_calculate+0x394>)
 8007990:	61da      	str	r2, [r3, #28]

  float wheel_rpm[4];
  float max = 0;
 8007992:	f04f 0300 	mov.w	r3, #0
 8007996:	627b      	str	r3, [r7, #36]	; 0x24

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	edd3 7a05 	vldr	s15, [r3, #20]
 800799e:	eeb1 7a67 	vneg.f32	s14, s15
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	edd3 7a06 	vldr	s15, [r3, #24]
 80079a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	edd3 6a07 	vldr	s13, [r3, #28]
 80079b2:	4b63      	ldr	r3, [pc, #396]	; (8007b40 <mecanum_calculate+0x35c>)
 80079b4:	edd3 7a00 	vldr	s15, [r3]
 80079b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80079bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079c0:	4b65      	ldr	r3, [pc, #404]	; (8007b58 <mecanum_calculate+0x374>)
 80079c2:	edd3 7a00 	vldr	s15, [r3]
 80079c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ca:	edc7 7a03 	vstr	s15, [r7, #12]
  wheel_rpm[1] = (mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	ed93 7a05 	vldr	s14, [r3, #20]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80079da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	edd3 6a07 	vldr	s13, [r3, #28]
 80079e4:	4b57      	ldr	r3, [pc, #348]	; (8007b44 <mecanum_calculate+0x360>)
 80079e6:	edd3 7a00 	vldr	s15, [r3]
 80079ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80079ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80079f2:	4b59      	ldr	r3, [pc, #356]	; (8007b58 <mecanum_calculate+0x374>)
 80079f4:	edd3 7a00 	vldr	s15, [r3]
 80079f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079fc:	edc7 7a04 	vstr	s15, [r7, #16]
  wheel_rpm[2] = (mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	ed93 7a05 	vldr	s14, [r3, #20]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	edd3 7a06 	vldr	s15, [r3, #24]
 8007a0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	edd3 6a07 	vldr	s13, [r3, #28]
 8007a16:	4b4c      	ldr	r3, [pc, #304]	; (8007b48 <mecanum_calculate+0x364>)
 8007a18:	edd3 7a00 	vldr	s15, [r3]
 8007a1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a24:	4b4c      	ldr	r3, [pc, #304]	; (8007b58 <mecanum_calculate+0x374>)
 8007a26:	edd3 7a00 	vldr	s15, [r3]
 8007a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a2e:	edc7 7a05 	vstr	s15, [r7, #20]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	ed93 7a06 	vldr	s14, [r3, #24]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	edd3 7a05 	vldr	s15, [r3, #20]
 8007a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	edd3 6a07 	vldr	s13, [r3, #28]
 8007a48:	4b40      	ldr	r3, [pc, #256]	; (8007b4c <mecanum_calculate+0x368>)
 8007a4a:	edd3 7a00 	vldr	s15, [r3]
 8007a4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007a56:	4b40      	ldr	r3, [pc, #256]	; (8007b58 <mecanum_calculate+0x374>)
 8007a58:	edd3 7a00 	vldr	s15, [r3]
 8007a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a60:	edc7 7a06 	vstr	s15, [r7, #24]

  //find max item
  for (uint8_t i = 0; i < 4; i++)
 8007a64:	2300      	movs	r3, #0
 8007a66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007a6a:	e023      	b.n	8007ab4 <mecanum_calculate+0x2d0>
  {
    if (fabs(wheel_rpm[i]) > max)
 8007a6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007a76:	4413      	add	r3, r2
 8007a78:	3b1c      	subs	r3, #28
 8007a7a:	edd3 7a00 	vldr	s15, [r3]
 8007a7e:	eef0 7ae7 	vabs.f32	s15, s15
 8007a82:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007a86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a8e:	d50c      	bpl.n	8007aaa <mecanum_calculate+0x2c6>
      max = fabs(wheel_rpm[i]);
 8007a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007a9a:	4413      	add	r3, r2
 8007a9c:	3b1c      	subs	r3, #28
 8007a9e:	edd3 7a00 	vldr	s15, [r3]
 8007aa2:	eef0 7ae7 	vabs.f32	s15, s15
 8007aa6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  for (uint8_t i = 0; i < 4; i++)
 8007aaa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007aae:	3301      	adds	r3, #1
 8007ab0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ab4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d9d7      	bls.n	8007a6c <mecanum_calculate+0x288>
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 8007abc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007ac0:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8007b7c <mecanum_calculate+0x398>
 8007ac4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007acc:	dd2a      	ble.n	8007b24 <mecanum_calculate+0x340>
  {
    float rate = MAX_WHEEL_RPM / max;
 8007ace:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8007b7c <mecanum_calculate+0x398>
 8007ad2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ada:	edc7 7a07 	vstr	s15, [r7, #28]
    for (uint8_t i = 0; i < 4; i++)
 8007ade:	2300      	movs	r3, #0
 8007ae0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007ae4:	e01a      	b.n	8007b1c <mecanum_calculate+0x338>
      wheel_rpm[i] *= rate;
 8007ae6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007af0:	4413      	add	r3, r2
 8007af2:	3b1c      	subs	r3, #28
 8007af4:	ed93 7a00 	vldr	s14, [r3]
 8007af8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007afc:	edd7 7a07 	vldr	s15, [r7, #28]
 8007b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007b0a:	4413      	add	r3, r2
 8007b0c:	3b1c      	subs	r3, #28
 8007b0e:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 4; i++)
 8007b12:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007b16:	3301      	adds	r3, #1
 8007b18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007b1c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d9e0      	bls.n	8007ae6 <mecanum_calculate+0x302>
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	3340      	adds	r3, #64	; 0x40
 8007b28:	f107 010c 	add.w	r1, r7, #12
 8007b2c:	2210      	movs	r2, #16
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 ff7e 	bl	8008a30 <memcpy>
}
 8007b34:	bf00      	nop
 8007b36:	3728      	adds	r7, #40	; 0x28
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	42653333 	.word	0x42653333
 8007b40:	20000280 	.word	0x20000280
 8007b44:	20000284 	.word	0x20000284
 8007b48:	20000288 	.word	0x20000288
 8007b4c:	2000028c 	.word	0x2000028c
 8007b50:	3d579436 	.word	0x3d579436
 8007b54:	42700000 	.word	0x42700000
 8007b58:	20000290 	.word	0x20000290
 8007b5c:	c4ce4000 	.word	0xc4ce4000
 8007b60:	c4ce4000 	.word	0xc4ce4000
 8007b64:	44ce4000 	.word	0x44ce4000
 8007b68:	44ce4000 	.word	0x44ce4000
 8007b6c:	c3160000 	.word	0xc3160000
 8007b70:	c3160000 	.word	0xc3160000
 8007b74:	43160000 	.word	0x43160000
 8007b78:	43160000 	.word	0x43160000
 8007b7c:	4584d000 	.word	0x4584d000

08007b80 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b08c      	sub	sp, #48	; 0x30
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef header;
	uint8_t TxData[8] = { 0 };
 8007b88:	f107 030c 	add.w	r3, r7, #12
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	601a      	str	r2, [r3, #0]
 8007b90:	605a      	str	r2, [r3, #4]
	uint32_t TxMailbox;

	header.StdId = 0x200;
 8007b92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b96:	617b      	str	r3, [r7, #20]
	header.RTR = CAN_RTR_DATA;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	623b      	str	r3, [r7, #32]
	header.IDE = CAN_ID_STD;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	61fb      	str	r3, [r7, #28]
	header.DLC = 8;
 8007ba0:	2308      	movs	r3, #8
 8007ba2:	627b      	str	r3, [r7, #36]	; 0x24
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ba8:	e050      	b.n	8007c4c <driveWheel+0xcc>
		if (CaseMotor_MaxSpeed < u[i]) {
 8007baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bac:	005b      	lsls	r3, r3, #1
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	dd0b      	ble.n	8007bd8 <driveWheel+0x58>
			u[i] = CaseMotor_MaxSpeed - 1;
 8007bc0:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	b299      	uxth	r1, r3
 8007bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bcc:	005b      	lsls	r3, r3, #1
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	b20a      	sxth	r2, r1
 8007bd4:	801a      	strh	r2, [r3, #0]
 8007bd6:	e017      	b.n	8007c08 <driveWheel+0x88>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8007bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bda:	005b      	lsls	r3, r3, #1
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	4413      	add	r3, r2
 8007be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007be4:	461a      	mov	r2, r3
 8007be6:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007bea:	425b      	negs	r3, r3
 8007bec:	429a      	cmp	r2, r3
 8007bee:	da0b      	bge.n	8007c08 <driveWheel+0x88>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8007bf0:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	f1c3 0301 	rsb	r3, r3, #1
 8007bfa:	b299      	uxth	r1, r3
 8007bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bfe:	005b      	lsls	r3, r3, #1
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	4413      	add	r3, r2
 8007c04:	b20a      	sxth	r2, r1
 8007c06:	801a      	strh	r2, [r3, #0]
		}
		TxData[i * 2] = u[i] >> 8;
 8007c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	4413      	add	r3, r2
 8007c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c14:	121b      	asrs	r3, r3, #8
 8007c16:	b21a      	sxth	r2, r3
 8007c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1a:	005b      	lsls	r3, r3, #1
 8007c1c:	b2d2      	uxtb	r2, r2
 8007c1e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007c22:	440b      	add	r3, r1
 8007c24:	f803 2c24 	strb.w	r2, [r3, #-36]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8007c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2a:	005b      	lsls	r3, r3, #1
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	3301      	adds	r3, #1
 8007c3a:	b2d2      	uxtb	r2, r2
 8007c3c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007c40:	440b      	add	r3, r1
 8007c42:	f803 2c24 	strb.w	r2, [r3, #-36]
	for (int i = 0; i < 4; i++) {
 8007c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c48:	3301      	adds	r3, #1
 8007c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4e:	2b03      	cmp	r3, #3
 8007c50:	ddab      	ble.n	8007baa <driveWheel+0x2a>
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8007c52:	f107 0308 	add.w	r3, r7, #8
 8007c56:	f107 020c 	add.w	r2, r7, #12
 8007c5a:	f107 0114 	add.w	r1, r7, #20
 8007c5e:	4803      	ldr	r0, [pc, #12]	; (8007c6c <driveWheel+0xec>)
 8007c60:	f7f9 fc36 	bl	80014d0 <HAL_CAN_AddTxMessage>

}
 8007c64:	bf00      	nop
 8007c66:	3730      	adds	r7, #48	; 0x30
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	200002f0 	.word	0x200002f0

08007c70 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b08c      	sub	sp, #48	; 0x30
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef header;
	uint8_t TxData[8] = { 0 };
 8007c78:	f107 030c 	add.w	r3, r7, #12
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	601a      	str	r2, [r3, #0]
 8007c80:	605a      	str	r2, [r3, #4]
	uint32_t TxMailbox;

	header.StdId = 0x1ff;
 8007c82:	f240 13ff 	movw	r3, #511	; 0x1ff
 8007c86:	617b      	str	r3, [r7, #20]
	header.RTR = CAN_RTR_DATA;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	623b      	str	r3, [r7, #32]
	header.IDE = CAN_ID_STD;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	61fb      	str	r3, [r7, #28]
	header.DLC = 8;
 8007c90:	2308      	movs	r3, #8
 8007c92:	627b      	str	r3, [r7, #36]	; 0x24
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
 8007c94:	2300      	movs	r3, #0
 8007c96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c98:	e053      	b.n	8007d42 <driveGimbalMotors+0xd2>
		if(i==2){
 8007c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d12e      	bne.n	8007cfe <driveGimbalMotors+0x8e>
		if (CaseMotor_MaxSpeed < u[i]) {
 8007ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca2:	005b      	lsls	r3, r3, #1
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007cac:	461a      	mov	r2, r3
 8007cae:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	dd0b      	ble.n	8007cce <driveGimbalMotors+0x5e>
			u[i] = CaseMotor_MaxSpeed - 1;
 8007cb6:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b299      	uxth	r1, r3
 8007cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cc2:	005b      	lsls	r3, r3, #1
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	4413      	add	r3, r2
 8007cc8:	b20a      	sxth	r2, r1
 8007cca:	801a      	strh	r2, [r3, #0]
 8007ccc:	e017      	b.n	8007cfe <driveGimbalMotors+0x8e>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8007cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007ce0:	425b      	negs	r3, r3
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	da0b      	bge.n	8007cfe <driveGimbalMotors+0x8e>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8007ce6:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	f1c3 0301 	rsb	r3, r3, #1
 8007cf0:	b299      	uxth	r1, r3
 8007cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	b20a      	sxth	r2, r1
 8007cfc:	801a      	strh	r2, [r3, #0]
		}
		}
		TxData[i * 2] = u[i] >> 8;
 8007cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d00:	005b      	lsls	r3, r3, #1
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	4413      	add	r3, r2
 8007d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d0a:	121b      	asrs	r3, r3, #8
 8007d0c:	b21a      	sxth	r2, r3
 8007d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	b2d2      	uxtb	r2, r2
 8007d14:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007d18:	440b      	add	r3, r1
 8007d1a:	f803 2c24 	strb.w	r2, [r3, #-36]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8007d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d20:	005b      	lsls	r3, r3, #1
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	4413      	add	r3, r2
 8007d26:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2c:	005b      	lsls	r3, r3, #1
 8007d2e:	3301      	adds	r3, #1
 8007d30:	b2d2      	uxtb	r2, r2
 8007d32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007d36:	440b      	add	r3, r1
 8007d38:	f803 2c24 	strb.w	r2, [r3, #-36]
	for (int i = 0; i < 4; i++) {
 8007d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3e:	3301      	adds	r3, #1
 8007d40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d44:	2b03      	cmp	r3, #3
 8007d46:	dda8      	ble.n	8007c9a <driveGimbalMotors+0x2a>
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8007d48:	f107 0308 	add.w	r3, r7, #8
 8007d4c:	f107 020c 	add.w	r2, r7, #12
 8007d50:	f107 0114 	add.w	r1, r7, #20
 8007d54:	4803      	ldr	r0, [pc, #12]	; (8007d64 <driveGimbalMotors+0xf4>)
 8007d56:	f7f9 fbbb 	bl	80014d0 <HAL_CAN_AddTxMessage>
}
 8007d5a:	bf00      	nop
 8007d5c:	3730      	adds	r7, #48	; 0x30
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	20000318 	.word	0x20000318

08007d68 <pidExecute>:
 *  Created on: 2019/03/12
 *      Author: User
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
	float u = 0;
 8007d70:	f04f 0300 	mov.w	r3, #0
 8007d74:	60fb      	str	r3, [r7, #12]
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	ed93 7a07 	vldr	s14, [r3, #28]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8007d88:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	ed93 6a00 	vldr	s12, [r3]
 8007d92:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8007ed0 <pidExecute+0x168>
 8007d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	edc3 7a07 	vstr	s15, [r3, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	ed93 7a05 	vldr	s14, [r3, #20]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	edd3 7a07 	vldr	s15, [r3, #28]
 8007db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dbc:	d504      	bpl.n	8007dc8 <pidExecute+0x60>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	695a      	ldr	r2, [r3, #20]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	61da      	str	r2, [r3, #28]
 8007dc6:	e014      	b.n	8007df2 <pidExecute+0x8a>
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	ed93 7a07 	vldr	s14, [r3, #28]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	edd3 7a05 	vldr	s15, [r3, #20]
 8007dd4:	eef1 7a67 	vneg.f32	s15, s15
 8007dd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007de0:	d507      	bpl.n	8007df2 <pidExecute+0x8a>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	edd3 7a05 	vldr	s15, [r3, #20]
 8007de8:	eef1 7a67 	vneg.f32	s15, s15
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	edc3 7a07 	vstr	s15, [r3, #28]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	edd3 7a06 	vldr	s15, [r3, #24]
 8007dfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	edd3 6a03 	vldr	s13, [r3, #12]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	ed93 6a0a 	vldr	s12, [r3, #40]	; 0x28
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	edd3 7a08 	vldr	s15, [r3, #32]
 8007e14:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007e18:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	ed93 6a00 	vldr	s12, [r3]
 8007e22:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007ed0 <pidExecute+0x168>
 8007e26:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8007e2a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	edd3 7a06 	vldr	s15, [r3, #24]
 8007e34:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007e38:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007e3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8007e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	edd3 7a07 	vldr	s15, [r3, #28]
 8007e60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8007e6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e6e:	edc7 7a03 	vstr	s15, [r7, #12]
	if (pid->outLimit < u) u = pid->outLimit;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	edd3 7a04 	vldr	s15, [r3, #16]
 8007e78:	ed97 7a03 	vldr	s14, [r7, #12]
 8007e7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e84:	dd03      	ble.n	8007e8e <pidExecute+0x126>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	e012      	b.n	8007eb4 <pidExecute+0x14c>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	edd3 7a04 	vldr	s15, [r3, #16]
 8007e94:	eef1 7a67 	vneg.f32	s15, s15
 8007e98:	ed97 7a03 	vldr	s14, [r7, #12]
 8007e9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ea4:	d506      	bpl.n	8007eb4 <pidExecute+0x14c>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	edd3 7a04 	vldr	s15, [r3, #16]
 8007eac:	eef1 7a67 	vneg.f32	s15, s15
 8007eb0:	edc7 7a03 	vstr	s15, [r7, #12]
	pid->lastError = pid->error;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	621a      	str	r2, [r3, #32]
	return u;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	ee07 3a90 	vmov	s15, r3
}
 8007ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8007ec6:	3714      	adds	r7, #20
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr
 8007ed0:	447a0000 	.word	0x447a0000

08007ed4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8007ed8:	4b17      	ldr	r3, [pc, #92]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007eda:	4a18      	ldr	r2, [pc, #96]	; (8007f3c <MX_SPI5_Init+0x68>)
 8007edc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8007ede:	4b16      	ldr	r3, [pc, #88]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007ee0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007ee4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8007ee6:	4b14      	ldr	r3, [pc, #80]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007ee8:	2200      	movs	r2, #0
 8007eea:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8007eec:	4b12      	ldr	r3, [pc, #72]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007eee:	2200      	movs	r2, #0
 8007ef0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ef2:	4b11      	ldr	r3, [pc, #68]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007ef8:	4b0f      	ldr	r3, [pc, #60]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007efa:	2200      	movs	r2, #0
 8007efc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8007efe:	4b0e      	ldr	r3, [pc, #56]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f04:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8007f06:	4b0c      	ldr	r3, [pc, #48]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f08:	2230      	movs	r2, #48	; 0x30
 8007f0a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007f0c:	4b0a      	ldr	r3, [pc, #40]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f0e:	2200      	movs	r2, #0
 8007f10:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8007f12:	4b09      	ldr	r3, [pc, #36]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f18:	4b07      	ldr	r3, [pc, #28]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8007f1e:	4b06      	ldr	r3, [pc, #24]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f20:	220a      	movs	r2, #10
 8007f22:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8007f24:	4804      	ldr	r0, [pc, #16]	; (8007f38 <MX_SPI5_Init+0x64>)
 8007f26:	f7fa fe45 	bl	8002bb4 <HAL_SPI_Init>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d001      	beq.n	8007f34 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8007f30:	f7ff fc54 	bl	80077dc <Error_Handler>
  }

}
 8007f34:	bf00      	nop
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	200005d4 	.word	0x200005d4
 8007f3c:	40015000 	.word	0x40015000

08007f40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08a      	sub	sp, #40	; 0x28
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f48:	f107 0314 	add.w	r3, r7, #20
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	601a      	str	r2, [r3, #0]
 8007f50:	605a      	str	r2, [r3, #4]
 8007f52:	609a      	str	r2, [r3, #8]
 8007f54:	60da      	str	r2, [r3, #12]
 8007f56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a19      	ldr	r2, [pc, #100]	; (8007fc4 <HAL_SPI_MspInit+0x84>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d12c      	bne.n	8007fbc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8007f62:	2300      	movs	r3, #0
 8007f64:	613b      	str	r3, [r7, #16]
 8007f66:	4b18      	ldr	r3, [pc, #96]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f6a:	4a17      	ldr	r2, [pc, #92]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f70:	6453      	str	r3, [r2, #68]	; 0x44
 8007f72:	4b15      	ldr	r3, [pc, #84]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f7a:	613b      	str	r3, [r7, #16]
 8007f7c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	4b11      	ldr	r3, [pc, #68]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f86:	4a10      	ldr	r2, [pc, #64]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f88:	f043 0320 	orr.w	r3, r3, #32
 8007f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8007f8e:	4b0e      	ldr	r3, [pc, #56]	; (8007fc8 <HAL_SPI_MspInit+0x88>)
 8007f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8007f9a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8007f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8007fac:	2305      	movs	r3, #5
 8007fae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007fb0:	f107 0314 	add.w	r3, r7, #20
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	4805      	ldr	r0, [pc, #20]	; (8007fcc <HAL_SPI_MspInit+0x8c>)
 8007fb8:	f7f9 fffc 	bl	8001fb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8007fbc:	bf00      	nop
 8007fbe:	3728      	adds	r7, #40	; 0x28
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	40015000 	.word	0x40015000
 8007fc8:	40023800 	.word	0x40023800
 8007fcc:	40021400 	.word	0x40021400

08007fd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	607b      	str	r3, [r7, #4]
 8007fda:	4b10      	ldr	r3, [pc, #64]	; (800801c <HAL_MspInit+0x4c>)
 8007fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fde:	4a0f      	ldr	r2, [pc, #60]	; (800801c <HAL_MspInit+0x4c>)
 8007fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8007fe6:	4b0d      	ldr	r3, [pc, #52]	; (800801c <HAL_MspInit+0x4c>)
 8007fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fee:	607b      	str	r3, [r7, #4]
 8007ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	603b      	str	r3, [r7, #0]
 8007ff6:	4b09      	ldr	r3, [pc, #36]	; (800801c <HAL_MspInit+0x4c>)
 8007ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffa:	4a08      	ldr	r2, [pc, #32]	; (800801c <HAL_MspInit+0x4c>)
 8007ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008000:	6413      	str	r3, [r2, #64]	; 0x40
 8008002:	4b06      	ldr	r3, [pc, #24]	; (800801c <HAL_MspInit+0x4c>)
 8008004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	40023800 	.word	0x40023800

08008020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008020:	b480      	push	{r7}
 8008022:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008024:	bf00      	nop
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800802e:	b480      	push	{r7}
 8008030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008032:	e7fe      	b.n	8008032 <HardFault_Handler+0x4>

08008034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008034:	b480      	push	{r7}
 8008036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008038:	e7fe      	b.n	8008038 <MemManage_Handler+0x4>

0800803a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800803a:	b480      	push	{r7}
 800803c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800803e:	e7fe      	b.n	800803e <BusFault_Handler+0x4>

08008040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008040:	b480      	push	{r7}
 8008042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008044:	e7fe      	b.n	8008044 <UsageFault_Handler+0x4>

08008046 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008046:	b480      	push	{r7}
 8008048:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800804a:	bf00      	nop
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008054:	b480      	push	{r7}
 8008056:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008058:	bf00      	nop
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008062:	b480      	push	{r7}
 8008064:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008066:	bf00      	nop
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008074:	f7f8 ffca 	bl	800100c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008078:	bf00      	nop
 800807a:	bd80      	pop	{r7, pc}

0800807c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008080:	4802      	ldr	r0, [pc, #8]	; (800808c <CAN1_RX0_IRQHandler+0x10>)
 8008082:	f7f9 fc39 	bl	80018f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8008086:	bf00      	nop
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20000318 	.word	0x20000318

08008090 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008094:	4802      	ldr	r0, [pc, #8]	; (80080a0 <CAN1_RX1_IRQHandler+0x10>)
 8008096:	f7f9 fc2f 	bl	80018f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800809a:	bf00      	nop
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000318 	.word	0x20000318

080080a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80080a8:	4802      	ldr	r0, [pc, #8]	; (80080b4 <USART1_IRQHandler+0x10>)
 80080aa:	f7fb ff3f 	bl	8003f2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80080ae:	bf00      	nop
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	2000072c 	.word	0x2000072c

080080b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80080bc:	4802      	ldr	r0, [pc, #8]	; (80080c8 <TIM6_DAC_IRQHandler+0x10>)
 80080be:	f7fb f8e3 	bl	8003288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80080c2:	bf00      	nop
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	2000062c 	.word	0x2000062c

080080cc <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80080d0:	4802      	ldr	r0, [pc, #8]	; (80080dc <CAN2_RX0_IRQHandler+0x10>)
 80080d2:	f7f9 fc11 	bl	80018f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80080d6:	bf00      	nop
 80080d8:	bd80      	pop	{r7, pc}
 80080da:	bf00      	nop
 80080dc:	200002f0 	.word	0x200002f0

080080e0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80080e4:	4802      	ldr	r0, [pc, #8]	; (80080f0 <CAN2_RX1_IRQHandler+0x10>)
 80080e6:	f7f9 fc07 	bl	80018f8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80080ea:	bf00      	nop
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	200002f0 	.word	0x200002f0

080080f4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80080f8:	4802      	ldr	r0, [pc, #8]	; (8008104 <USART6_IRQHandler+0x10>)
 80080fa:	f7fb ff17 	bl	8003f2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80080fe:	bf00      	nop
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	200007ac 	.word	0x200007ac

08008108 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008114:	2300      	movs	r3, #0
 8008116:	617b      	str	r3, [r7, #20]
 8008118:	e00a      	b.n	8008130 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800811a:	f3af 8000 	nop.w
 800811e:	4601      	mov	r1, r0
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	1c5a      	adds	r2, r3, #1
 8008124:	60ba      	str	r2, [r7, #8]
 8008126:	b2ca      	uxtb	r2, r1
 8008128:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	3301      	adds	r3, #1
 800812e:	617b      	str	r3, [r7, #20]
 8008130:	697a      	ldr	r2, [r7, #20]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	429a      	cmp	r2, r3
 8008136:	dbf0      	blt.n	800811a <_read+0x12>
	}

return len;
 8008138:	687b      	ldr	r3, [r7, #4]
}
 800813a:	4618      	mov	r0, r3
 800813c:	3718      	adds	r7, #24
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <_write>:

int _write(int file, char *ptr, int len)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b086      	sub	sp, #24
 8008146:	af00      	add	r7, sp, #0
 8008148:	60f8      	str	r0, [r7, #12]
 800814a:	60b9      	str	r1, [r7, #8]
 800814c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800814e:	2300      	movs	r3, #0
 8008150:	617b      	str	r3, [r7, #20]
 8008152:	e009      	b.n	8008168 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	1c5a      	adds	r2, r3, #1
 8008158:	60ba      	str	r2, [r7, #8]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	4618      	mov	r0, r3
 800815e:	f7fe f915 	bl	800638c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	3301      	adds	r3, #1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	429a      	cmp	r2, r3
 800816e:	dbf1      	blt.n	8008154 <_write+0x12>
	}
	return len;
 8008170:	687b      	ldr	r3, [r7, #4]
}
 8008172:	4618      	mov	r0, r3
 8008174:	3718      	adds	r7, #24
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <_close>:


int _close(int file)
{
 800817a:	b480      	push	{r7}
 800817c:	b083      	sub	sp, #12
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
	return -1;
 8008182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008186:	4618      	mov	r0, r3
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr

08008192 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008192:	b480      	push	{r7}
 8008194:	b083      	sub	sp, #12
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
 800819a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80081a2:	605a      	str	r2, [r3, #4]
	return 0;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <_isatty>:

int _isatty(int file)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b083      	sub	sp, #12
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
	return 1;
 80081ba:	2301      	movs	r3, #1
}
 80081bc:	4618      	mov	r0, r3
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	60f8      	str	r0, [r7, #12]
 80081d0:	60b9      	str	r1, [r7, #8]
 80081d2:	607a      	str	r2, [r7, #4]
	return 0;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3714      	adds	r7, #20
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr
	...

080081e4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80081ec:	4b11      	ldr	r3, [pc, #68]	; (8008234 <_sbrk+0x50>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d102      	bne.n	80081fa <_sbrk+0x16>
		heap_end = &end;
 80081f4:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <_sbrk+0x50>)
 80081f6:	4a10      	ldr	r2, [pc, #64]	; (8008238 <_sbrk+0x54>)
 80081f8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80081fa:	4b0e      	ldr	r3, [pc, #56]	; (8008234 <_sbrk+0x50>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008200:	4b0c      	ldr	r3, [pc, #48]	; (8008234 <_sbrk+0x50>)
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	4413      	add	r3, r2
 8008208:	466a      	mov	r2, sp
 800820a:	4293      	cmp	r3, r2
 800820c:	d907      	bls.n	800821e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800820e:	f000 fbe5 	bl	80089dc <__errno>
 8008212:	4602      	mov	r2, r0
 8008214:	230c      	movs	r3, #12
 8008216:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008218:	f04f 33ff 	mov.w	r3, #4294967295
 800821c:	e006      	b.n	800822c <_sbrk+0x48>
	}

	heap_end += incr;
 800821e:	4b05      	ldr	r3, [pc, #20]	; (8008234 <_sbrk+0x50>)
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4413      	add	r3, r2
 8008226:	4a03      	ldr	r2, [pc, #12]	; (8008234 <_sbrk+0x50>)
 8008228:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800822a:	68fb      	ldr	r3, [r7, #12]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3710      	adds	r7, #16
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	20000294 	.word	0x20000294
 8008238:	200007f0 	.word	0x200007f0

0800823c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800823c:	b480      	push	{r7}
 800823e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008240:	4b16      	ldr	r3, [pc, #88]	; (800829c <SystemInit+0x60>)
 8008242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008246:	4a15      	ldr	r2, [pc, #84]	; (800829c <SystemInit+0x60>)
 8008248:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800824c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008250:	4b13      	ldr	r3, [pc, #76]	; (80082a0 <SystemInit+0x64>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a12      	ldr	r2, [pc, #72]	; (80082a0 <SystemInit+0x64>)
 8008256:	f043 0301 	orr.w	r3, r3, #1
 800825a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800825c:	4b10      	ldr	r3, [pc, #64]	; (80082a0 <SystemInit+0x64>)
 800825e:	2200      	movs	r2, #0
 8008260:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008262:	4b0f      	ldr	r3, [pc, #60]	; (80082a0 <SystemInit+0x64>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a0e      	ldr	r2, [pc, #56]	; (80082a0 <SystemInit+0x64>)
 8008268:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800826c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008270:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008272:	4b0b      	ldr	r3, [pc, #44]	; (80082a0 <SystemInit+0x64>)
 8008274:	4a0b      	ldr	r2, [pc, #44]	; (80082a4 <SystemInit+0x68>)
 8008276:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008278:	4b09      	ldr	r3, [pc, #36]	; (80082a0 <SystemInit+0x64>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a08      	ldr	r2, [pc, #32]	; (80082a0 <SystemInit+0x64>)
 800827e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008282:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008284:	4b06      	ldr	r3, [pc, #24]	; (80082a0 <SystemInit+0x64>)
 8008286:	2200      	movs	r2, #0
 8008288:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800828a:	4b04      	ldr	r3, [pc, #16]	; (800829c <SystemInit+0x60>)
 800828c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008290:	609a      	str	r2, [r3, #8]
#endif
}
 8008292:	bf00      	nop
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr
 800829c:	e000ed00 	.word	0xe000ed00
 80082a0:	40023800 	.word	0x40023800
 80082a4:	24003010 	.word	0x24003010

080082a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b092      	sub	sp, #72	; 0x48
 80082ac:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 80082ae:	4b3a      	ldr	r3, [pc, #232]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082b0:	4a3a      	ldr	r2, [pc, #232]	; (800839c <MX_TIM1_Init+0xf4>)
 80082b2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 80082b4:	4b38      	ldr	r3, [pc, #224]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082b6:	22a7      	movs	r2, #167	; 0xa7
 80082b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082ba:	4b37      	ldr	r3, [pc, #220]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082bc:	2200      	movs	r2, #0
 80082be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80082c0:	4b35      	ldr	r3, [pc, #212]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082c2:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80082c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082c8:	4b33      	ldr	r3, [pc, #204]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80082ce:	4b32      	ldr	r3, [pc, #200]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80082d4:	4b30      	ldr	r3, [pc, #192]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082d6:	2200      	movs	r2, #0
 80082d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80082da:	482f      	ldr	r0, [pc, #188]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082dc:	f7fa ff6b 	bl	80031b6 <HAL_TIM_PWM_Init>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d001      	beq.n	80082ea <MX_TIM1_Init+0x42>
  {
    Error_Handler();
 80082e6:	f7ff fa79 	bl	80077dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80082ea:	2300      	movs	r3, #0
 80082ec:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80082f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80082f6:	4619      	mov	r1, r3
 80082f8:	4827      	ldr	r0, [pc, #156]	; (8008398 <MX_TIM1_Init+0xf0>)
 80082fa:	f7fb fc30 	bl	8003b5e <HAL_TIMEx_MasterConfigSynchronization>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8008304:	f7ff fa6a 	bl	80077dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008308:	2360      	movs	r3, #96	; 0x60
 800830a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 800830c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008310:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008312:	2300      	movs	r3, #0
 8008314:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008316:	2300      	movs	r3, #0
 8008318:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800831a:	2300      	movs	r3, #0
 800831c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800831e:	2300      	movs	r3, #0
 8008320:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008322:	2300      	movs	r3, #0
 8008324:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800832a:	2200      	movs	r2, #0
 800832c:	4619      	mov	r1, r3
 800832e:	481a      	ldr	r0, [pc, #104]	; (8008398 <MX_TIM1_Init+0xf0>)
 8008330:	f7fb f8b2 	bl	8003498 <HAL_TIM_PWM_ConfigChannel>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d001      	beq.n	800833e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800833a:	f7ff fa4f 	bl	80077dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800833e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008342:	220c      	movs	r2, #12
 8008344:	4619      	mov	r1, r3
 8008346:	4814      	ldr	r0, [pc, #80]	; (8008398 <MX_TIM1_Init+0xf0>)
 8008348:	f7fb f8a6 	bl	8003498 <HAL_TIM_PWM_ConfigChannel>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d001      	beq.n	8008356 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8008352:	f7ff fa43 	bl	80077dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008356:	2300      	movs	r3, #0
 8008358:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800835a:	2300      	movs	r3, #0
 800835c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008362:	2300      	movs	r3, #0
 8008364:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008366:	2300      	movs	r3, #0
 8008368:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800836a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800836e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008370:	2300      	movs	r3, #0
 8008372:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008374:	1d3b      	adds	r3, r7, #4
 8008376:	4619      	mov	r1, r3
 8008378:	4807      	ldr	r0, [pc, #28]	; (8008398 <MX_TIM1_Init+0xf0>)
 800837a:	f7fb fc35 	bl	8003be8 <HAL_TIMEx_ConfigBreakDeadTime>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d001      	beq.n	8008388 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 8008384:	f7ff fa2a 	bl	80077dc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8008388:	4803      	ldr	r0, [pc, #12]	; (8008398 <MX_TIM1_Init+0xf0>)
 800838a:	f000 f8d7 	bl	800853c <HAL_TIM_MspPostInit>

}
 800838e:	bf00      	nop
 8008390:	3748      	adds	r7, #72	; 0x48
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	2000066c 	.word	0x2000066c
 800839c:	40010000 	.word	0x40010000

080083a0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
 80083a6:	4b15      	ldr	r3, [pc, #84]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083a8:	4a15      	ldr	r2, [pc, #84]	; (8008400 <MX_TIM6_Init+0x60>)
 80083aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10-1;
 80083ac:	4b13      	ldr	r3, [pc, #76]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083ae:	2209      	movs	r2, #9
 80083b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80083b2:	4b12      	ldr	r3, [pc, #72]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083b4:	2200      	movs	r2, #0
 80083b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16800;
 80083b8:	4b10      	ldr	r3, [pc, #64]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083ba:	f244 12a0 	movw	r2, #16800	; 0x41a0
 80083be:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80083c0:	4b0e      	ldr	r3, [pc, #56]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083c2:	2200      	movs	r2, #0
 80083c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80083c6:	480d      	ldr	r0, [pc, #52]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083c8:	f7fa fea6 	bl	8003118 <HAL_TIM_Base_Init>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <MX_TIM6_Init+0x36>
  {
    Error_Handler();
 80083d2:	f7ff fa03 	bl	80077dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083d6:	2300      	movs	r3, #0
 80083d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083da:	2300      	movs	r3, #0
 80083dc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80083de:	463b      	mov	r3, r7
 80083e0:	4619      	mov	r1, r3
 80083e2:	4806      	ldr	r0, [pc, #24]	; (80083fc <MX_TIM6_Init+0x5c>)
 80083e4:	f7fb fbbb 	bl	8003b5e <HAL_TIMEx_MasterConfigSynchronization>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <MX_TIM6_Init+0x52>
  {
    Error_Handler();
 80083ee:	f7ff f9f5 	bl	80077dc <Error_Handler>
  }

}
 80083f2:	bf00      	nop
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	2000062c 	.word	0x2000062c
 8008400:	40001000 	.word	0x40001000

08008404 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b088      	sub	sp, #32
 8008408:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC ;

  htim12.Instance = TIM12;
 800840a:	4b1a      	ldr	r3, [pc, #104]	; (8008474 <MX_TIM12_Init+0x70>)
 800840c:	4a1a      	ldr	r2, [pc, #104]	; (8008478 <MX_TIM12_Init+0x74>)
 800840e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 83;
 8008410:	4b18      	ldr	r3, [pc, #96]	; (8008474 <MX_TIM12_Init+0x70>)
 8008412:	2253      	movs	r2, #83	; 0x53
 8008414:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008416:	4b17      	ldr	r3, [pc, #92]	; (8008474 <MX_TIM12_Init+0x70>)
 8008418:	2200      	movs	r2, #0
 800841a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 20000-1;
 800841c:	4b15      	ldr	r3, [pc, #84]	; (8008474 <MX_TIM12_Init+0x70>)
 800841e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8008422:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008424:	4b13      	ldr	r3, [pc, #76]	; (8008474 <MX_TIM12_Init+0x70>)
 8008426:	2200      	movs	r2, #0
 8008428:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800842a:	4b12      	ldr	r3, [pc, #72]	; (8008474 <MX_TIM12_Init+0x70>)
 800842c:	2200      	movs	r2, #0
 800842e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8008430:	4810      	ldr	r0, [pc, #64]	; (8008474 <MX_TIM12_Init+0x70>)
 8008432:	f7fa fec0 	bl	80031b6 <HAL_TIM_PWM_Init>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d001      	beq.n	8008440 <MX_TIM12_Init+0x3c>
  {
    Error_Handler();
 800843c:	f7ff f9ce 	bl	80077dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008440:	2360      	movs	r3, #96	; 0x60
 8008442:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8008444:	2300      	movs	r3, #0
 8008446:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008448:	2300      	movs	r3, #0
 800844a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800844c:	2300      	movs	r3, #0
 800844e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008450:	1d3b      	adds	r3, r7, #4
 8008452:	2200      	movs	r2, #0
 8008454:	4619      	mov	r1, r3
 8008456:	4807      	ldr	r0, [pc, #28]	; (8008474 <MX_TIM12_Init+0x70>)
 8008458:	f7fb f81e 	bl	8003498 <HAL_TIM_PWM_ConfigChannel>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d001      	beq.n	8008466 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8008462:	f7ff f9bb 	bl	80077dc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8008466:	4803      	ldr	r0, [pc, #12]	; (8008474 <MX_TIM12_Init+0x70>)
 8008468:	f000 f868 	bl	800853c <HAL_TIM_MspPostInit>

}
 800846c:	bf00      	nop
 800846e:	3720      	adds	r7, #32
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	200006ac 	.word	0x200006ac
 8008478:	40001800 	.word	0x40001800

0800847c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a15      	ldr	r2, [pc, #84]	; (80084e0 <HAL_TIM_PWM_MspInit+0x64>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d10e      	bne.n	80084ac <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800848e:	2300      	movs	r3, #0
 8008490:	60fb      	str	r3, [r7, #12]
 8008492:	4b14      	ldr	r3, [pc, #80]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 8008494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008496:	4a13      	ldr	r2, [pc, #76]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 8008498:	f043 0301 	orr.w	r3, r3, #1
 800849c:	6453      	str	r3, [r2, #68]	; 0x44
 800849e:	4b11      	ldr	r3, [pc, #68]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 80084a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084a2:	f003 0301 	and.w	r3, r3, #1
 80084a6:	60fb      	str	r3, [r7, #12]
 80084a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80084aa:	e012      	b.n	80084d2 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM12)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a0d      	ldr	r2, [pc, #52]	; (80084e8 <HAL_TIM_PWM_MspInit+0x6c>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d10d      	bne.n	80084d2 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80084b6:	2300      	movs	r3, #0
 80084b8:	60bb      	str	r3, [r7, #8]
 80084ba:	4b0a      	ldr	r3, [pc, #40]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 80084bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084be:	4a09      	ldr	r2, [pc, #36]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 80084c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084c4:	6413      	str	r3, [r2, #64]	; 0x40
 80084c6:	4b07      	ldr	r3, [pc, #28]	; (80084e4 <HAL_TIM_PWM_MspInit+0x68>)
 80084c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ce:	60bb      	str	r3, [r7, #8]
 80084d0:	68bb      	ldr	r3, [r7, #8]
}
 80084d2:	bf00      	nop
 80084d4:	3714      	adds	r7, #20
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40010000 	.word	0x40010000
 80084e4:	40023800 	.word	0x40023800
 80084e8:	40001800 	.word	0x40001800

080084ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a0e      	ldr	r2, [pc, #56]	; (8008534 <HAL_TIM_Base_MspInit+0x48>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d115      	bne.n	800852a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80084fe:	2300      	movs	r3, #0
 8008500:	60fb      	str	r3, [r7, #12]
 8008502:	4b0d      	ldr	r3, [pc, #52]	; (8008538 <HAL_TIM_Base_MspInit+0x4c>)
 8008504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008506:	4a0c      	ldr	r2, [pc, #48]	; (8008538 <HAL_TIM_Base_MspInit+0x4c>)
 8008508:	f043 0310 	orr.w	r3, r3, #16
 800850c:	6413      	str	r3, [r2, #64]	; 0x40
 800850e:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <HAL_TIM_Base_MspInit+0x4c>)
 8008510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008512:	f003 0310 	and.w	r3, r3, #16
 8008516:	60fb      	str	r3, [r7, #12]
 8008518:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800851a:	2200      	movs	r2, #0
 800851c:	2101      	movs	r1, #1
 800851e:	2036      	movs	r0, #54	; 0x36
 8008520:	f7f9 fcef 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008524:	2036      	movs	r0, #54	; 0x36
 8008526:	f7f9 fd08 	bl	8001f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800852a:	bf00      	nop
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	40001000 	.word	0x40001000
 8008538:	40023800 	.word	0x40023800

0800853c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b08a      	sub	sp, #40	; 0x28
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008544:	f107 0314 	add.w	r3, r7, #20
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]
 800854c:	605a      	str	r2, [r3, #4]
 800854e:	609a      	str	r2, [r3, #8]
 8008550:	60da      	str	r2, [r3, #12]
 8008552:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a34      	ldr	r2, [pc, #208]	; (800862c <HAL_TIM_MspPostInit+0xf0>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d13e      	bne.n	80085dc <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800855e:	2300      	movs	r3, #0
 8008560:	613b      	str	r3, [r7, #16]
 8008562:	4b33      	ldr	r3, [pc, #204]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 8008564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008566:	4a32      	ldr	r2, [pc, #200]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 8008568:	f043 0301 	orr.w	r3, r3, #1
 800856c:	6313      	str	r3, [r2, #48]	; 0x30
 800856e:	4b30      	ldr	r3, [pc, #192]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 8008570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008572:	f003 0301 	and.w	r3, r3, #1
 8008576:	613b      	str	r3, [r7, #16]
 8008578:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800857a:	2300      	movs	r3, #0
 800857c:	60fb      	str	r3, [r7, #12]
 800857e:	4b2c      	ldr	r3, [pc, #176]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 8008580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008582:	4a2b      	ldr	r2, [pc, #172]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 8008584:	f043 0310 	orr.w	r3, r3, #16
 8008588:	6313      	str	r3, [r2, #48]	; 0x30
 800858a:	4b29      	ldr	r3, [pc, #164]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 800858c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800858e:	f003 0310 	and.w	r3, r3, #16
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8008596:	f44f 7380 	mov.w	r3, #256	; 0x100
 800859a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800859c:	2302      	movs	r3, #2
 800859e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085a0:	2300      	movs	r3, #0
 80085a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085a4:	2300      	movs	r3, #0
 80085a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80085a8:	2301      	movs	r3, #1
 80085aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 80085ac:	f107 0314 	add.w	r3, r7, #20
 80085b0:	4619      	mov	r1, r3
 80085b2:	4820      	ldr	r0, [pc, #128]	; (8008634 <HAL_TIM_MspPostInit+0xf8>)
 80085b4:	f7f9 fcfe 	bl	8001fb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 80085b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80085bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085be:	2302      	movs	r3, #2
 80085c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085c2:	2300      	movs	r3, #0
 80085c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085c6:	2300      	movs	r3, #0
 80085c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80085ca:	2301      	movs	r3, #1
 80085cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 80085ce:	f107 0314 	add.w	r3, r7, #20
 80085d2:	4619      	mov	r1, r3
 80085d4:	4818      	ldr	r0, [pc, #96]	; (8008638 <HAL_TIM_MspPostInit+0xfc>)
 80085d6:	f7f9 fced 	bl	8001fb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80085da:	e022      	b.n	8008622 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM12)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a16      	ldr	r2, [pc, #88]	; (800863c <HAL_TIM_MspPostInit+0x100>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d11d      	bne.n	8008622 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80085e6:	2300      	movs	r3, #0
 80085e8:	60bb      	str	r3, [r7, #8]
 80085ea:	4b11      	ldr	r3, [pc, #68]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 80085ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ee:	4a10      	ldr	r2, [pc, #64]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 80085f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085f4:	6313      	str	r3, [r2, #48]	; 0x30
 80085f6:	4b0e      	ldr	r3, [pc, #56]	; (8008630 <HAL_TIM_MspPostInit+0xf4>)
 80085f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085fe:	60bb      	str	r3, [r7, #8]
 8008600:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8008602:	2340      	movs	r3, #64	; 0x40
 8008604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008606:	2302      	movs	r3, #2
 8008608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800860a:	2300      	movs	r3, #0
 800860c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800860e:	2300      	movs	r3, #0
 8008610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8008612:	2309      	movs	r3, #9
 8008614:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8008616:	f107 0314 	add.w	r3, r7, #20
 800861a:	4619      	mov	r1, r3
 800861c:	4808      	ldr	r0, [pc, #32]	; (8008640 <HAL_TIM_MspPostInit+0x104>)
 800861e:	f7f9 fcc9 	bl	8001fb4 <HAL_GPIO_Init>
}
 8008622:	bf00      	nop
 8008624:	3728      	adds	r7, #40	; 0x28
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	40010000 	.word	0x40010000
 8008630:	40023800 	.word	0x40023800
 8008634:	40020000 	.word	0x40020000
 8008638:	40021000 	.word	0x40021000
 800863c:	40001800 	.word	0x40001800
 8008640:	40021c00 	.word	0x40021c00

08008644 <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8008648:	4b11      	ldr	r3, [pc, #68]	; (8008690 <MX_UART7_Init+0x4c>)
 800864a:	4a12      	ldr	r2, [pc, #72]	; (8008694 <MX_UART7_Init+0x50>)
 800864c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800864e:	4b10      	ldr	r3, [pc, #64]	; (8008690 <MX_UART7_Init+0x4c>)
 8008650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008654:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8008656:	4b0e      	ldr	r3, [pc, #56]	; (8008690 <MX_UART7_Init+0x4c>)
 8008658:	2200      	movs	r2, #0
 800865a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800865c:	4b0c      	ldr	r3, [pc, #48]	; (8008690 <MX_UART7_Init+0x4c>)
 800865e:	2200      	movs	r2, #0
 8008660:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8008662:	4b0b      	ldr	r3, [pc, #44]	; (8008690 <MX_UART7_Init+0x4c>)
 8008664:	2200      	movs	r2, #0
 8008666:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8008668:	4b09      	ldr	r3, [pc, #36]	; (8008690 <MX_UART7_Init+0x4c>)
 800866a:	220c      	movs	r2, #12
 800866c:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800866e:	4b08      	ldr	r3, [pc, #32]	; (8008690 <MX_UART7_Init+0x4c>)
 8008670:	2200      	movs	r2, #0
 8008672:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8008674:	4b06      	ldr	r3, [pc, #24]	; (8008690 <MX_UART7_Init+0x4c>)
 8008676:	2200      	movs	r2, #0
 8008678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800867a:	4805      	ldr	r0, [pc, #20]	; (8008690 <MX_UART7_Init+0x4c>)
 800867c:	f7fb fb1a 	bl	8003cb4 <HAL_UART_Init>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d001      	beq.n	800868a <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8008686:	f7ff f8a9 	bl	80077dc <Error_Handler>
  }

}
 800868a:	bf00      	nop
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	200006ec 	.word	0x200006ec
 8008694:	40007800 	.word	0x40007800

08008698 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	af00      	add	r7, sp, #0

  huart8.Instance = UART8;
 800869c:	4b11      	ldr	r3, [pc, #68]	; (80086e4 <MX_UART8_Init+0x4c>)
 800869e:	4a12      	ldr	r2, [pc, #72]	; (80086e8 <MX_UART8_Init+0x50>)
 80086a0:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80086a2:	4b10      	ldr	r3, [pc, #64]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80086a8:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80086aa:	4b0e      	ldr	r3, [pc, #56]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80086b0:	4b0c      	ldr	r3, [pc, #48]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80086b6:	4b0b      	ldr	r3, [pc, #44]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80086bc:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086be:	220c      	movs	r2, #12
 80086c0:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80086c2:	4b08      	ldr	r3, [pc, #32]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80086c8:	4b06      	ldr	r3, [pc, #24]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086ca:	2200      	movs	r2, #0
 80086cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80086ce:	4805      	ldr	r0, [pc, #20]	; (80086e4 <MX_UART8_Init+0x4c>)
 80086d0:	f7fb faf0 	bl	8003cb4 <HAL_UART_Init>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <MX_UART8_Init+0x46>
  {
    Error_Handler();
 80086da:	f7ff f87f 	bl	80077dc <Error_Handler>
  }

}
 80086de:	bf00      	nop
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	2000076c 	.word	0x2000076c
 80086e8:	40007c00 	.word	0x40007c00

080086ec <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80086f0:	4b10      	ldr	r3, [pc, #64]	; (8008734 <MX_USART1_UART_Init+0x48>)
 80086f2:	4a11      	ldr	r2, [pc, #68]	; (8008738 <MX_USART1_UART_Init+0x4c>)
 80086f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 80086f6:	4b0f      	ldr	r3, [pc, #60]	; (8008734 <MX_USART1_UART_Init+0x48>)
 80086f8:	4a10      	ldr	r2, [pc, #64]	; (800873c <MX_USART1_UART_Init+0x50>)
 80086fa:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80086fc:	4b0d      	ldr	r3, [pc, #52]	; (8008734 <MX_USART1_UART_Init+0x48>)
 80086fe:	2200      	movs	r2, #0
 8008700:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008702:	4b0c      	ldr	r3, [pc, #48]	; (8008734 <MX_USART1_UART_Init+0x48>)
 8008704:	2200      	movs	r2, #0
 8008706:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008708:	4b0a      	ldr	r3, [pc, #40]	; (8008734 <MX_USART1_UART_Init+0x48>)
 800870a:	2200      	movs	r2, #0
 800870c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800870e:	4b09      	ldr	r3, [pc, #36]	; (8008734 <MX_USART1_UART_Init+0x48>)
 8008710:	220c      	movs	r2, #12
 8008712:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008714:	4b07      	ldr	r3, [pc, #28]	; (8008734 <MX_USART1_UART_Init+0x48>)
 8008716:	2200      	movs	r2, #0
 8008718:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800871a:	4b06      	ldr	r3, [pc, #24]	; (8008734 <MX_USART1_UART_Init+0x48>)
 800871c:	2200      	movs	r2, #0
 800871e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008720:	4804      	ldr	r0, [pc, #16]	; (8008734 <MX_USART1_UART_Init+0x48>)
 8008722:	f7fb fac7 	bl	8003cb4 <HAL_UART_Init>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 800872c:	f7ff f856 	bl	80077dc <Error_Handler>
  }

}
 8008730:	bf00      	nop
 8008732:	bd80      	pop	{r7, pc}
 8008734:	2000072c 	.word	0x2000072c
 8008738:	40011000 	.word	0x40011000
 800873c:	000186a0 	.word	0x000186a0

08008740 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8008744:	4b11      	ldr	r3, [pc, #68]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008746:	4a12      	ldr	r2, [pc, #72]	; (8008790 <MX_USART6_UART_Init+0x50>)
 8008748:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800874a:	4b10      	ldr	r3, [pc, #64]	; (800878c <MX_USART6_UART_Init+0x4c>)
 800874c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008750:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8008752:	4b0e      	ldr	r3, [pc, #56]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008754:	2200      	movs	r2, #0
 8008756:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8008758:	4b0c      	ldr	r3, [pc, #48]	; (800878c <MX_USART6_UART_Init+0x4c>)
 800875a:	2200      	movs	r2, #0
 800875c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800875e:	4b0b      	ldr	r3, [pc, #44]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008760:	2200      	movs	r2, #0
 8008762:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8008764:	4b09      	ldr	r3, [pc, #36]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008766:	220c      	movs	r2, #12
 8008768:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800876a:	4b08      	ldr	r3, [pc, #32]	; (800878c <MX_USART6_UART_Init+0x4c>)
 800876c:	2200      	movs	r2, #0
 800876e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8008770:	4b06      	ldr	r3, [pc, #24]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008772:	2200      	movs	r2, #0
 8008774:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8008776:	4805      	ldr	r0, [pc, #20]	; (800878c <MX_USART6_UART_Init+0x4c>)
 8008778:	f7fb fa9c 	bl	8003cb4 <HAL_UART_Init>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d001      	beq.n	8008786 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8008782:	f7ff f82b 	bl	80077dc <Error_Handler>
  }

}
 8008786:	bf00      	nop
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	200007ac 	.word	0x200007ac
 8008790:	40011400 	.word	0x40011400

08008794 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b090      	sub	sp, #64	; 0x40
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800879c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80087a0:	2200      	movs	r2, #0
 80087a2:	601a      	str	r2, [r3, #0]
 80087a4:	605a      	str	r2, [r3, #4]
 80087a6:	609a      	str	r2, [r3, #8]
 80087a8:	60da      	str	r2, [r3, #12]
 80087aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a6d      	ldr	r2, [pc, #436]	; (8008968 <HAL_UART_MspInit+0x1d4>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d12d      	bne.n	8008812 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80087b6:	2300      	movs	r3, #0
 80087b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80087ba:	4b6c      	ldr	r3, [pc, #432]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	4a6b      	ldr	r2, [pc, #428]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087c4:	6413      	str	r3, [r2, #64]	; 0x40
 80087c6:	4b69      	ldr	r3, [pc, #420]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80087d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80087d2:	2300      	movs	r3, #0
 80087d4:	627b      	str	r3, [r7, #36]	; 0x24
 80087d6:	4b65      	ldr	r3, [pc, #404]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	4a64      	ldr	r2, [pc, #400]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087dc:	f043 0310 	orr.w	r3, r3, #16
 80087e0:	6313      	str	r3, [r2, #48]	; 0x30
 80087e2:	4b62      	ldr	r3, [pc, #392]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80087e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087e6:	f003 0310 	and.w	r3, r3, #16
 80087ea:	627b      	str	r3, [r7, #36]	; 0x24
 80087ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART7 GPIO Configuration    
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80087ee:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80087f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087f4:	2302      	movs	r3, #2
 80087f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80087f8:	2301      	movs	r3, #1
 80087fa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087fc:	2303      	movs	r3, #3
 80087fe:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8008800:	2308      	movs	r3, #8
 8008802:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008804:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008808:	4619      	mov	r1, r3
 800880a:	4859      	ldr	r0, [pc, #356]	; (8008970 <HAL_UART_MspInit+0x1dc>)
 800880c:	f7f9 fbd2 	bl	8001fb4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8008810:	e0a5      	b.n	800895e <HAL_UART_MspInit+0x1ca>
  else if(uartHandle->Instance==UART8)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	4a57      	ldr	r2, [pc, #348]	; (8008974 <HAL_UART_MspInit+0x1e0>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d12c      	bne.n	8008876 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_UART8_CLK_ENABLE();
 800881c:	2300      	movs	r3, #0
 800881e:	623b      	str	r3, [r7, #32]
 8008820:	4b52      	ldr	r3, [pc, #328]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008824:	4a51      	ldr	r2, [pc, #324]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008826:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800882a:	6413      	str	r3, [r2, #64]	; 0x40
 800882c:	4b4f      	ldr	r3, [pc, #316]	; (800896c <HAL_UART_MspInit+0x1d8>)
 800882e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008830:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008834:	623b      	str	r3, [r7, #32]
 8008836:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008838:	2300      	movs	r3, #0
 800883a:	61fb      	str	r3, [r7, #28]
 800883c:	4b4b      	ldr	r3, [pc, #300]	; (800896c <HAL_UART_MspInit+0x1d8>)
 800883e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008840:	4a4a      	ldr	r2, [pc, #296]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008842:	f043 0310 	orr.w	r3, r3, #16
 8008846:	6313      	str	r3, [r2, #48]	; 0x30
 8008848:	4b48      	ldr	r3, [pc, #288]	; (800896c <HAL_UART_MspInit+0x1d8>)
 800884a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884c:	f003 0310 	and.w	r3, r3, #16
 8008850:	61fb      	str	r3, [r7, #28]
 8008852:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8008854:	2303      	movs	r3, #3
 8008856:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008858:	2302      	movs	r3, #2
 800885a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800885c:	2301      	movs	r3, #1
 800885e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008860:	2303      	movs	r3, #3
 8008862:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8008864:	2308      	movs	r3, #8
 8008866:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008868:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800886c:	4619      	mov	r1, r3
 800886e:	4840      	ldr	r0, [pc, #256]	; (8008970 <HAL_UART_MspInit+0x1dc>)
 8008870:	f7f9 fba0 	bl	8001fb4 <HAL_GPIO_Init>
}
 8008874:	e073      	b.n	800895e <HAL_UART_MspInit+0x1ca>
  else if(uartHandle->Instance==USART1)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a3f      	ldr	r2, [pc, #252]	; (8008978 <HAL_UART_MspInit+0x1e4>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d134      	bne.n	80088ea <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART1_CLK_ENABLE();
 8008880:	2300      	movs	r3, #0
 8008882:	61bb      	str	r3, [r7, #24]
 8008884:	4b39      	ldr	r3, [pc, #228]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008888:	4a38      	ldr	r2, [pc, #224]	; (800896c <HAL_UART_MspInit+0x1d8>)
 800888a:	f043 0310 	orr.w	r3, r3, #16
 800888e:	6453      	str	r3, [r2, #68]	; 0x44
 8008890:	4b36      	ldr	r3, [pc, #216]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008894:	f003 0310 	and.w	r3, r3, #16
 8008898:	61bb      	str	r3, [r7, #24]
 800889a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800889c:	2300      	movs	r3, #0
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	4b32      	ldr	r3, [pc, #200]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80088a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a4:	4a31      	ldr	r2, [pc, #196]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80088a6:	f043 0302 	orr.w	r3, r3, #2
 80088aa:	6313      	str	r3, [r2, #48]	; 0x30
 80088ac:	4b2f      	ldr	r3, [pc, #188]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80088ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	617b      	str	r3, [r7, #20]
 80088b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80088b8:	23c0      	movs	r3, #192	; 0xc0
 80088ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088bc:	2302      	movs	r3, #2
 80088be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80088c0:	2301      	movs	r3, #1
 80088c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088c4:	2303      	movs	r3, #3
 80088c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80088c8:	2307      	movs	r3, #7
 80088ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80088cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80088d0:	4619      	mov	r1, r3
 80088d2:	482a      	ldr	r0, [pc, #168]	; (800897c <HAL_UART_MspInit+0x1e8>)
 80088d4:	f7f9 fb6e 	bl	8001fb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80088d8:	2200      	movs	r2, #0
 80088da:	2100      	movs	r1, #0
 80088dc:	2025      	movs	r0, #37	; 0x25
 80088de:	f7f9 fb10 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80088e2:	2025      	movs	r0, #37	; 0x25
 80088e4:	f7f9 fb29 	bl	8001f3a <HAL_NVIC_EnableIRQ>
}
 80088e8:	e039      	b.n	800895e <HAL_UART_MspInit+0x1ca>
  else if(uartHandle->Instance==USART6)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a24      	ldr	r2, [pc, #144]	; (8008980 <HAL_UART_MspInit+0x1ec>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d134      	bne.n	800895e <HAL_UART_MspInit+0x1ca>
    __HAL_RCC_USART6_CLK_ENABLE();
 80088f4:	2300      	movs	r3, #0
 80088f6:	613b      	str	r3, [r7, #16]
 80088f8:	4b1c      	ldr	r3, [pc, #112]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80088fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088fc:	4a1b      	ldr	r2, [pc, #108]	; (800896c <HAL_UART_MspInit+0x1d8>)
 80088fe:	f043 0320 	orr.w	r3, r3, #32
 8008902:	6453      	str	r3, [r2, #68]	; 0x44
 8008904:	4b19      	ldr	r3, [pc, #100]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008908:	f003 0320 	and.w	r3, r3, #32
 800890c:	613b      	str	r3, [r7, #16]
 800890e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8008910:	2300      	movs	r3, #0
 8008912:	60fb      	str	r3, [r7, #12]
 8008914:	4b15      	ldr	r3, [pc, #84]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008918:	4a14      	ldr	r2, [pc, #80]	; (800896c <HAL_UART_MspInit+0x1d8>)
 800891a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800891e:	6313      	str	r3, [r2, #48]	; 0x30
 8008920:	4b12      	ldr	r3, [pc, #72]	; (800896c <HAL_UART_MspInit+0x1d8>)
 8008922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008924:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008928:	60fb      	str	r3, [r7, #12]
 800892a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 800892c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8008930:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008932:	2302      	movs	r3, #2
 8008934:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008936:	2301      	movs	r3, #1
 8008938:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800893a:	2303      	movs	r3, #3
 800893c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800893e:	2308      	movs	r3, #8
 8008940:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008942:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008946:	4619      	mov	r1, r3
 8008948:	480e      	ldr	r0, [pc, #56]	; (8008984 <HAL_UART_MspInit+0x1f0>)
 800894a:	f7f9 fb33 	bl	8001fb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800894e:	2200      	movs	r2, #0
 8008950:	2100      	movs	r1, #0
 8008952:	2047      	movs	r0, #71	; 0x47
 8008954:	f7f9 fad5 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8008958:	2047      	movs	r0, #71	; 0x47
 800895a:	f7f9 faee 	bl	8001f3a <HAL_NVIC_EnableIRQ>
}
 800895e:	bf00      	nop
 8008960:	3740      	adds	r7, #64	; 0x40
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	40007800 	.word	0x40007800
 800896c:	40023800 	.word	0x40023800
 8008970:	40021000 	.word	0x40021000
 8008974:	40007c00 	.word	0x40007c00
 8008978:	40011000 	.word	0x40011000
 800897c:	40020400 	.word	0x40020400
 8008980:	40011400 	.word	0x40011400
 8008984:	40021800 	.word	0x40021800

08008988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8008988:	f8df d034 	ldr.w	sp, [pc, #52]	; 80089c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800898c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800898e:	e003      	b.n	8008998 <LoopCopyDataInit>

08008990 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008990:	4b0c      	ldr	r3, [pc, #48]	; (80089c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008992:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008994:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008996:	3104      	adds	r1, #4

08008998 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008998:	480b      	ldr	r0, [pc, #44]	; (80089c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800899a:	4b0c      	ldr	r3, [pc, #48]	; (80089cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800899c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800899e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80089a0:	d3f6      	bcc.n	8008990 <CopyDataInit>
  ldr  r2, =_sbss
 80089a2:	4a0b      	ldr	r2, [pc, #44]	; (80089d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80089a4:	e002      	b.n	80089ac <LoopFillZerobss>

080089a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80089a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80089a8:	f842 3b04 	str.w	r3, [r2], #4

080089ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80089ac:	4b09      	ldr	r3, [pc, #36]	; (80089d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80089ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80089b0:	d3f9      	bcc.n	80089a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80089b2:	f7ff fc43 	bl	800823c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80089b6:	f000 f817 	bl	80089e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80089ba:	f7fd fcf9 	bl	80063b0 <main>
  bx  lr    
 80089be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80089c0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80089c4:	0800c290 	.word	0x0800c290
  ldr  r0, =_sdata
 80089c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80089cc:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 80089d0:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 80089d4:	200007f0 	.word	0x200007f0

080089d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80089d8:	e7fe      	b.n	80089d8 <ADC_IRQHandler>
	...

080089dc <__errno>:
 80089dc:	4b01      	ldr	r3, [pc, #4]	; (80089e4 <__errno+0x8>)
 80089de:	6818      	ldr	r0, [r3, #0]
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	20000020 	.word	0x20000020

080089e8 <__libc_init_array>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	4e0d      	ldr	r6, [pc, #52]	; (8008a20 <__libc_init_array+0x38>)
 80089ec:	4c0d      	ldr	r4, [pc, #52]	; (8008a24 <__libc_init_array+0x3c>)
 80089ee:	1ba4      	subs	r4, r4, r6
 80089f0:	10a4      	asrs	r4, r4, #2
 80089f2:	2500      	movs	r5, #0
 80089f4:	42a5      	cmp	r5, r4
 80089f6:	d109      	bne.n	8008a0c <__libc_init_array+0x24>
 80089f8:	4e0b      	ldr	r6, [pc, #44]	; (8008a28 <__libc_init_array+0x40>)
 80089fa:	4c0c      	ldr	r4, [pc, #48]	; (8008a2c <__libc_init_array+0x44>)
 80089fc:	f003 fa6c 	bl	800bed8 <_init>
 8008a00:	1ba4      	subs	r4, r4, r6
 8008a02:	10a4      	asrs	r4, r4, #2
 8008a04:	2500      	movs	r5, #0
 8008a06:	42a5      	cmp	r5, r4
 8008a08:	d105      	bne.n	8008a16 <__libc_init_array+0x2e>
 8008a0a:	bd70      	pop	{r4, r5, r6, pc}
 8008a0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a10:	4798      	blx	r3
 8008a12:	3501      	adds	r5, #1
 8008a14:	e7ee      	b.n	80089f4 <__libc_init_array+0xc>
 8008a16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a1a:	4798      	blx	r3
 8008a1c:	3501      	adds	r5, #1
 8008a1e:	e7f2      	b.n	8008a06 <__libc_init_array+0x1e>
 8008a20:	0800c288 	.word	0x0800c288
 8008a24:	0800c288 	.word	0x0800c288
 8008a28:	0800c288 	.word	0x0800c288
 8008a2c:	0800c28c 	.word	0x0800c28c

08008a30 <memcpy>:
 8008a30:	b510      	push	{r4, lr}
 8008a32:	1e43      	subs	r3, r0, #1
 8008a34:	440a      	add	r2, r1
 8008a36:	4291      	cmp	r1, r2
 8008a38:	d100      	bne.n	8008a3c <memcpy+0xc>
 8008a3a:	bd10      	pop	{r4, pc}
 8008a3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a44:	e7f7      	b.n	8008a36 <memcpy+0x6>

08008a46 <memset>:
 8008a46:	4402      	add	r2, r0
 8008a48:	4603      	mov	r3, r0
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d100      	bne.n	8008a50 <memset+0xa>
 8008a4e:	4770      	bx	lr
 8008a50:	f803 1b01 	strb.w	r1, [r3], #1
 8008a54:	e7f9      	b.n	8008a4a <memset+0x4>

08008a56 <__cvt>:
 8008a56:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a5a:	ec55 4b10 	vmov	r4, r5, d0
 8008a5e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008a60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008a64:	2d00      	cmp	r5, #0
 8008a66:	460e      	mov	r6, r1
 8008a68:	4691      	mov	r9, r2
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	bfb8      	it	lt
 8008a6e:	4622      	movlt	r2, r4
 8008a70:	462b      	mov	r3, r5
 8008a72:	f027 0720 	bic.w	r7, r7, #32
 8008a76:	bfbb      	ittet	lt
 8008a78:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008a7c:	461d      	movlt	r5, r3
 8008a7e:	2300      	movge	r3, #0
 8008a80:	232d      	movlt	r3, #45	; 0x2d
 8008a82:	bfb8      	it	lt
 8008a84:	4614      	movlt	r4, r2
 8008a86:	2f46      	cmp	r7, #70	; 0x46
 8008a88:	700b      	strb	r3, [r1, #0]
 8008a8a:	d004      	beq.n	8008a96 <__cvt+0x40>
 8008a8c:	2f45      	cmp	r7, #69	; 0x45
 8008a8e:	d100      	bne.n	8008a92 <__cvt+0x3c>
 8008a90:	3601      	adds	r6, #1
 8008a92:	2102      	movs	r1, #2
 8008a94:	e000      	b.n	8008a98 <__cvt+0x42>
 8008a96:	2103      	movs	r1, #3
 8008a98:	ab03      	add	r3, sp, #12
 8008a9a:	9301      	str	r3, [sp, #4]
 8008a9c:	ab02      	add	r3, sp, #8
 8008a9e:	9300      	str	r3, [sp, #0]
 8008aa0:	4632      	mov	r2, r6
 8008aa2:	4653      	mov	r3, sl
 8008aa4:	ec45 4b10 	vmov	d0, r4, r5
 8008aa8:	f000 feb2 	bl	8009810 <_dtoa_r>
 8008aac:	2f47      	cmp	r7, #71	; 0x47
 8008aae:	4680      	mov	r8, r0
 8008ab0:	d102      	bne.n	8008ab8 <__cvt+0x62>
 8008ab2:	f019 0f01 	tst.w	r9, #1
 8008ab6:	d026      	beq.n	8008b06 <__cvt+0xb0>
 8008ab8:	2f46      	cmp	r7, #70	; 0x46
 8008aba:	eb08 0906 	add.w	r9, r8, r6
 8008abe:	d111      	bne.n	8008ae4 <__cvt+0x8e>
 8008ac0:	f898 3000 	ldrb.w	r3, [r8]
 8008ac4:	2b30      	cmp	r3, #48	; 0x30
 8008ac6:	d10a      	bne.n	8008ade <__cvt+0x88>
 8008ac8:	2200      	movs	r2, #0
 8008aca:	2300      	movs	r3, #0
 8008acc:	4620      	mov	r0, r4
 8008ace:	4629      	mov	r1, r5
 8008ad0:	f7f8 f80a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ad4:	b918      	cbnz	r0, 8008ade <__cvt+0x88>
 8008ad6:	f1c6 0601 	rsb	r6, r6, #1
 8008ada:	f8ca 6000 	str.w	r6, [sl]
 8008ade:	f8da 3000 	ldr.w	r3, [sl]
 8008ae2:	4499      	add	r9, r3
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	4620      	mov	r0, r4
 8008aea:	4629      	mov	r1, r5
 8008aec:	f7f7 fffc 	bl	8000ae8 <__aeabi_dcmpeq>
 8008af0:	b938      	cbnz	r0, 8008b02 <__cvt+0xac>
 8008af2:	2230      	movs	r2, #48	; 0x30
 8008af4:	9b03      	ldr	r3, [sp, #12]
 8008af6:	454b      	cmp	r3, r9
 8008af8:	d205      	bcs.n	8008b06 <__cvt+0xb0>
 8008afa:	1c59      	adds	r1, r3, #1
 8008afc:	9103      	str	r1, [sp, #12]
 8008afe:	701a      	strb	r2, [r3, #0]
 8008b00:	e7f8      	b.n	8008af4 <__cvt+0x9e>
 8008b02:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b06:	9b03      	ldr	r3, [sp, #12]
 8008b08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b0a:	eba3 0308 	sub.w	r3, r3, r8
 8008b0e:	4640      	mov	r0, r8
 8008b10:	6013      	str	r3, [r2, #0]
 8008b12:	b004      	add	sp, #16
 8008b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008b18 <__exponent>:
 8008b18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b1a:	2900      	cmp	r1, #0
 8008b1c:	4604      	mov	r4, r0
 8008b1e:	bfba      	itte	lt
 8008b20:	4249      	neglt	r1, r1
 8008b22:	232d      	movlt	r3, #45	; 0x2d
 8008b24:	232b      	movge	r3, #43	; 0x2b
 8008b26:	2909      	cmp	r1, #9
 8008b28:	f804 2b02 	strb.w	r2, [r4], #2
 8008b2c:	7043      	strb	r3, [r0, #1]
 8008b2e:	dd20      	ble.n	8008b72 <__exponent+0x5a>
 8008b30:	f10d 0307 	add.w	r3, sp, #7
 8008b34:	461f      	mov	r7, r3
 8008b36:	260a      	movs	r6, #10
 8008b38:	fb91 f5f6 	sdiv	r5, r1, r6
 8008b3c:	fb06 1115 	mls	r1, r6, r5, r1
 8008b40:	3130      	adds	r1, #48	; 0x30
 8008b42:	2d09      	cmp	r5, #9
 8008b44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b48:	f103 32ff 	add.w	r2, r3, #4294967295
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	dc09      	bgt.n	8008b64 <__exponent+0x4c>
 8008b50:	3130      	adds	r1, #48	; 0x30
 8008b52:	3b02      	subs	r3, #2
 8008b54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008b58:	42bb      	cmp	r3, r7
 8008b5a:	4622      	mov	r2, r4
 8008b5c:	d304      	bcc.n	8008b68 <__exponent+0x50>
 8008b5e:	1a10      	subs	r0, r2, r0
 8008b60:	b003      	add	sp, #12
 8008b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b64:	4613      	mov	r3, r2
 8008b66:	e7e7      	b.n	8008b38 <__exponent+0x20>
 8008b68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b6c:	f804 2b01 	strb.w	r2, [r4], #1
 8008b70:	e7f2      	b.n	8008b58 <__exponent+0x40>
 8008b72:	2330      	movs	r3, #48	; 0x30
 8008b74:	4419      	add	r1, r3
 8008b76:	7083      	strb	r3, [r0, #2]
 8008b78:	1d02      	adds	r2, r0, #4
 8008b7a:	70c1      	strb	r1, [r0, #3]
 8008b7c:	e7ef      	b.n	8008b5e <__exponent+0x46>
	...

08008b80 <_printf_float>:
 8008b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b84:	b08d      	sub	sp, #52	; 0x34
 8008b86:	460c      	mov	r4, r1
 8008b88:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008b8c:	4616      	mov	r6, r2
 8008b8e:	461f      	mov	r7, r3
 8008b90:	4605      	mov	r5, r0
 8008b92:	f001 fd6f 	bl	800a674 <_localeconv_r>
 8008b96:	6803      	ldr	r3, [r0, #0]
 8008b98:	9304      	str	r3, [sp, #16]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7f7 fb28 	bl	80001f0 <strlen>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8008ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ba8:	9005      	str	r0, [sp, #20]
 8008baa:	3307      	adds	r3, #7
 8008bac:	f023 0307 	bic.w	r3, r3, #7
 8008bb0:	f103 0208 	add.w	r2, r3, #8
 8008bb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008bb8:	f8d4 b000 	ldr.w	fp, [r4]
 8008bbc:	f8c8 2000 	str.w	r2, [r8]
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008bc8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008bcc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008bd0:	9307      	str	r3, [sp, #28]
 8008bd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8008bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bda:	4ba7      	ldr	r3, [pc, #668]	; (8008e78 <_printf_float+0x2f8>)
 8008bdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008be0:	f7f7 ffb4 	bl	8000b4c <__aeabi_dcmpun>
 8008be4:	bb70      	cbnz	r0, 8008c44 <_printf_float+0xc4>
 8008be6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bea:	4ba3      	ldr	r3, [pc, #652]	; (8008e78 <_printf_float+0x2f8>)
 8008bec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bf0:	f7f7 ff8e 	bl	8000b10 <__aeabi_dcmple>
 8008bf4:	bb30      	cbnz	r0, 8008c44 <_printf_float+0xc4>
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	4649      	mov	r1, r9
 8008bfe:	f7f7 ff7d 	bl	8000afc <__aeabi_dcmplt>
 8008c02:	b110      	cbz	r0, 8008c0a <_printf_float+0x8a>
 8008c04:	232d      	movs	r3, #45	; 0x2d
 8008c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c0a:	4a9c      	ldr	r2, [pc, #624]	; (8008e7c <_printf_float+0x2fc>)
 8008c0c:	4b9c      	ldr	r3, [pc, #624]	; (8008e80 <_printf_float+0x300>)
 8008c0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008c12:	bf8c      	ite	hi
 8008c14:	4690      	movhi	r8, r2
 8008c16:	4698      	movls	r8, r3
 8008c18:	2303      	movs	r3, #3
 8008c1a:	f02b 0204 	bic.w	r2, fp, #4
 8008c1e:	6123      	str	r3, [r4, #16]
 8008c20:	6022      	str	r2, [r4, #0]
 8008c22:	f04f 0900 	mov.w	r9, #0
 8008c26:	9700      	str	r7, [sp, #0]
 8008c28:	4633      	mov	r3, r6
 8008c2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008c2c:	4621      	mov	r1, r4
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f000 f9e6 	bl	8009000 <_printf_common>
 8008c34:	3001      	adds	r0, #1
 8008c36:	f040 808d 	bne.w	8008d54 <_printf_float+0x1d4>
 8008c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3e:	b00d      	add	sp, #52	; 0x34
 8008c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c44:	4642      	mov	r2, r8
 8008c46:	464b      	mov	r3, r9
 8008c48:	4640      	mov	r0, r8
 8008c4a:	4649      	mov	r1, r9
 8008c4c:	f7f7 ff7e 	bl	8000b4c <__aeabi_dcmpun>
 8008c50:	b110      	cbz	r0, 8008c58 <_printf_float+0xd8>
 8008c52:	4a8c      	ldr	r2, [pc, #560]	; (8008e84 <_printf_float+0x304>)
 8008c54:	4b8c      	ldr	r3, [pc, #560]	; (8008e88 <_printf_float+0x308>)
 8008c56:	e7da      	b.n	8008c0e <_printf_float+0x8e>
 8008c58:	6861      	ldr	r1, [r4, #4]
 8008c5a:	1c4b      	adds	r3, r1, #1
 8008c5c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008c60:	a80a      	add	r0, sp, #40	; 0x28
 8008c62:	d13e      	bne.n	8008ce2 <_printf_float+0x162>
 8008c64:	2306      	movs	r3, #6
 8008c66:	6063      	str	r3, [r4, #4]
 8008c68:	2300      	movs	r3, #0
 8008c6a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008c6e:	ab09      	add	r3, sp, #36	; 0x24
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	ec49 8b10 	vmov	d0, r8, r9
 8008c76:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008c7a:	6022      	str	r2, [r4, #0]
 8008c7c:	f8cd a004 	str.w	sl, [sp, #4]
 8008c80:	6861      	ldr	r1, [r4, #4]
 8008c82:	4628      	mov	r0, r5
 8008c84:	f7ff fee7 	bl	8008a56 <__cvt>
 8008c88:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008c8c:	2b47      	cmp	r3, #71	; 0x47
 8008c8e:	4680      	mov	r8, r0
 8008c90:	d109      	bne.n	8008ca6 <_printf_float+0x126>
 8008c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c94:	1cd8      	adds	r0, r3, #3
 8008c96:	db02      	blt.n	8008c9e <_printf_float+0x11e>
 8008c98:	6862      	ldr	r2, [r4, #4]
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	dd47      	ble.n	8008d2e <_printf_float+0x1ae>
 8008c9e:	f1aa 0a02 	sub.w	sl, sl, #2
 8008ca2:	fa5f fa8a 	uxtb.w	sl, sl
 8008ca6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008caa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008cac:	d824      	bhi.n	8008cf8 <_printf_float+0x178>
 8008cae:	3901      	subs	r1, #1
 8008cb0:	4652      	mov	r2, sl
 8008cb2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008cb6:	9109      	str	r1, [sp, #36]	; 0x24
 8008cb8:	f7ff ff2e 	bl	8008b18 <__exponent>
 8008cbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cbe:	1813      	adds	r3, r2, r0
 8008cc0:	2a01      	cmp	r2, #1
 8008cc2:	4681      	mov	r9, r0
 8008cc4:	6123      	str	r3, [r4, #16]
 8008cc6:	dc02      	bgt.n	8008cce <_printf_float+0x14e>
 8008cc8:	6822      	ldr	r2, [r4, #0]
 8008cca:	07d1      	lsls	r1, r2, #31
 8008ccc:	d501      	bpl.n	8008cd2 <_printf_float+0x152>
 8008cce:	3301      	adds	r3, #1
 8008cd0:	6123      	str	r3, [r4, #16]
 8008cd2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0a5      	beq.n	8008c26 <_printf_float+0xa6>
 8008cda:	232d      	movs	r3, #45	; 0x2d
 8008cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ce0:	e7a1      	b.n	8008c26 <_printf_float+0xa6>
 8008ce2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008ce6:	f000 8177 	beq.w	8008fd8 <_printf_float+0x458>
 8008cea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008cee:	d1bb      	bne.n	8008c68 <_printf_float+0xe8>
 8008cf0:	2900      	cmp	r1, #0
 8008cf2:	d1b9      	bne.n	8008c68 <_printf_float+0xe8>
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e7b6      	b.n	8008c66 <_printf_float+0xe6>
 8008cf8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008cfc:	d119      	bne.n	8008d32 <_printf_float+0x1b2>
 8008cfe:	2900      	cmp	r1, #0
 8008d00:	6863      	ldr	r3, [r4, #4]
 8008d02:	dd0c      	ble.n	8008d1e <_printf_float+0x19e>
 8008d04:	6121      	str	r1, [r4, #16]
 8008d06:	b913      	cbnz	r3, 8008d0e <_printf_float+0x18e>
 8008d08:	6822      	ldr	r2, [r4, #0]
 8008d0a:	07d2      	lsls	r2, r2, #31
 8008d0c:	d502      	bpl.n	8008d14 <_printf_float+0x194>
 8008d0e:	3301      	adds	r3, #1
 8008d10:	440b      	add	r3, r1
 8008d12:	6123      	str	r3, [r4, #16]
 8008d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d16:	65a3      	str	r3, [r4, #88]	; 0x58
 8008d18:	f04f 0900 	mov.w	r9, #0
 8008d1c:	e7d9      	b.n	8008cd2 <_printf_float+0x152>
 8008d1e:	b913      	cbnz	r3, 8008d26 <_printf_float+0x1a6>
 8008d20:	6822      	ldr	r2, [r4, #0]
 8008d22:	07d0      	lsls	r0, r2, #31
 8008d24:	d501      	bpl.n	8008d2a <_printf_float+0x1aa>
 8008d26:	3302      	adds	r3, #2
 8008d28:	e7f3      	b.n	8008d12 <_printf_float+0x192>
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e7f1      	b.n	8008d12 <_printf_float+0x192>
 8008d2e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008d32:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008d36:	4293      	cmp	r3, r2
 8008d38:	db05      	blt.n	8008d46 <_printf_float+0x1c6>
 8008d3a:	6822      	ldr	r2, [r4, #0]
 8008d3c:	6123      	str	r3, [r4, #16]
 8008d3e:	07d1      	lsls	r1, r2, #31
 8008d40:	d5e8      	bpl.n	8008d14 <_printf_float+0x194>
 8008d42:	3301      	adds	r3, #1
 8008d44:	e7e5      	b.n	8008d12 <_printf_float+0x192>
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	bfd4      	ite	le
 8008d4a:	f1c3 0302 	rsble	r3, r3, #2
 8008d4e:	2301      	movgt	r3, #1
 8008d50:	4413      	add	r3, r2
 8008d52:	e7de      	b.n	8008d12 <_printf_float+0x192>
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	055a      	lsls	r2, r3, #21
 8008d58:	d407      	bmi.n	8008d6a <_printf_float+0x1ea>
 8008d5a:	6923      	ldr	r3, [r4, #16]
 8008d5c:	4642      	mov	r2, r8
 8008d5e:	4631      	mov	r1, r6
 8008d60:	4628      	mov	r0, r5
 8008d62:	47b8      	blx	r7
 8008d64:	3001      	adds	r0, #1
 8008d66:	d12b      	bne.n	8008dc0 <_printf_float+0x240>
 8008d68:	e767      	b.n	8008c3a <_printf_float+0xba>
 8008d6a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008d6e:	f240 80dc 	bls.w	8008f2a <_printf_float+0x3aa>
 8008d72:	2200      	movs	r2, #0
 8008d74:	2300      	movs	r3, #0
 8008d76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d7a:	f7f7 feb5 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d033      	beq.n	8008dea <_printf_float+0x26a>
 8008d82:	2301      	movs	r3, #1
 8008d84:	4a41      	ldr	r2, [pc, #260]	; (8008e8c <_printf_float+0x30c>)
 8008d86:	4631      	mov	r1, r6
 8008d88:	4628      	mov	r0, r5
 8008d8a:	47b8      	blx	r7
 8008d8c:	3001      	adds	r0, #1
 8008d8e:	f43f af54 	beq.w	8008c3a <_printf_float+0xba>
 8008d92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d96:	429a      	cmp	r2, r3
 8008d98:	db02      	blt.n	8008da0 <_printf_float+0x220>
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	07d8      	lsls	r0, r3, #31
 8008d9e:	d50f      	bpl.n	8008dc0 <_printf_float+0x240>
 8008da0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da4:	4631      	mov	r1, r6
 8008da6:	4628      	mov	r0, r5
 8008da8:	47b8      	blx	r7
 8008daa:	3001      	adds	r0, #1
 8008dac:	f43f af45 	beq.w	8008c3a <_printf_float+0xba>
 8008db0:	f04f 0800 	mov.w	r8, #0
 8008db4:	f104 091a 	add.w	r9, r4, #26
 8008db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	4543      	cmp	r3, r8
 8008dbe:	dc09      	bgt.n	8008dd4 <_printf_float+0x254>
 8008dc0:	6823      	ldr	r3, [r4, #0]
 8008dc2:	079b      	lsls	r3, r3, #30
 8008dc4:	f100 8103 	bmi.w	8008fce <_printf_float+0x44e>
 8008dc8:	68e0      	ldr	r0, [r4, #12]
 8008dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dcc:	4298      	cmp	r0, r3
 8008dce:	bfb8      	it	lt
 8008dd0:	4618      	movlt	r0, r3
 8008dd2:	e734      	b.n	8008c3e <_printf_float+0xbe>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	464a      	mov	r2, r9
 8008dd8:	4631      	mov	r1, r6
 8008dda:	4628      	mov	r0, r5
 8008ddc:	47b8      	blx	r7
 8008dde:	3001      	adds	r0, #1
 8008de0:	f43f af2b 	beq.w	8008c3a <_printf_float+0xba>
 8008de4:	f108 0801 	add.w	r8, r8, #1
 8008de8:	e7e6      	b.n	8008db8 <_printf_float+0x238>
 8008dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	dc2b      	bgt.n	8008e48 <_printf_float+0x2c8>
 8008df0:	2301      	movs	r3, #1
 8008df2:	4a26      	ldr	r2, [pc, #152]	; (8008e8c <_printf_float+0x30c>)
 8008df4:	4631      	mov	r1, r6
 8008df6:	4628      	mov	r0, r5
 8008df8:	47b8      	blx	r7
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	f43f af1d 	beq.w	8008c3a <_printf_float+0xba>
 8008e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e02:	b923      	cbnz	r3, 8008e0e <_printf_float+0x28e>
 8008e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e06:	b913      	cbnz	r3, 8008e0e <_printf_float+0x28e>
 8008e08:	6823      	ldr	r3, [r4, #0]
 8008e0a:	07d9      	lsls	r1, r3, #31
 8008e0c:	d5d8      	bpl.n	8008dc0 <_printf_float+0x240>
 8008e0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e12:	4631      	mov	r1, r6
 8008e14:	4628      	mov	r0, r5
 8008e16:	47b8      	blx	r7
 8008e18:	3001      	adds	r0, #1
 8008e1a:	f43f af0e 	beq.w	8008c3a <_printf_float+0xba>
 8008e1e:	f04f 0900 	mov.w	r9, #0
 8008e22:	f104 0a1a 	add.w	sl, r4, #26
 8008e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e28:	425b      	negs	r3, r3
 8008e2a:	454b      	cmp	r3, r9
 8008e2c:	dc01      	bgt.n	8008e32 <_printf_float+0x2b2>
 8008e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e30:	e794      	b.n	8008d5c <_printf_float+0x1dc>
 8008e32:	2301      	movs	r3, #1
 8008e34:	4652      	mov	r2, sl
 8008e36:	4631      	mov	r1, r6
 8008e38:	4628      	mov	r0, r5
 8008e3a:	47b8      	blx	r7
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	f43f aefc 	beq.w	8008c3a <_printf_float+0xba>
 8008e42:	f109 0901 	add.w	r9, r9, #1
 8008e46:	e7ee      	b.n	8008e26 <_printf_float+0x2a6>
 8008e48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	bfa8      	it	ge
 8008e50:	461a      	movge	r2, r3
 8008e52:	2a00      	cmp	r2, #0
 8008e54:	4691      	mov	r9, r2
 8008e56:	dd07      	ble.n	8008e68 <_printf_float+0x2e8>
 8008e58:	4613      	mov	r3, r2
 8008e5a:	4631      	mov	r1, r6
 8008e5c:	4642      	mov	r2, r8
 8008e5e:	4628      	mov	r0, r5
 8008e60:	47b8      	blx	r7
 8008e62:	3001      	adds	r0, #1
 8008e64:	f43f aee9 	beq.w	8008c3a <_printf_float+0xba>
 8008e68:	f104 031a 	add.w	r3, r4, #26
 8008e6c:	f04f 0b00 	mov.w	fp, #0
 8008e70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e74:	9306      	str	r3, [sp, #24]
 8008e76:	e015      	b.n	8008ea4 <_printf_float+0x324>
 8008e78:	7fefffff 	.word	0x7fefffff
 8008e7c:	0800bf74 	.word	0x0800bf74
 8008e80:	0800bf70 	.word	0x0800bf70
 8008e84:	0800bf7c 	.word	0x0800bf7c
 8008e88:	0800bf78 	.word	0x0800bf78
 8008e8c:	0800bf80 	.word	0x0800bf80
 8008e90:	2301      	movs	r3, #1
 8008e92:	9a06      	ldr	r2, [sp, #24]
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f aecd 	beq.w	8008c3a <_printf_float+0xba>
 8008ea0:	f10b 0b01 	add.w	fp, fp, #1
 8008ea4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008ea8:	ebaa 0309 	sub.w	r3, sl, r9
 8008eac:	455b      	cmp	r3, fp
 8008eae:	dcef      	bgt.n	8008e90 <_printf_float+0x310>
 8008eb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	44d0      	add	r8, sl
 8008eb8:	db15      	blt.n	8008ee6 <_printf_float+0x366>
 8008eba:	6823      	ldr	r3, [r4, #0]
 8008ebc:	07da      	lsls	r2, r3, #31
 8008ebe:	d412      	bmi.n	8008ee6 <_printf_float+0x366>
 8008ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ec2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ec4:	eba3 020a 	sub.w	r2, r3, sl
 8008ec8:	eba3 0a01 	sub.w	sl, r3, r1
 8008ecc:	4592      	cmp	sl, r2
 8008ece:	bfa8      	it	ge
 8008ed0:	4692      	movge	sl, r2
 8008ed2:	f1ba 0f00 	cmp.w	sl, #0
 8008ed6:	dc0e      	bgt.n	8008ef6 <_printf_float+0x376>
 8008ed8:	f04f 0800 	mov.w	r8, #0
 8008edc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ee0:	f104 091a 	add.w	r9, r4, #26
 8008ee4:	e019      	b.n	8008f1a <_printf_float+0x39a>
 8008ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008eea:	4631      	mov	r1, r6
 8008eec:	4628      	mov	r0, r5
 8008eee:	47b8      	blx	r7
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	d1e5      	bne.n	8008ec0 <_printf_float+0x340>
 8008ef4:	e6a1      	b.n	8008c3a <_printf_float+0xba>
 8008ef6:	4653      	mov	r3, sl
 8008ef8:	4642      	mov	r2, r8
 8008efa:	4631      	mov	r1, r6
 8008efc:	4628      	mov	r0, r5
 8008efe:	47b8      	blx	r7
 8008f00:	3001      	adds	r0, #1
 8008f02:	d1e9      	bne.n	8008ed8 <_printf_float+0x358>
 8008f04:	e699      	b.n	8008c3a <_printf_float+0xba>
 8008f06:	2301      	movs	r3, #1
 8008f08:	464a      	mov	r2, r9
 8008f0a:	4631      	mov	r1, r6
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	47b8      	blx	r7
 8008f10:	3001      	adds	r0, #1
 8008f12:	f43f ae92 	beq.w	8008c3a <_printf_float+0xba>
 8008f16:	f108 0801 	add.w	r8, r8, #1
 8008f1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f1e:	1a9b      	subs	r3, r3, r2
 8008f20:	eba3 030a 	sub.w	r3, r3, sl
 8008f24:	4543      	cmp	r3, r8
 8008f26:	dcee      	bgt.n	8008f06 <_printf_float+0x386>
 8008f28:	e74a      	b.n	8008dc0 <_printf_float+0x240>
 8008f2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f2c:	2a01      	cmp	r2, #1
 8008f2e:	dc01      	bgt.n	8008f34 <_printf_float+0x3b4>
 8008f30:	07db      	lsls	r3, r3, #31
 8008f32:	d53a      	bpl.n	8008faa <_printf_float+0x42a>
 8008f34:	2301      	movs	r3, #1
 8008f36:	4642      	mov	r2, r8
 8008f38:	4631      	mov	r1, r6
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	47b8      	blx	r7
 8008f3e:	3001      	adds	r0, #1
 8008f40:	f43f ae7b 	beq.w	8008c3a <_printf_float+0xba>
 8008f44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f48:	4631      	mov	r1, r6
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	47b8      	blx	r7
 8008f4e:	3001      	adds	r0, #1
 8008f50:	f108 0801 	add.w	r8, r8, #1
 8008f54:	f43f ae71 	beq.w	8008c3a <_printf_float+0xba>
 8008f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f103 3aff 	add.w	sl, r3, #4294967295
 8008f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f64:	2300      	movs	r3, #0
 8008f66:	f7f7 fdbf 	bl	8000ae8 <__aeabi_dcmpeq>
 8008f6a:	b9c8      	cbnz	r0, 8008fa0 <_printf_float+0x420>
 8008f6c:	4653      	mov	r3, sl
 8008f6e:	4642      	mov	r2, r8
 8008f70:	4631      	mov	r1, r6
 8008f72:	4628      	mov	r0, r5
 8008f74:	47b8      	blx	r7
 8008f76:	3001      	adds	r0, #1
 8008f78:	d10e      	bne.n	8008f98 <_printf_float+0x418>
 8008f7a:	e65e      	b.n	8008c3a <_printf_float+0xba>
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	4652      	mov	r2, sl
 8008f80:	4631      	mov	r1, r6
 8008f82:	4628      	mov	r0, r5
 8008f84:	47b8      	blx	r7
 8008f86:	3001      	adds	r0, #1
 8008f88:	f43f ae57 	beq.w	8008c3a <_printf_float+0xba>
 8008f8c:	f108 0801 	add.w	r8, r8, #1
 8008f90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f92:	3b01      	subs	r3, #1
 8008f94:	4543      	cmp	r3, r8
 8008f96:	dcf1      	bgt.n	8008f7c <_printf_float+0x3fc>
 8008f98:	464b      	mov	r3, r9
 8008f9a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f9e:	e6de      	b.n	8008d5e <_printf_float+0x1de>
 8008fa0:	f04f 0800 	mov.w	r8, #0
 8008fa4:	f104 0a1a 	add.w	sl, r4, #26
 8008fa8:	e7f2      	b.n	8008f90 <_printf_float+0x410>
 8008faa:	2301      	movs	r3, #1
 8008fac:	e7df      	b.n	8008f6e <_printf_float+0x3ee>
 8008fae:	2301      	movs	r3, #1
 8008fb0:	464a      	mov	r2, r9
 8008fb2:	4631      	mov	r1, r6
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	47b8      	blx	r7
 8008fb8:	3001      	adds	r0, #1
 8008fba:	f43f ae3e 	beq.w	8008c3a <_printf_float+0xba>
 8008fbe:	f108 0801 	add.w	r8, r8, #1
 8008fc2:	68e3      	ldr	r3, [r4, #12]
 8008fc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fc6:	1a9b      	subs	r3, r3, r2
 8008fc8:	4543      	cmp	r3, r8
 8008fca:	dcf0      	bgt.n	8008fae <_printf_float+0x42e>
 8008fcc:	e6fc      	b.n	8008dc8 <_printf_float+0x248>
 8008fce:	f04f 0800 	mov.w	r8, #0
 8008fd2:	f104 0919 	add.w	r9, r4, #25
 8008fd6:	e7f4      	b.n	8008fc2 <_printf_float+0x442>
 8008fd8:	2900      	cmp	r1, #0
 8008fda:	f43f ae8b 	beq.w	8008cf4 <_printf_float+0x174>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008fe4:	ab09      	add	r3, sp, #36	; 0x24
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	ec49 8b10 	vmov	d0, r8, r9
 8008fec:	6022      	str	r2, [r4, #0]
 8008fee:	f8cd a004 	str.w	sl, [sp, #4]
 8008ff2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	f7ff fd2d 	bl	8008a56 <__cvt>
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	e648      	b.n	8008c92 <_printf_float+0x112>

08009000 <_printf_common>:
 8009000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009004:	4691      	mov	r9, r2
 8009006:	461f      	mov	r7, r3
 8009008:	688a      	ldr	r2, [r1, #8]
 800900a:	690b      	ldr	r3, [r1, #16]
 800900c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009010:	4293      	cmp	r3, r2
 8009012:	bfb8      	it	lt
 8009014:	4613      	movlt	r3, r2
 8009016:	f8c9 3000 	str.w	r3, [r9]
 800901a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800901e:	4606      	mov	r6, r0
 8009020:	460c      	mov	r4, r1
 8009022:	b112      	cbz	r2, 800902a <_printf_common+0x2a>
 8009024:	3301      	adds	r3, #1
 8009026:	f8c9 3000 	str.w	r3, [r9]
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	0699      	lsls	r1, r3, #26
 800902e:	bf42      	ittt	mi
 8009030:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009034:	3302      	addmi	r3, #2
 8009036:	f8c9 3000 	strmi.w	r3, [r9]
 800903a:	6825      	ldr	r5, [r4, #0]
 800903c:	f015 0506 	ands.w	r5, r5, #6
 8009040:	d107      	bne.n	8009052 <_printf_common+0x52>
 8009042:	f104 0a19 	add.w	sl, r4, #25
 8009046:	68e3      	ldr	r3, [r4, #12]
 8009048:	f8d9 2000 	ldr.w	r2, [r9]
 800904c:	1a9b      	subs	r3, r3, r2
 800904e:	42ab      	cmp	r3, r5
 8009050:	dc28      	bgt.n	80090a4 <_printf_common+0xa4>
 8009052:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009056:	6822      	ldr	r2, [r4, #0]
 8009058:	3300      	adds	r3, #0
 800905a:	bf18      	it	ne
 800905c:	2301      	movne	r3, #1
 800905e:	0692      	lsls	r2, r2, #26
 8009060:	d42d      	bmi.n	80090be <_printf_common+0xbe>
 8009062:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009066:	4639      	mov	r1, r7
 8009068:	4630      	mov	r0, r6
 800906a:	47c0      	blx	r8
 800906c:	3001      	adds	r0, #1
 800906e:	d020      	beq.n	80090b2 <_printf_common+0xb2>
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	68e5      	ldr	r5, [r4, #12]
 8009074:	f8d9 2000 	ldr.w	r2, [r9]
 8009078:	f003 0306 	and.w	r3, r3, #6
 800907c:	2b04      	cmp	r3, #4
 800907e:	bf08      	it	eq
 8009080:	1aad      	subeq	r5, r5, r2
 8009082:	68a3      	ldr	r3, [r4, #8]
 8009084:	6922      	ldr	r2, [r4, #16]
 8009086:	bf0c      	ite	eq
 8009088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800908c:	2500      	movne	r5, #0
 800908e:	4293      	cmp	r3, r2
 8009090:	bfc4      	itt	gt
 8009092:	1a9b      	subgt	r3, r3, r2
 8009094:	18ed      	addgt	r5, r5, r3
 8009096:	f04f 0900 	mov.w	r9, #0
 800909a:	341a      	adds	r4, #26
 800909c:	454d      	cmp	r5, r9
 800909e:	d11a      	bne.n	80090d6 <_printf_common+0xd6>
 80090a0:	2000      	movs	r0, #0
 80090a2:	e008      	b.n	80090b6 <_printf_common+0xb6>
 80090a4:	2301      	movs	r3, #1
 80090a6:	4652      	mov	r2, sl
 80090a8:	4639      	mov	r1, r7
 80090aa:	4630      	mov	r0, r6
 80090ac:	47c0      	blx	r8
 80090ae:	3001      	adds	r0, #1
 80090b0:	d103      	bne.n	80090ba <_printf_common+0xba>
 80090b2:	f04f 30ff 	mov.w	r0, #4294967295
 80090b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090ba:	3501      	adds	r5, #1
 80090bc:	e7c3      	b.n	8009046 <_printf_common+0x46>
 80090be:	18e1      	adds	r1, r4, r3
 80090c0:	1c5a      	adds	r2, r3, #1
 80090c2:	2030      	movs	r0, #48	; 0x30
 80090c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80090c8:	4422      	add	r2, r4
 80090ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80090ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80090d2:	3302      	adds	r3, #2
 80090d4:	e7c5      	b.n	8009062 <_printf_common+0x62>
 80090d6:	2301      	movs	r3, #1
 80090d8:	4622      	mov	r2, r4
 80090da:	4639      	mov	r1, r7
 80090dc:	4630      	mov	r0, r6
 80090de:	47c0      	blx	r8
 80090e0:	3001      	adds	r0, #1
 80090e2:	d0e6      	beq.n	80090b2 <_printf_common+0xb2>
 80090e4:	f109 0901 	add.w	r9, r9, #1
 80090e8:	e7d8      	b.n	800909c <_printf_common+0x9c>
	...

080090ec <_printf_i>:
 80090ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80090f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80090f4:	460c      	mov	r4, r1
 80090f6:	7e09      	ldrb	r1, [r1, #24]
 80090f8:	b085      	sub	sp, #20
 80090fa:	296e      	cmp	r1, #110	; 0x6e
 80090fc:	4617      	mov	r7, r2
 80090fe:	4606      	mov	r6, r0
 8009100:	4698      	mov	r8, r3
 8009102:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009104:	f000 80b3 	beq.w	800926e <_printf_i+0x182>
 8009108:	d822      	bhi.n	8009150 <_printf_i+0x64>
 800910a:	2963      	cmp	r1, #99	; 0x63
 800910c:	d036      	beq.n	800917c <_printf_i+0x90>
 800910e:	d80a      	bhi.n	8009126 <_printf_i+0x3a>
 8009110:	2900      	cmp	r1, #0
 8009112:	f000 80b9 	beq.w	8009288 <_printf_i+0x19c>
 8009116:	2958      	cmp	r1, #88	; 0x58
 8009118:	f000 8083 	beq.w	8009222 <_printf_i+0x136>
 800911c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009120:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009124:	e032      	b.n	800918c <_printf_i+0xa0>
 8009126:	2964      	cmp	r1, #100	; 0x64
 8009128:	d001      	beq.n	800912e <_printf_i+0x42>
 800912a:	2969      	cmp	r1, #105	; 0x69
 800912c:	d1f6      	bne.n	800911c <_printf_i+0x30>
 800912e:	6820      	ldr	r0, [r4, #0]
 8009130:	6813      	ldr	r3, [r2, #0]
 8009132:	0605      	lsls	r5, r0, #24
 8009134:	f103 0104 	add.w	r1, r3, #4
 8009138:	d52a      	bpl.n	8009190 <_printf_i+0xa4>
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	6011      	str	r1, [r2, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	da03      	bge.n	800914a <_printf_i+0x5e>
 8009142:	222d      	movs	r2, #45	; 0x2d
 8009144:	425b      	negs	r3, r3
 8009146:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800914a:	486f      	ldr	r0, [pc, #444]	; (8009308 <_printf_i+0x21c>)
 800914c:	220a      	movs	r2, #10
 800914e:	e039      	b.n	80091c4 <_printf_i+0xd8>
 8009150:	2973      	cmp	r1, #115	; 0x73
 8009152:	f000 809d 	beq.w	8009290 <_printf_i+0x1a4>
 8009156:	d808      	bhi.n	800916a <_printf_i+0x7e>
 8009158:	296f      	cmp	r1, #111	; 0x6f
 800915a:	d020      	beq.n	800919e <_printf_i+0xb2>
 800915c:	2970      	cmp	r1, #112	; 0x70
 800915e:	d1dd      	bne.n	800911c <_printf_i+0x30>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	f043 0320 	orr.w	r3, r3, #32
 8009166:	6023      	str	r3, [r4, #0]
 8009168:	e003      	b.n	8009172 <_printf_i+0x86>
 800916a:	2975      	cmp	r1, #117	; 0x75
 800916c:	d017      	beq.n	800919e <_printf_i+0xb2>
 800916e:	2978      	cmp	r1, #120	; 0x78
 8009170:	d1d4      	bne.n	800911c <_printf_i+0x30>
 8009172:	2378      	movs	r3, #120	; 0x78
 8009174:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009178:	4864      	ldr	r0, [pc, #400]	; (800930c <_printf_i+0x220>)
 800917a:	e055      	b.n	8009228 <_printf_i+0x13c>
 800917c:	6813      	ldr	r3, [r2, #0]
 800917e:	1d19      	adds	r1, r3, #4
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	6011      	str	r1, [r2, #0]
 8009184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800918c:	2301      	movs	r3, #1
 800918e:	e08c      	b.n	80092aa <_printf_i+0x1be>
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	6011      	str	r1, [r2, #0]
 8009194:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009198:	bf18      	it	ne
 800919a:	b21b      	sxthne	r3, r3
 800919c:	e7cf      	b.n	800913e <_printf_i+0x52>
 800919e:	6813      	ldr	r3, [r2, #0]
 80091a0:	6825      	ldr	r5, [r4, #0]
 80091a2:	1d18      	adds	r0, r3, #4
 80091a4:	6010      	str	r0, [r2, #0]
 80091a6:	0628      	lsls	r0, r5, #24
 80091a8:	d501      	bpl.n	80091ae <_printf_i+0xc2>
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	e002      	b.n	80091b4 <_printf_i+0xc8>
 80091ae:	0668      	lsls	r0, r5, #25
 80091b0:	d5fb      	bpl.n	80091aa <_printf_i+0xbe>
 80091b2:	881b      	ldrh	r3, [r3, #0]
 80091b4:	4854      	ldr	r0, [pc, #336]	; (8009308 <_printf_i+0x21c>)
 80091b6:	296f      	cmp	r1, #111	; 0x6f
 80091b8:	bf14      	ite	ne
 80091ba:	220a      	movne	r2, #10
 80091bc:	2208      	moveq	r2, #8
 80091be:	2100      	movs	r1, #0
 80091c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80091c4:	6865      	ldr	r5, [r4, #4]
 80091c6:	60a5      	str	r5, [r4, #8]
 80091c8:	2d00      	cmp	r5, #0
 80091ca:	f2c0 8095 	blt.w	80092f8 <_printf_i+0x20c>
 80091ce:	6821      	ldr	r1, [r4, #0]
 80091d0:	f021 0104 	bic.w	r1, r1, #4
 80091d4:	6021      	str	r1, [r4, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d13d      	bne.n	8009256 <_printf_i+0x16a>
 80091da:	2d00      	cmp	r5, #0
 80091dc:	f040 808e 	bne.w	80092fc <_printf_i+0x210>
 80091e0:	4665      	mov	r5, ip
 80091e2:	2a08      	cmp	r2, #8
 80091e4:	d10b      	bne.n	80091fe <_printf_i+0x112>
 80091e6:	6823      	ldr	r3, [r4, #0]
 80091e8:	07db      	lsls	r3, r3, #31
 80091ea:	d508      	bpl.n	80091fe <_printf_i+0x112>
 80091ec:	6923      	ldr	r3, [r4, #16]
 80091ee:	6862      	ldr	r2, [r4, #4]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	bfde      	ittt	le
 80091f4:	2330      	movle	r3, #48	; 0x30
 80091f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80091fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80091fe:	ebac 0305 	sub.w	r3, ip, r5
 8009202:	6123      	str	r3, [r4, #16]
 8009204:	f8cd 8000 	str.w	r8, [sp]
 8009208:	463b      	mov	r3, r7
 800920a:	aa03      	add	r2, sp, #12
 800920c:	4621      	mov	r1, r4
 800920e:	4630      	mov	r0, r6
 8009210:	f7ff fef6 	bl	8009000 <_printf_common>
 8009214:	3001      	adds	r0, #1
 8009216:	d14d      	bne.n	80092b4 <_printf_i+0x1c8>
 8009218:	f04f 30ff 	mov.w	r0, #4294967295
 800921c:	b005      	add	sp, #20
 800921e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009222:	4839      	ldr	r0, [pc, #228]	; (8009308 <_printf_i+0x21c>)
 8009224:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009228:	6813      	ldr	r3, [r2, #0]
 800922a:	6821      	ldr	r1, [r4, #0]
 800922c:	1d1d      	adds	r5, r3, #4
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	6015      	str	r5, [r2, #0]
 8009232:	060a      	lsls	r2, r1, #24
 8009234:	d50b      	bpl.n	800924e <_printf_i+0x162>
 8009236:	07ca      	lsls	r2, r1, #31
 8009238:	bf44      	itt	mi
 800923a:	f041 0120 	orrmi.w	r1, r1, #32
 800923e:	6021      	strmi	r1, [r4, #0]
 8009240:	b91b      	cbnz	r3, 800924a <_printf_i+0x15e>
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	f022 0220 	bic.w	r2, r2, #32
 8009248:	6022      	str	r2, [r4, #0]
 800924a:	2210      	movs	r2, #16
 800924c:	e7b7      	b.n	80091be <_printf_i+0xd2>
 800924e:	064d      	lsls	r5, r1, #25
 8009250:	bf48      	it	mi
 8009252:	b29b      	uxthmi	r3, r3
 8009254:	e7ef      	b.n	8009236 <_printf_i+0x14a>
 8009256:	4665      	mov	r5, ip
 8009258:	fbb3 f1f2 	udiv	r1, r3, r2
 800925c:	fb02 3311 	mls	r3, r2, r1, r3
 8009260:	5cc3      	ldrb	r3, [r0, r3]
 8009262:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009266:	460b      	mov	r3, r1
 8009268:	2900      	cmp	r1, #0
 800926a:	d1f5      	bne.n	8009258 <_printf_i+0x16c>
 800926c:	e7b9      	b.n	80091e2 <_printf_i+0xf6>
 800926e:	6813      	ldr	r3, [r2, #0]
 8009270:	6825      	ldr	r5, [r4, #0]
 8009272:	6961      	ldr	r1, [r4, #20]
 8009274:	1d18      	adds	r0, r3, #4
 8009276:	6010      	str	r0, [r2, #0]
 8009278:	0628      	lsls	r0, r5, #24
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	d501      	bpl.n	8009282 <_printf_i+0x196>
 800927e:	6019      	str	r1, [r3, #0]
 8009280:	e002      	b.n	8009288 <_printf_i+0x19c>
 8009282:	066a      	lsls	r2, r5, #25
 8009284:	d5fb      	bpl.n	800927e <_printf_i+0x192>
 8009286:	8019      	strh	r1, [r3, #0]
 8009288:	2300      	movs	r3, #0
 800928a:	6123      	str	r3, [r4, #16]
 800928c:	4665      	mov	r5, ip
 800928e:	e7b9      	b.n	8009204 <_printf_i+0x118>
 8009290:	6813      	ldr	r3, [r2, #0]
 8009292:	1d19      	adds	r1, r3, #4
 8009294:	6011      	str	r1, [r2, #0]
 8009296:	681d      	ldr	r5, [r3, #0]
 8009298:	6862      	ldr	r2, [r4, #4]
 800929a:	2100      	movs	r1, #0
 800929c:	4628      	mov	r0, r5
 800929e:	f7f6 ffaf 	bl	8000200 <memchr>
 80092a2:	b108      	cbz	r0, 80092a8 <_printf_i+0x1bc>
 80092a4:	1b40      	subs	r0, r0, r5
 80092a6:	6060      	str	r0, [r4, #4]
 80092a8:	6863      	ldr	r3, [r4, #4]
 80092aa:	6123      	str	r3, [r4, #16]
 80092ac:	2300      	movs	r3, #0
 80092ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092b2:	e7a7      	b.n	8009204 <_printf_i+0x118>
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	462a      	mov	r2, r5
 80092b8:	4639      	mov	r1, r7
 80092ba:	4630      	mov	r0, r6
 80092bc:	47c0      	blx	r8
 80092be:	3001      	adds	r0, #1
 80092c0:	d0aa      	beq.n	8009218 <_printf_i+0x12c>
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	079b      	lsls	r3, r3, #30
 80092c6:	d413      	bmi.n	80092f0 <_printf_i+0x204>
 80092c8:	68e0      	ldr	r0, [r4, #12]
 80092ca:	9b03      	ldr	r3, [sp, #12]
 80092cc:	4298      	cmp	r0, r3
 80092ce:	bfb8      	it	lt
 80092d0:	4618      	movlt	r0, r3
 80092d2:	e7a3      	b.n	800921c <_printf_i+0x130>
 80092d4:	2301      	movs	r3, #1
 80092d6:	464a      	mov	r2, r9
 80092d8:	4639      	mov	r1, r7
 80092da:	4630      	mov	r0, r6
 80092dc:	47c0      	blx	r8
 80092de:	3001      	adds	r0, #1
 80092e0:	d09a      	beq.n	8009218 <_printf_i+0x12c>
 80092e2:	3501      	adds	r5, #1
 80092e4:	68e3      	ldr	r3, [r4, #12]
 80092e6:	9a03      	ldr	r2, [sp, #12]
 80092e8:	1a9b      	subs	r3, r3, r2
 80092ea:	42ab      	cmp	r3, r5
 80092ec:	dcf2      	bgt.n	80092d4 <_printf_i+0x1e8>
 80092ee:	e7eb      	b.n	80092c8 <_printf_i+0x1dc>
 80092f0:	2500      	movs	r5, #0
 80092f2:	f104 0919 	add.w	r9, r4, #25
 80092f6:	e7f5      	b.n	80092e4 <_printf_i+0x1f8>
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1ac      	bne.n	8009256 <_printf_i+0x16a>
 80092fc:	7803      	ldrb	r3, [r0, #0]
 80092fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009302:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009306:	e76c      	b.n	80091e2 <_printf_i+0xf6>
 8009308:	0800bf82 	.word	0x0800bf82
 800930c:	0800bf93 	.word	0x0800bf93

08009310 <iprintf>:
 8009310:	b40f      	push	{r0, r1, r2, r3}
 8009312:	4b0a      	ldr	r3, [pc, #40]	; (800933c <iprintf+0x2c>)
 8009314:	b513      	push	{r0, r1, r4, lr}
 8009316:	681c      	ldr	r4, [r3, #0]
 8009318:	b124      	cbz	r4, 8009324 <iprintf+0x14>
 800931a:	69a3      	ldr	r3, [r4, #24]
 800931c:	b913      	cbnz	r3, 8009324 <iprintf+0x14>
 800931e:	4620      	mov	r0, r4
 8009320:	f001 f91e 	bl	800a560 <__sinit>
 8009324:	ab05      	add	r3, sp, #20
 8009326:	9a04      	ldr	r2, [sp, #16]
 8009328:	68a1      	ldr	r1, [r4, #8]
 800932a:	9301      	str	r3, [sp, #4]
 800932c:	4620      	mov	r0, r4
 800932e:	f001 fdd7 	bl	800aee0 <_vfiprintf_r>
 8009332:	b002      	add	sp, #8
 8009334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009338:	b004      	add	sp, #16
 800933a:	4770      	bx	lr
 800933c:	20000020 	.word	0x20000020

08009340 <_puts_r>:
 8009340:	b570      	push	{r4, r5, r6, lr}
 8009342:	460e      	mov	r6, r1
 8009344:	4605      	mov	r5, r0
 8009346:	b118      	cbz	r0, 8009350 <_puts_r+0x10>
 8009348:	6983      	ldr	r3, [r0, #24]
 800934a:	b90b      	cbnz	r3, 8009350 <_puts_r+0x10>
 800934c:	f001 f908 	bl	800a560 <__sinit>
 8009350:	69ab      	ldr	r3, [r5, #24]
 8009352:	68ac      	ldr	r4, [r5, #8]
 8009354:	b913      	cbnz	r3, 800935c <_puts_r+0x1c>
 8009356:	4628      	mov	r0, r5
 8009358:	f001 f902 	bl	800a560 <__sinit>
 800935c:	4b23      	ldr	r3, [pc, #140]	; (80093ec <_puts_r+0xac>)
 800935e:	429c      	cmp	r4, r3
 8009360:	d117      	bne.n	8009392 <_puts_r+0x52>
 8009362:	686c      	ldr	r4, [r5, #4]
 8009364:	89a3      	ldrh	r3, [r4, #12]
 8009366:	071b      	lsls	r3, r3, #28
 8009368:	d51d      	bpl.n	80093a6 <_puts_r+0x66>
 800936a:	6923      	ldr	r3, [r4, #16]
 800936c:	b1db      	cbz	r3, 80093a6 <_puts_r+0x66>
 800936e:	3e01      	subs	r6, #1
 8009370:	68a3      	ldr	r3, [r4, #8]
 8009372:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009376:	3b01      	subs	r3, #1
 8009378:	60a3      	str	r3, [r4, #8]
 800937a:	b9e9      	cbnz	r1, 80093b8 <_puts_r+0x78>
 800937c:	2b00      	cmp	r3, #0
 800937e:	da2e      	bge.n	80093de <_puts_r+0x9e>
 8009380:	4622      	mov	r2, r4
 8009382:	210a      	movs	r1, #10
 8009384:	4628      	mov	r0, r5
 8009386:	f000 f8f5 	bl	8009574 <__swbuf_r>
 800938a:	3001      	adds	r0, #1
 800938c:	d011      	beq.n	80093b2 <_puts_r+0x72>
 800938e:	200a      	movs	r0, #10
 8009390:	e011      	b.n	80093b6 <_puts_r+0x76>
 8009392:	4b17      	ldr	r3, [pc, #92]	; (80093f0 <_puts_r+0xb0>)
 8009394:	429c      	cmp	r4, r3
 8009396:	d101      	bne.n	800939c <_puts_r+0x5c>
 8009398:	68ac      	ldr	r4, [r5, #8]
 800939a:	e7e3      	b.n	8009364 <_puts_r+0x24>
 800939c:	4b15      	ldr	r3, [pc, #84]	; (80093f4 <_puts_r+0xb4>)
 800939e:	429c      	cmp	r4, r3
 80093a0:	bf08      	it	eq
 80093a2:	68ec      	ldreq	r4, [r5, #12]
 80093a4:	e7de      	b.n	8009364 <_puts_r+0x24>
 80093a6:	4621      	mov	r1, r4
 80093a8:	4628      	mov	r0, r5
 80093aa:	f000 f935 	bl	8009618 <__swsetup_r>
 80093ae:	2800      	cmp	r0, #0
 80093b0:	d0dd      	beq.n	800936e <_puts_r+0x2e>
 80093b2:	f04f 30ff 	mov.w	r0, #4294967295
 80093b6:	bd70      	pop	{r4, r5, r6, pc}
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	da04      	bge.n	80093c6 <_puts_r+0x86>
 80093bc:	69a2      	ldr	r2, [r4, #24]
 80093be:	429a      	cmp	r2, r3
 80093c0:	dc06      	bgt.n	80093d0 <_puts_r+0x90>
 80093c2:	290a      	cmp	r1, #10
 80093c4:	d004      	beq.n	80093d0 <_puts_r+0x90>
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	1c5a      	adds	r2, r3, #1
 80093ca:	6022      	str	r2, [r4, #0]
 80093cc:	7019      	strb	r1, [r3, #0]
 80093ce:	e7cf      	b.n	8009370 <_puts_r+0x30>
 80093d0:	4622      	mov	r2, r4
 80093d2:	4628      	mov	r0, r5
 80093d4:	f000 f8ce 	bl	8009574 <__swbuf_r>
 80093d8:	3001      	adds	r0, #1
 80093da:	d1c9      	bne.n	8009370 <_puts_r+0x30>
 80093dc:	e7e9      	b.n	80093b2 <_puts_r+0x72>
 80093de:	6823      	ldr	r3, [r4, #0]
 80093e0:	200a      	movs	r0, #10
 80093e2:	1c5a      	adds	r2, r3, #1
 80093e4:	6022      	str	r2, [r4, #0]
 80093e6:	7018      	strb	r0, [r3, #0]
 80093e8:	e7e5      	b.n	80093b6 <_puts_r+0x76>
 80093ea:	bf00      	nop
 80093ec:	0800bfd4 	.word	0x0800bfd4
 80093f0:	0800bff4 	.word	0x0800bff4
 80093f4:	0800bfb4 	.word	0x0800bfb4

080093f8 <puts>:
 80093f8:	4b02      	ldr	r3, [pc, #8]	; (8009404 <puts+0xc>)
 80093fa:	4601      	mov	r1, r0
 80093fc:	6818      	ldr	r0, [r3, #0]
 80093fe:	f7ff bf9f 	b.w	8009340 <_puts_r>
 8009402:	bf00      	nop
 8009404:	20000020 	.word	0x20000020

08009408 <setbuf>:
 8009408:	2900      	cmp	r1, #0
 800940a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800940e:	bf0c      	ite	eq
 8009410:	2202      	moveq	r2, #2
 8009412:	2200      	movne	r2, #0
 8009414:	f000 b800 	b.w	8009418 <setvbuf>

08009418 <setvbuf>:
 8009418:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800941c:	461d      	mov	r5, r3
 800941e:	4b51      	ldr	r3, [pc, #324]	; (8009564 <setvbuf+0x14c>)
 8009420:	681e      	ldr	r6, [r3, #0]
 8009422:	4604      	mov	r4, r0
 8009424:	460f      	mov	r7, r1
 8009426:	4690      	mov	r8, r2
 8009428:	b126      	cbz	r6, 8009434 <setvbuf+0x1c>
 800942a:	69b3      	ldr	r3, [r6, #24]
 800942c:	b913      	cbnz	r3, 8009434 <setvbuf+0x1c>
 800942e:	4630      	mov	r0, r6
 8009430:	f001 f896 	bl	800a560 <__sinit>
 8009434:	4b4c      	ldr	r3, [pc, #304]	; (8009568 <setvbuf+0x150>)
 8009436:	429c      	cmp	r4, r3
 8009438:	d152      	bne.n	80094e0 <setvbuf+0xc8>
 800943a:	6874      	ldr	r4, [r6, #4]
 800943c:	f1b8 0f02 	cmp.w	r8, #2
 8009440:	d006      	beq.n	8009450 <setvbuf+0x38>
 8009442:	f1b8 0f01 	cmp.w	r8, #1
 8009446:	f200 8089 	bhi.w	800955c <setvbuf+0x144>
 800944a:	2d00      	cmp	r5, #0
 800944c:	f2c0 8086 	blt.w	800955c <setvbuf+0x144>
 8009450:	4621      	mov	r1, r4
 8009452:	4630      	mov	r0, r6
 8009454:	f001 f81a 	bl	800a48c <_fflush_r>
 8009458:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800945a:	b141      	cbz	r1, 800946e <setvbuf+0x56>
 800945c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009460:	4299      	cmp	r1, r3
 8009462:	d002      	beq.n	800946a <setvbuf+0x52>
 8009464:	4630      	mov	r0, r6
 8009466:	f001 fc69 	bl	800ad3c <_free_r>
 800946a:	2300      	movs	r3, #0
 800946c:	6363      	str	r3, [r4, #52]	; 0x34
 800946e:	2300      	movs	r3, #0
 8009470:	61a3      	str	r3, [r4, #24]
 8009472:	6063      	str	r3, [r4, #4]
 8009474:	89a3      	ldrh	r3, [r4, #12]
 8009476:	061b      	lsls	r3, r3, #24
 8009478:	d503      	bpl.n	8009482 <setvbuf+0x6a>
 800947a:	6921      	ldr	r1, [r4, #16]
 800947c:	4630      	mov	r0, r6
 800947e:	f001 fc5d 	bl	800ad3c <_free_r>
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009488:	f023 0303 	bic.w	r3, r3, #3
 800948c:	f1b8 0f02 	cmp.w	r8, #2
 8009490:	81a3      	strh	r3, [r4, #12]
 8009492:	d05d      	beq.n	8009550 <setvbuf+0x138>
 8009494:	ab01      	add	r3, sp, #4
 8009496:	466a      	mov	r2, sp
 8009498:	4621      	mov	r1, r4
 800949a:	4630      	mov	r0, r6
 800949c:	f001 f8f8 	bl	800a690 <__swhatbuf_r>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	4318      	orrs	r0, r3
 80094a4:	81a0      	strh	r0, [r4, #12]
 80094a6:	bb2d      	cbnz	r5, 80094f4 <setvbuf+0xdc>
 80094a8:	9d00      	ldr	r5, [sp, #0]
 80094aa:	4628      	mov	r0, r5
 80094ac:	f001 f954 	bl	800a758 <malloc>
 80094b0:	4607      	mov	r7, r0
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d14e      	bne.n	8009554 <setvbuf+0x13c>
 80094b6:	f8dd 9000 	ldr.w	r9, [sp]
 80094ba:	45a9      	cmp	r9, r5
 80094bc:	d13c      	bne.n	8009538 <setvbuf+0x120>
 80094be:	f04f 30ff 	mov.w	r0, #4294967295
 80094c2:	89a3      	ldrh	r3, [r4, #12]
 80094c4:	f043 0302 	orr.w	r3, r3, #2
 80094c8:	81a3      	strh	r3, [r4, #12]
 80094ca:	2300      	movs	r3, #0
 80094cc:	60a3      	str	r3, [r4, #8]
 80094ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094d2:	6023      	str	r3, [r4, #0]
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	2301      	movs	r3, #1
 80094d8:	6163      	str	r3, [r4, #20]
 80094da:	b003      	add	sp, #12
 80094dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094e0:	4b22      	ldr	r3, [pc, #136]	; (800956c <setvbuf+0x154>)
 80094e2:	429c      	cmp	r4, r3
 80094e4:	d101      	bne.n	80094ea <setvbuf+0xd2>
 80094e6:	68b4      	ldr	r4, [r6, #8]
 80094e8:	e7a8      	b.n	800943c <setvbuf+0x24>
 80094ea:	4b21      	ldr	r3, [pc, #132]	; (8009570 <setvbuf+0x158>)
 80094ec:	429c      	cmp	r4, r3
 80094ee:	bf08      	it	eq
 80094f0:	68f4      	ldreq	r4, [r6, #12]
 80094f2:	e7a3      	b.n	800943c <setvbuf+0x24>
 80094f4:	2f00      	cmp	r7, #0
 80094f6:	d0d8      	beq.n	80094aa <setvbuf+0x92>
 80094f8:	69b3      	ldr	r3, [r6, #24]
 80094fa:	b913      	cbnz	r3, 8009502 <setvbuf+0xea>
 80094fc:	4630      	mov	r0, r6
 80094fe:	f001 f82f 	bl	800a560 <__sinit>
 8009502:	f1b8 0f01 	cmp.w	r8, #1
 8009506:	bf08      	it	eq
 8009508:	89a3      	ldrheq	r3, [r4, #12]
 800950a:	6027      	str	r7, [r4, #0]
 800950c:	bf04      	itt	eq
 800950e:	f043 0301 	orreq.w	r3, r3, #1
 8009512:	81a3      	strheq	r3, [r4, #12]
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	f013 0008 	ands.w	r0, r3, #8
 800951a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800951e:	d01b      	beq.n	8009558 <setvbuf+0x140>
 8009520:	f013 0001 	ands.w	r0, r3, #1
 8009524:	bf18      	it	ne
 8009526:	426d      	negne	r5, r5
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	bf1d      	ittte	ne
 800952e:	60a3      	strne	r3, [r4, #8]
 8009530:	61a5      	strne	r5, [r4, #24]
 8009532:	4618      	movne	r0, r3
 8009534:	60a5      	streq	r5, [r4, #8]
 8009536:	e7d0      	b.n	80094da <setvbuf+0xc2>
 8009538:	4648      	mov	r0, r9
 800953a:	f001 f90d 	bl	800a758 <malloc>
 800953e:	4607      	mov	r7, r0
 8009540:	2800      	cmp	r0, #0
 8009542:	d0bc      	beq.n	80094be <setvbuf+0xa6>
 8009544:	89a3      	ldrh	r3, [r4, #12]
 8009546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800954a:	81a3      	strh	r3, [r4, #12]
 800954c:	464d      	mov	r5, r9
 800954e:	e7d3      	b.n	80094f8 <setvbuf+0xe0>
 8009550:	2000      	movs	r0, #0
 8009552:	e7b6      	b.n	80094c2 <setvbuf+0xaa>
 8009554:	46a9      	mov	r9, r5
 8009556:	e7f5      	b.n	8009544 <setvbuf+0x12c>
 8009558:	60a0      	str	r0, [r4, #8]
 800955a:	e7be      	b.n	80094da <setvbuf+0xc2>
 800955c:	f04f 30ff 	mov.w	r0, #4294967295
 8009560:	e7bb      	b.n	80094da <setvbuf+0xc2>
 8009562:	bf00      	nop
 8009564:	20000020 	.word	0x20000020
 8009568:	0800bfd4 	.word	0x0800bfd4
 800956c:	0800bff4 	.word	0x0800bff4
 8009570:	0800bfb4 	.word	0x0800bfb4

08009574 <__swbuf_r>:
 8009574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009576:	460e      	mov	r6, r1
 8009578:	4614      	mov	r4, r2
 800957a:	4605      	mov	r5, r0
 800957c:	b118      	cbz	r0, 8009586 <__swbuf_r+0x12>
 800957e:	6983      	ldr	r3, [r0, #24]
 8009580:	b90b      	cbnz	r3, 8009586 <__swbuf_r+0x12>
 8009582:	f000 ffed 	bl	800a560 <__sinit>
 8009586:	4b21      	ldr	r3, [pc, #132]	; (800960c <__swbuf_r+0x98>)
 8009588:	429c      	cmp	r4, r3
 800958a:	d12a      	bne.n	80095e2 <__swbuf_r+0x6e>
 800958c:	686c      	ldr	r4, [r5, #4]
 800958e:	69a3      	ldr	r3, [r4, #24]
 8009590:	60a3      	str	r3, [r4, #8]
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	071a      	lsls	r2, r3, #28
 8009596:	d52e      	bpl.n	80095f6 <__swbuf_r+0x82>
 8009598:	6923      	ldr	r3, [r4, #16]
 800959a:	b363      	cbz	r3, 80095f6 <__swbuf_r+0x82>
 800959c:	6923      	ldr	r3, [r4, #16]
 800959e:	6820      	ldr	r0, [r4, #0]
 80095a0:	1ac0      	subs	r0, r0, r3
 80095a2:	6963      	ldr	r3, [r4, #20]
 80095a4:	b2f6      	uxtb	r6, r6
 80095a6:	4283      	cmp	r3, r0
 80095a8:	4637      	mov	r7, r6
 80095aa:	dc04      	bgt.n	80095b6 <__swbuf_r+0x42>
 80095ac:	4621      	mov	r1, r4
 80095ae:	4628      	mov	r0, r5
 80095b0:	f000 ff6c 	bl	800a48c <_fflush_r>
 80095b4:	bb28      	cbnz	r0, 8009602 <__swbuf_r+0x8e>
 80095b6:	68a3      	ldr	r3, [r4, #8]
 80095b8:	3b01      	subs	r3, #1
 80095ba:	60a3      	str	r3, [r4, #8]
 80095bc:	6823      	ldr	r3, [r4, #0]
 80095be:	1c5a      	adds	r2, r3, #1
 80095c0:	6022      	str	r2, [r4, #0]
 80095c2:	701e      	strb	r6, [r3, #0]
 80095c4:	6963      	ldr	r3, [r4, #20]
 80095c6:	3001      	adds	r0, #1
 80095c8:	4283      	cmp	r3, r0
 80095ca:	d004      	beq.n	80095d6 <__swbuf_r+0x62>
 80095cc:	89a3      	ldrh	r3, [r4, #12]
 80095ce:	07db      	lsls	r3, r3, #31
 80095d0:	d519      	bpl.n	8009606 <__swbuf_r+0x92>
 80095d2:	2e0a      	cmp	r6, #10
 80095d4:	d117      	bne.n	8009606 <__swbuf_r+0x92>
 80095d6:	4621      	mov	r1, r4
 80095d8:	4628      	mov	r0, r5
 80095da:	f000 ff57 	bl	800a48c <_fflush_r>
 80095de:	b190      	cbz	r0, 8009606 <__swbuf_r+0x92>
 80095e0:	e00f      	b.n	8009602 <__swbuf_r+0x8e>
 80095e2:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <__swbuf_r+0x9c>)
 80095e4:	429c      	cmp	r4, r3
 80095e6:	d101      	bne.n	80095ec <__swbuf_r+0x78>
 80095e8:	68ac      	ldr	r4, [r5, #8]
 80095ea:	e7d0      	b.n	800958e <__swbuf_r+0x1a>
 80095ec:	4b09      	ldr	r3, [pc, #36]	; (8009614 <__swbuf_r+0xa0>)
 80095ee:	429c      	cmp	r4, r3
 80095f0:	bf08      	it	eq
 80095f2:	68ec      	ldreq	r4, [r5, #12]
 80095f4:	e7cb      	b.n	800958e <__swbuf_r+0x1a>
 80095f6:	4621      	mov	r1, r4
 80095f8:	4628      	mov	r0, r5
 80095fa:	f000 f80d 	bl	8009618 <__swsetup_r>
 80095fe:	2800      	cmp	r0, #0
 8009600:	d0cc      	beq.n	800959c <__swbuf_r+0x28>
 8009602:	f04f 37ff 	mov.w	r7, #4294967295
 8009606:	4638      	mov	r0, r7
 8009608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800960a:	bf00      	nop
 800960c:	0800bfd4 	.word	0x0800bfd4
 8009610:	0800bff4 	.word	0x0800bff4
 8009614:	0800bfb4 	.word	0x0800bfb4

08009618 <__swsetup_r>:
 8009618:	4b32      	ldr	r3, [pc, #200]	; (80096e4 <__swsetup_r+0xcc>)
 800961a:	b570      	push	{r4, r5, r6, lr}
 800961c:	681d      	ldr	r5, [r3, #0]
 800961e:	4606      	mov	r6, r0
 8009620:	460c      	mov	r4, r1
 8009622:	b125      	cbz	r5, 800962e <__swsetup_r+0x16>
 8009624:	69ab      	ldr	r3, [r5, #24]
 8009626:	b913      	cbnz	r3, 800962e <__swsetup_r+0x16>
 8009628:	4628      	mov	r0, r5
 800962a:	f000 ff99 	bl	800a560 <__sinit>
 800962e:	4b2e      	ldr	r3, [pc, #184]	; (80096e8 <__swsetup_r+0xd0>)
 8009630:	429c      	cmp	r4, r3
 8009632:	d10f      	bne.n	8009654 <__swsetup_r+0x3c>
 8009634:	686c      	ldr	r4, [r5, #4]
 8009636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963a:	b29a      	uxth	r2, r3
 800963c:	0715      	lsls	r5, r2, #28
 800963e:	d42c      	bmi.n	800969a <__swsetup_r+0x82>
 8009640:	06d0      	lsls	r0, r2, #27
 8009642:	d411      	bmi.n	8009668 <__swsetup_r+0x50>
 8009644:	2209      	movs	r2, #9
 8009646:	6032      	str	r2, [r6, #0]
 8009648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800964c:	81a3      	strh	r3, [r4, #12]
 800964e:	f04f 30ff 	mov.w	r0, #4294967295
 8009652:	e03e      	b.n	80096d2 <__swsetup_r+0xba>
 8009654:	4b25      	ldr	r3, [pc, #148]	; (80096ec <__swsetup_r+0xd4>)
 8009656:	429c      	cmp	r4, r3
 8009658:	d101      	bne.n	800965e <__swsetup_r+0x46>
 800965a:	68ac      	ldr	r4, [r5, #8]
 800965c:	e7eb      	b.n	8009636 <__swsetup_r+0x1e>
 800965e:	4b24      	ldr	r3, [pc, #144]	; (80096f0 <__swsetup_r+0xd8>)
 8009660:	429c      	cmp	r4, r3
 8009662:	bf08      	it	eq
 8009664:	68ec      	ldreq	r4, [r5, #12]
 8009666:	e7e6      	b.n	8009636 <__swsetup_r+0x1e>
 8009668:	0751      	lsls	r1, r2, #29
 800966a:	d512      	bpl.n	8009692 <__swsetup_r+0x7a>
 800966c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800966e:	b141      	cbz	r1, 8009682 <__swsetup_r+0x6a>
 8009670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009674:	4299      	cmp	r1, r3
 8009676:	d002      	beq.n	800967e <__swsetup_r+0x66>
 8009678:	4630      	mov	r0, r6
 800967a:	f001 fb5f 	bl	800ad3c <_free_r>
 800967e:	2300      	movs	r3, #0
 8009680:	6363      	str	r3, [r4, #52]	; 0x34
 8009682:	89a3      	ldrh	r3, [r4, #12]
 8009684:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009688:	81a3      	strh	r3, [r4, #12]
 800968a:	2300      	movs	r3, #0
 800968c:	6063      	str	r3, [r4, #4]
 800968e:	6923      	ldr	r3, [r4, #16]
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	f043 0308 	orr.w	r3, r3, #8
 8009698:	81a3      	strh	r3, [r4, #12]
 800969a:	6923      	ldr	r3, [r4, #16]
 800969c:	b94b      	cbnz	r3, 80096b2 <__swsetup_r+0x9a>
 800969e:	89a3      	ldrh	r3, [r4, #12]
 80096a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096a8:	d003      	beq.n	80096b2 <__swsetup_r+0x9a>
 80096aa:	4621      	mov	r1, r4
 80096ac:	4630      	mov	r0, r6
 80096ae:	f001 f813 	bl	800a6d8 <__smakebuf_r>
 80096b2:	89a2      	ldrh	r2, [r4, #12]
 80096b4:	f012 0301 	ands.w	r3, r2, #1
 80096b8:	d00c      	beq.n	80096d4 <__swsetup_r+0xbc>
 80096ba:	2300      	movs	r3, #0
 80096bc:	60a3      	str	r3, [r4, #8]
 80096be:	6963      	ldr	r3, [r4, #20]
 80096c0:	425b      	negs	r3, r3
 80096c2:	61a3      	str	r3, [r4, #24]
 80096c4:	6923      	ldr	r3, [r4, #16]
 80096c6:	b953      	cbnz	r3, 80096de <__swsetup_r+0xc6>
 80096c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80096d0:	d1ba      	bne.n	8009648 <__swsetup_r+0x30>
 80096d2:	bd70      	pop	{r4, r5, r6, pc}
 80096d4:	0792      	lsls	r2, r2, #30
 80096d6:	bf58      	it	pl
 80096d8:	6963      	ldrpl	r3, [r4, #20]
 80096da:	60a3      	str	r3, [r4, #8]
 80096dc:	e7f2      	b.n	80096c4 <__swsetup_r+0xac>
 80096de:	2000      	movs	r0, #0
 80096e0:	e7f7      	b.n	80096d2 <__swsetup_r+0xba>
 80096e2:	bf00      	nop
 80096e4:	20000020 	.word	0x20000020
 80096e8:	0800bfd4 	.word	0x0800bfd4
 80096ec:	0800bff4 	.word	0x0800bff4
 80096f0:	0800bfb4 	.word	0x0800bfb4

080096f4 <quorem>:
 80096f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	6903      	ldr	r3, [r0, #16]
 80096fa:	690c      	ldr	r4, [r1, #16]
 80096fc:	42a3      	cmp	r3, r4
 80096fe:	4680      	mov	r8, r0
 8009700:	f2c0 8082 	blt.w	8009808 <quorem+0x114>
 8009704:	3c01      	subs	r4, #1
 8009706:	f101 0714 	add.w	r7, r1, #20
 800970a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800970e:	f100 0614 	add.w	r6, r0, #20
 8009712:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009716:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800971a:	eb06 030c 	add.w	r3, r6, ip
 800971e:	3501      	adds	r5, #1
 8009720:	eb07 090c 	add.w	r9, r7, ip
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	fbb0 f5f5 	udiv	r5, r0, r5
 800972a:	b395      	cbz	r5, 8009792 <quorem+0x9e>
 800972c:	f04f 0a00 	mov.w	sl, #0
 8009730:	4638      	mov	r0, r7
 8009732:	46b6      	mov	lr, r6
 8009734:	46d3      	mov	fp, sl
 8009736:	f850 2b04 	ldr.w	r2, [r0], #4
 800973a:	b293      	uxth	r3, r2
 800973c:	fb05 a303 	mla	r3, r5, r3, sl
 8009740:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009744:	b29b      	uxth	r3, r3
 8009746:	ebab 0303 	sub.w	r3, fp, r3
 800974a:	0c12      	lsrs	r2, r2, #16
 800974c:	f8de b000 	ldr.w	fp, [lr]
 8009750:	fb05 a202 	mla	r2, r5, r2, sl
 8009754:	fa13 f38b 	uxtah	r3, r3, fp
 8009758:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800975c:	fa1f fb82 	uxth.w	fp, r2
 8009760:	f8de 2000 	ldr.w	r2, [lr]
 8009764:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009768:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800976c:	b29b      	uxth	r3, r3
 800976e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009772:	4581      	cmp	r9, r0
 8009774:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009778:	f84e 3b04 	str.w	r3, [lr], #4
 800977c:	d2db      	bcs.n	8009736 <quorem+0x42>
 800977e:	f856 300c 	ldr.w	r3, [r6, ip]
 8009782:	b933      	cbnz	r3, 8009792 <quorem+0x9e>
 8009784:	9b01      	ldr	r3, [sp, #4]
 8009786:	3b04      	subs	r3, #4
 8009788:	429e      	cmp	r6, r3
 800978a:	461a      	mov	r2, r3
 800978c:	d330      	bcc.n	80097f0 <quorem+0xfc>
 800978e:	f8c8 4010 	str.w	r4, [r8, #16]
 8009792:	4640      	mov	r0, r8
 8009794:	f001 f9fe 	bl	800ab94 <__mcmp>
 8009798:	2800      	cmp	r0, #0
 800979a:	db25      	blt.n	80097e8 <quorem+0xf4>
 800979c:	3501      	adds	r5, #1
 800979e:	4630      	mov	r0, r6
 80097a0:	f04f 0c00 	mov.w	ip, #0
 80097a4:	f857 2b04 	ldr.w	r2, [r7], #4
 80097a8:	f8d0 e000 	ldr.w	lr, [r0]
 80097ac:	b293      	uxth	r3, r2
 80097ae:	ebac 0303 	sub.w	r3, ip, r3
 80097b2:	0c12      	lsrs	r2, r2, #16
 80097b4:	fa13 f38e 	uxtah	r3, r3, lr
 80097b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80097bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097c6:	45b9      	cmp	r9, r7
 80097c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80097cc:	f840 3b04 	str.w	r3, [r0], #4
 80097d0:	d2e8      	bcs.n	80097a4 <quorem+0xb0>
 80097d2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80097d6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80097da:	b92a      	cbnz	r2, 80097e8 <quorem+0xf4>
 80097dc:	3b04      	subs	r3, #4
 80097de:	429e      	cmp	r6, r3
 80097e0:	461a      	mov	r2, r3
 80097e2:	d30b      	bcc.n	80097fc <quorem+0x108>
 80097e4:	f8c8 4010 	str.w	r4, [r8, #16]
 80097e8:	4628      	mov	r0, r5
 80097ea:	b003      	add	sp, #12
 80097ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097f0:	6812      	ldr	r2, [r2, #0]
 80097f2:	3b04      	subs	r3, #4
 80097f4:	2a00      	cmp	r2, #0
 80097f6:	d1ca      	bne.n	800978e <quorem+0x9a>
 80097f8:	3c01      	subs	r4, #1
 80097fa:	e7c5      	b.n	8009788 <quorem+0x94>
 80097fc:	6812      	ldr	r2, [r2, #0]
 80097fe:	3b04      	subs	r3, #4
 8009800:	2a00      	cmp	r2, #0
 8009802:	d1ef      	bne.n	80097e4 <quorem+0xf0>
 8009804:	3c01      	subs	r4, #1
 8009806:	e7ea      	b.n	80097de <quorem+0xea>
 8009808:	2000      	movs	r0, #0
 800980a:	e7ee      	b.n	80097ea <quorem+0xf6>
 800980c:	0000      	movs	r0, r0
	...

08009810 <_dtoa_r>:
 8009810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009814:	ec57 6b10 	vmov	r6, r7, d0
 8009818:	b097      	sub	sp, #92	; 0x5c
 800981a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800981c:	9106      	str	r1, [sp, #24]
 800981e:	4604      	mov	r4, r0
 8009820:	920b      	str	r2, [sp, #44]	; 0x2c
 8009822:	9312      	str	r3, [sp, #72]	; 0x48
 8009824:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009828:	e9cd 6700 	strd	r6, r7, [sp]
 800982c:	b93d      	cbnz	r5, 800983e <_dtoa_r+0x2e>
 800982e:	2010      	movs	r0, #16
 8009830:	f000 ff92 	bl	800a758 <malloc>
 8009834:	6260      	str	r0, [r4, #36]	; 0x24
 8009836:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800983a:	6005      	str	r5, [r0, #0]
 800983c:	60c5      	str	r5, [r0, #12]
 800983e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009840:	6819      	ldr	r1, [r3, #0]
 8009842:	b151      	cbz	r1, 800985a <_dtoa_r+0x4a>
 8009844:	685a      	ldr	r2, [r3, #4]
 8009846:	604a      	str	r2, [r1, #4]
 8009848:	2301      	movs	r3, #1
 800984a:	4093      	lsls	r3, r2
 800984c:	608b      	str	r3, [r1, #8]
 800984e:	4620      	mov	r0, r4
 8009850:	f000 ffbe 	bl	800a7d0 <_Bfree>
 8009854:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009856:	2200      	movs	r2, #0
 8009858:	601a      	str	r2, [r3, #0]
 800985a:	1e3b      	subs	r3, r7, #0
 800985c:	bfbb      	ittet	lt
 800985e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009862:	9301      	strlt	r3, [sp, #4]
 8009864:	2300      	movge	r3, #0
 8009866:	2201      	movlt	r2, #1
 8009868:	bfac      	ite	ge
 800986a:	f8c8 3000 	strge.w	r3, [r8]
 800986e:	f8c8 2000 	strlt.w	r2, [r8]
 8009872:	4baf      	ldr	r3, [pc, #700]	; (8009b30 <_dtoa_r+0x320>)
 8009874:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009878:	ea33 0308 	bics.w	r3, r3, r8
 800987c:	d114      	bne.n	80098a8 <_dtoa_r+0x98>
 800987e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009880:	f242 730f 	movw	r3, #9999	; 0x270f
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	9b00      	ldr	r3, [sp, #0]
 8009888:	b923      	cbnz	r3, 8009894 <_dtoa_r+0x84>
 800988a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800988e:	2800      	cmp	r0, #0
 8009890:	f000 8542 	beq.w	800a318 <_dtoa_r+0xb08>
 8009894:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009896:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009b44 <_dtoa_r+0x334>
 800989a:	2b00      	cmp	r3, #0
 800989c:	f000 8544 	beq.w	800a328 <_dtoa_r+0xb18>
 80098a0:	f10b 0303 	add.w	r3, fp, #3
 80098a4:	f000 bd3e 	b.w	800a324 <_dtoa_r+0xb14>
 80098a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80098ac:	2200      	movs	r2, #0
 80098ae:	2300      	movs	r3, #0
 80098b0:	4630      	mov	r0, r6
 80098b2:	4639      	mov	r1, r7
 80098b4:	f7f7 f918 	bl	8000ae8 <__aeabi_dcmpeq>
 80098b8:	4681      	mov	r9, r0
 80098ba:	b168      	cbz	r0, 80098d8 <_dtoa_r+0xc8>
 80098bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80098be:	2301      	movs	r3, #1
 80098c0:	6013      	str	r3, [r2, #0]
 80098c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f000 8524 	beq.w	800a312 <_dtoa_r+0xb02>
 80098ca:	4b9a      	ldr	r3, [pc, #616]	; (8009b34 <_dtoa_r+0x324>)
 80098cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80098ce:	f103 3bff 	add.w	fp, r3, #4294967295
 80098d2:	6013      	str	r3, [r2, #0]
 80098d4:	f000 bd28 	b.w	800a328 <_dtoa_r+0xb18>
 80098d8:	aa14      	add	r2, sp, #80	; 0x50
 80098da:	a915      	add	r1, sp, #84	; 0x54
 80098dc:	ec47 6b10 	vmov	d0, r6, r7
 80098e0:	4620      	mov	r0, r4
 80098e2:	f001 f9ce 	bl	800ac82 <__d2b>
 80098e6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80098ea:	9004      	str	r0, [sp, #16]
 80098ec:	2d00      	cmp	r5, #0
 80098ee:	d07c      	beq.n	80099ea <_dtoa_r+0x1da>
 80098f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098f4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80098f8:	46b2      	mov	sl, r6
 80098fa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80098fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009902:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009906:	2200      	movs	r2, #0
 8009908:	4b8b      	ldr	r3, [pc, #556]	; (8009b38 <_dtoa_r+0x328>)
 800990a:	4650      	mov	r0, sl
 800990c:	4659      	mov	r1, fp
 800990e:	f7f6 fccb 	bl	80002a8 <__aeabi_dsub>
 8009912:	a381      	add	r3, pc, #516	; (adr r3, 8009b18 <_dtoa_r+0x308>)
 8009914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009918:	f7f6 fe7e 	bl	8000618 <__aeabi_dmul>
 800991c:	a380      	add	r3, pc, #512	; (adr r3, 8009b20 <_dtoa_r+0x310>)
 800991e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009922:	f7f6 fcc3 	bl	80002ac <__adddf3>
 8009926:	4606      	mov	r6, r0
 8009928:	4628      	mov	r0, r5
 800992a:	460f      	mov	r7, r1
 800992c:	f7f6 fe0a 	bl	8000544 <__aeabi_i2d>
 8009930:	a37d      	add	r3, pc, #500	; (adr r3, 8009b28 <_dtoa_r+0x318>)
 8009932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009936:	f7f6 fe6f 	bl	8000618 <__aeabi_dmul>
 800993a:	4602      	mov	r2, r0
 800993c:	460b      	mov	r3, r1
 800993e:	4630      	mov	r0, r6
 8009940:	4639      	mov	r1, r7
 8009942:	f7f6 fcb3 	bl	80002ac <__adddf3>
 8009946:	4606      	mov	r6, r0
 8009948:	460f      	mov	r7, r1
 800994a:	f7f7 f915 	bl	8000b78 <__aeabi_d2iz>
 800994e:	2200      	movs	r2, #0
 8009950:	4682      	mov	sl, r0
 8009952:	2300      	movs	r3, #0
 8009954:	4630      	mov	r0, r6
 8009956:	4639      	mov	r1, r7
 8009958:	f7f7 f8d0 	bl	8000afc <__aeabi_dcmplt>
 800995c:	b148      	cbz	r0, 8009972 <_dtoa_r+0x162>
 800995e:	4650      	mov	r0, sl
 8009960:	f7f6 fdf0 	bl	8000544 <__aeabi_i2d>
 8009964:	4632      	mov	r2, r6
 8009966:	463b      	mov	r3, r7
 8009968:	f7f7 f8be 	bl	8000ae8 <__aeabi_dcmpeq>
 800996c:	b908      	cbnz	r0, 8009972 <_dtoa_r+0x162>
 800996e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009972:	f1ba 0f16 	cmp.w	sl, #22
 8009976:	d859      	bhi.n	8009a2c <_dtoa_r+0x21c>
 8009978:	4970      	ldr	r1, [pc, #448]	; (8009b3c <_dtoa_r+0x32c>)
 800997a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800997e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009982:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009986:	f7f7 f8d7 	bl	8000b38 <__aeabi_dcmpgt>
 800998a:	2800      	cmp	r0, #0
 800998c:	d050      	beq.n	8009a30 <_dtoa_r+0x220>
 800998e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009992:	2300      	movs	r3, #0
 8009994:	930f      	str	r3, [sp, #60]	; 0x3c
 8009996:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009998:	1b5d      	subs	r5, r3, r5
 800999a:	f1b5 0801 	subs.w	r8, r5, #1
 800999e:	bf49      	itett	mi
 80099a0:	f1c5 0301 	rsbmi	r3, r5, #1
 80099a4:	2300      	movpl	r3, #0
 80099a6:	9305      	strmi	r3, [sp, #20]
 80099a8:	f04f 0800 	movmi.w	r8, #0
 80099ac:	bf58      	it	pl
 80099ae:	9305      	strpl	r3, [sp, #20]
 80099b0:	f1ba 0f00 	cmp.w	sl, #0
 80099b4:	db3e      	blt.n	8009a34 <_dtoa_r+0x224>
 80099b6:	2300      	movs	r3, #0
 80099b8:	44d0      	add	r8, sl
 80099ba:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80099be:	9307      	str	r3, [sp, #28]
 80099c0:	9b06      	ldr	r3, [sp, #24]
 80099c2:	2b09      	cmp	r3, #9
 80099c4:	f200 8090 	bhi.w	8009ae8 <_dtoa_r+0x2d8>
 80099c8:	2b05      	cmp	r3, #5
 80099ca:	bfc4      	itt	gt
 80099cc:	3b04      	subgt	r3, #4
 80099ce:	9306      	strgt	r3, [sp, #24]
 80099d0:	9b06      	ldr	r3, [sp, #24]
 80099d2:	f1a3 0302 	sub.w	r3, r3, #2
 80099d6:	bfcc      	ite	gt
 80099d8:	2500      	movgt	r5, #0
 80099da:	2501      	movle	r5, #1
 80099dc:	2b03      	cmp	r3, #3
 80099de:	f200 808f 	bhi.w	8009b00 <_dtoa_r+0x2f0>
 80099e2:	e8df f003 	tbb	[pc, r3]
 80099e6:	7f7d      	.short	0x7f7d
 80099e8:	7131      	.short	0x7131
 80099ea:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80099ee:	441d      	add	r5, r3
 80099f0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80099f4:	2820      	cmp	r0, #32
 80099f6:	dd13      	ble.n	8009a20 <_dtoa_r+0x210>
 80099f8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80099fc:	9b00      	ldr	r3, [sp, #0]
 80099fe:	fa08 f800 	lsl.w	r8, r8, r0
 8009a02:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009a06:	fa23 f000 	lsr.w	r0, r3, r0
 8009a0a:	ea48 0000 	orr.w	r0, r8, r0
 8009a0e:	f7f6 fd89 	bl	8000524 <__aeabi_ui2d>
 8009a12:	2301      	movs	r3, #1
 8009a14:	4682      	mov	sl, r0
 8009a16:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009a1a:	3d01      	subs	r5, #1
 8009a1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8009a1e:	e772      	b.n	8009906 <_dtoa_r+0xf6>
 8009a20:	9b00      	ldr	r3, [sp, #0]
 8009a22:	f1c0 0020 	rsb	r0, r0, #32
 8009a26:	fa03 f000 	lsl.w	r0, r3, r0
 8009a2a:	e7f0      	b.n	8009a0e <_dtoa_r+0x1fe>
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e7b1      	b.n	8009994 <_dtoa_r+0x184>
 8009a30:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a32:	e7b0      	b.n	8009996 <_dtoa_r+0x186>
 8009a34:	9b05      	ldr	r3, [sp, #20]
 8009a36:	eba3 030a 	sub.w	r3, r3, sl
 8009a3a:	9305      	str	r3, [sp, #20]
 8009a3c:	f1ca 0300 	rsb	r3, sl, #0
 8009a40:	9307      	str	r3, [sp, #28]
 8009a42:	2300      	movs	r3, #0
 8009a44:	930e      	str	r3, [sp, #56]	; 0x38
 8009a46:	e7bb      	b.n	80099c0 <_dtoa_r+0x1b0>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8009a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	dd59      	ble.n	8009b06 <_dtoa_r+0x2f6>
 8009a52:	9302      	str	r3, [sp, #8]
 8009a54:	4699      	mov	r9, r3
 8009a56:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a58:	2200      	movs	r2, #0
 8009a5a:	6072      	str	r2, [r6, #4]
 8009a5c:	2204      	movs	r2, #4
 8009a5e:	f102 0014 	add.w	r0, r2, #20
 8009a62:	4298      	cmp	r0, r3
 8009a64:	6871      	ldr	r1, [r6, #4]
 8009a66:	d953      	bls.n	8009b10 <_dtoa_r+0x300>
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fe7d 	bl	800a768 <_Balloc>
 8009a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a70:	6030      	str	r0, [r6, #0]
 8009a72:	f1b9 0f0e 	cmp.w	r9, #14
 8009a76:	f8d3 b000 	ldr.w	fp, [r3]
 8009a7a:	f200 80e6 	bhi.w	8009c4a <_dtoa_r+0x43a>
 8009a7e:	2d00      	cmp	r5, #0
 8009a80:	f000 80e3 	beq.w	8009c4a <_dtoa_r+0x43a>
 8009a84:	ed9d 7b00 	vldr	d7, [sp]
 8009a88:	f1ba 0f00 	cmp.w	sl, #0
 8009a8c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009a90:	dd74      	ble.n	8009b7c <_dtoa_r+0x36c>
 8009a92:	4a2a      	ldr	r2, [pc, #168]	; (8009b3c <_dtoa_r+0x32c>)
 8009a94:	f00a 030f 	and.w	r3, sl, #15
 8009a98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a9c:	ed93 7b00 	vldr	d7, [r3]
 8009aa0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009aa4:	06f0      	lsls	r0, r6, #27
 8009aa6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009aaa:	d565      	bpl.n	8009b78 <_dtoa_r+0x368>
 8009aac:	4b24      	ldr	r3, [pc, #144]	; (8009b40 <_dtoa_r+0x330>)
 8009aae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009ab2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ab6:	f7f6 fed9 	bl	800086c <__aeabi_ddiv>
 8009aba:	e9cd 0100 	strd	r0, r1, [sp]
 8009abe:	f006 060f 	and.w	r6, r6, #15
 8009ac2:	2503      	movs	r5, #3
 8009ac4:	4f1e      	ldr	r7, [pc, #120]	; (8009b40 <_dtoa_r+0x330>)
 8009ac6:	e04c      	b.n	8009b62 <_dtoa_r+0x352>
 8009ac8:	2301      	movs	r3, #1
 8009aca:	930a      	str	r3, [sp, #40]	; 0x28
 8009acc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ace:	4453      	add	r3, sl
 8009ad0:	f103 0901 	add.w	r9, r3, #1
 8009ad4:	9302      	str	r3, [sp, #8]
 8009ad6:	464b      	mov	r3, r9
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	bfb8      	it	lt
 8009adc:	2301      	movlt	r3, #1
 8009ade:	e7ba      	b.n	8009a56 <_dtoa_r+0x246>
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	e7b2      	b.n	8009a4a <_dtoa_r+0x23a>
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	e7f0      	b.n	8009aca <_dtoa_r+0x2ba>
 8009ae8:	2501      	movs	r5, #1
 8009aea:	2300      	movs	r3, #0
 8009aec:	9306      	str	r3, [sp, #24]
 8009aee:	950a      	str	r5, [sp, #40]	; 0x28
 8009af0:	f04f 33ff 	mov.w	r3, #4294967295
 8009af4:	9302      	str	r3, [sp, #8]
 8009af6:	4699      	mov	r9, r3
 8009af8:	2200      	movs	r2, #0
 8009afa:	2312      	movs	r3, #18
 8009afc:	920b      	str	r2, [sp, #44]	; 0x2c
 8009afe:	e7aa      	b.n	8009a56 <_dtoa_r+0x246>
 8009b00:	2301      	movs	r3, #1
 8009b02:	930a      	str	r3, [sp, #40]	; 0x28
 8009b04:	e7f4      	b.n	8009af0 <_dtoa_r+0x2e0>
 8009b06:	2301      	movs	r3, #1
 8009b08:	9302      	str	r3, [sp, #8]
 8009b0a:	4699      	mov	r9, r3
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	e7f5      	b.n	8009afc <_dtoa_r+0x2ec>
 8009b10:	3101      	adds	r1, #1
 8009b12:	6071      	str	r1, [r6, #4]
 8009b14:	0052      	lsls	r2, r2, #1
 8009b16:	e7a2      	b.n	8009a5e <_dtoa_r+0x24e>
 8009b18:	636f4361 	.word	0x636f4361
 8009b1c:	3fd287a7 	.word	0x3fd287a7
 8009b20:	8b60c8b3 	.word	0x8b60c8b3
 8009b24:	3fc68a28 	.word	0x3fc68a28
 8009b28:	509f79fb 	.word	0x509f79fb
 8009b2c:	3fd34413 	.word	0x3fd34413
 8009b30:	7ff00000 	.word	0x7ff00000
 8009b34:	0800bf81 	.word	0x0800bf81
 8009b38:	3ff80000 	.word	0x3ff80000
 8009b3c:	0800c040 	.word	0x0800c040
 8009b40:	0800c018 	.word	0x0800c018
 8009b44:	0800bfad 	.word	0x0800bfad
 8009b48:	07f1      	lsls	r1, r6, #31
 8009b4a:	d508      	bpl.n	8009b5e <_dtoa_r+0x34e>
 8009b4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b54:	f7f6 fd60 	bl	8000618 <__aeabi_dmul>
 8009b58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009b5c:	3501      	adds	r5, #1
 8009b5e:	1076      	asrs	r6, r6, #1
 8009b60:	3708      	adds	r7, #8
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	d1f0      	bne.n	8009b48 <_dtoa_r+0x338>
 8009b66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b6e:	f7f6 fe7d 	bl	800086c <__aeabi_ddiv>
 8009b72:	e9cd 0100 	strd	r0, r1, [sp]
 8009b76:	e01a      	b.n	8009bae <_dtoa_r+0x39e>
 8009b78:	2502      	movs	r5, #2
 8009b7a:	e7a3      	b.n	8009ac4 <_dtoa_r+0x2b4>
 8009b7c:	f000 80a0 	beq.w	8009cc0 <_dtoa_r+0x4b0>
 8009b80:	f1ca 0600 	rsb	r6, sl, #0
 8009b84:	4b9f      	ldr	r3, [pc, #636]	; (8009e04 <_dtoa_r+0x5f4>)
 8009b86:	4fa0      	ldr	r7, [pc, #640]	; (8009e08 <_dtoa_r+0x5f8>)
 8009b88:	f006 020f 	and.w	r2, r6, #15
 8009b8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009b98:	f7f6 fd3e 	bl	8000618 <__aeabi_dmul>
 8009b9c:	e9cd 0100 	strd	r0, r1, [sp]
 8009ba0:	1136      	asrs	r6, r6, #4
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	2502      	movs	r5, #2
 8009ba6:	2e00      	cmp	r6, #0
 8009ba8:	d17f      	bne.n	8009caa <_dtoa_r+0x49a>
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1e1      	bne.n	8009b72 <_dtoa_r+0x362>
 8009bae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f000 8087 	beq.w	8009cc4 <_dtoa_r+0x4b4>
 8009bb6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	4b93      	ldr	r3, [pc, #588]	; (8009e0c <_dtoa_r+0x5fc>)
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	4639      	mov	r1, r7
 8009bc2:	f7f6 ff9b 	bl	8000afc <__aeabi_dcmplt>
 8009bc6:	2800      	cmp	r0, #0
 8009bc8:	d07c      	beq.n	8009cc4 <_dtoa_r+0x4b4>
 8009bca:	f1b9 0f00 	cmp.w	r9, #0
 8009bce:	d079      	beq.n	8009cc4 <_dtoa_r+0x4b4>
 8009bd0:	9b02      	ldr	r3, [sp, #8]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	dd35      	ble.n	8009c42 <_dtoa_r+0x432>
 8009bd6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009bda:	9308      	str	r3, [sp, #32]
 8009bdc:	4639      	mov	r1, r7
 8009bde:	2200      	movs	r2, #0
 8009be0:	4b8b      	ldr	r3, [pc, #556]	; (8009e10 <_dtoa_r+0x600>)
 8009be2:	4630      	mov	r0, r6
 8009be4:	f7f6 fd18 	bl	8000618 <__aeabi_dmul>
 8009be8:	e9cd 0100 	strd	r0, r1, [sp]
 8009bec:	9f02      	ldr	r7, [sp, #8]
 8009bee:	3501      	adds	r5, #1
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	f7f6 fca7 	bl	8000544 <__aeabi_i2d>
 8009bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bfa:	f7f6 fd0d 	bl	8000618 <__aeabi_dmul>
 8009bfe:	2200      	movs	r2, #0
 8009c00:	4b84      	ldr	r3, [pc, #528]	; (8009e14 <_dtoa_r+0x604>)
 8009c02:	f7f6 fb53 	bl	80002ac <__adddf3>
 8009c06:	4605      	mov	r5, r0
 8009c08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009c0c:	2f00      	cmp	r7, #0
 8009c0e:	d15d      	bne.n	8009ccc <_dtoa_r+0x4bc>
 8009c10:	2200      	movs	r2, #0
 8009c12:	4b81      	ldr	r3, [pc, #516]	; (8009e18 <_dtoa_r+0x608>)
 8009c14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c18:	f7f6 fb46 	bl	80002a8 <__aeabi_dsub>
 8009c1c:	462a      	mov	r2, r5
 8009c1e:	4633      	mov	r3, r6
 8009c20:	e9cd 0100 	strd	r0, r1, [sp]
 8009c24:	f7f6 ff88 	bl	8000b38 <__aeabi_dcmpgt>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	f040 8288 	bne.w	800a13e <_dtoa_r+0x92e>
 8009c2e:	462a      	mov	r2, r5
 8009c30:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009c34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c38:	f7f6 ff60 	bl	8000afc <__aeabi_dcmplt>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	f040 827c 	bne.w	800a13a <_dtoa_r+0x92a>
 8009c42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009c46:	e9cd 2300 	strd	r2, r3, [sp]
 8009c4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f2c0 8150 	blt.w	8009ef2 <_dtoa_r+0x6e2>
 8009c52:	f1ba 0f0e 	cmp.w	sl, #14
 8009c56:	f300 814c 	bgt.w	8009ef2 <_dtoa_r+0x6e2>
 8009c5a:	4b6a      	ldr	r3, [pc, #424]	; (8009e04 <_dtoa_r+0x5f4>)
 8009c5c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009c60:	ed93 7b00 	vldr	d7, [r3]
 8009c64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009c6c:	f280 80d8 	bge.w	8009e20 <_dtoa_r+0x610>
 8009c70:	f1b9 0f00 	cmp.w	r9, #0
 8009c74:	f300 80d4 	bgt.w	8009e20 <_dtoa_r+0x610>
 8009c78:	f040 825e 	bne.w	800a138 <_dtoa_r+0x928>
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	4b66      	ldr	r3, [pc, #408]	; (8009e18 <_dtoa_r+0x608>)
 8009c80:	ec51 0b17 	vmov	r0, r1, d7
 8009c84:	f7f6 fcc8 	bl	8000618 <__aeabi_dmul>
 8009c88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c8c:	f7f6 ff4a 	bl	8000b24 <__aeabi_dcmpge>
 8009c90:	464f      	mov	r7, r9
 8009c92:	464e      	mov	r6, r9
 8009c94:	2800      	cmp	r0, #0
 8009c96:	f040 8234 	bne.w	800a102 <_dtoa_r+0x8f2>
 8009c9a:	2331      	movs	r3, #49	; 0x31
 8009c9c:	f10b 0501 	add.w	r5, fp, #1
 8009ca0:	f88b 3000 	strb.w	r3, [fp]
 8009ca4:	f10a 0a01 	add.w	sl, sl, #1
 8009ca8:	e22f      	b.n	800a10a <_dtoa_r+0x8fa>
 8009caa:	07f2      	lsls	r2, r6, #31
 8009cac:	d505      	bpl.n	8009cba <_dtoa_r+0x4aa>
 8009cae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009cb2:	f7f6 fcb1 	bl	8000618 <__aeabi_dmul>
 8009cb6:	3501      	adds	r5, #1
 8009cb8:	2301      	movs	r3, #1
 8009cba:	1076      	asrs	r6, r6, #1
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	e772      	b.n	8009ba6 <_dtoa_r+0x396>
 8009cc0:	2502      	movs	r5, #2
 8009cc2:	e774      	b.n	8009bae <_dtoa_r+0x39e>
 8009cc4:	f8cd a020 	str.w	sl, [sp, #32]
 8009cc8:	464f      	mov	r7, r9
 8009cca:	e791      	b.n	8009bf0 <_dtoa_r+0x3e0>
 8009ccc:	4b4d      	ldr	r3, [pc, #308]	; (8009e04 <_dtoa_r+0x5f4>)
 8009cce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cd2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009cd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d047      	beq.n	8009d6c <_dtoa_r+0x55c>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	2000      	movs	r0, #0
 8009ce2:	494e      	ldr	r1, [pc, #312]	; (8009e1c <_dtoa_r+0x60c>)
 8009ce4:	f7f6 fdc2 	bl	800086c <__aeabi_ddiv>
 8009ce8:	462a      	mov	r2, r5
 8009cea:	4633      	mov	r3, r6
 8009cec:	f7f6 fadc 	bl	80002a8 <__aeabi_dsub>
 8009cf0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009cf4:	465d      	mov	r5, fp
 8009cf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009cfa:	f7f6 ff3d 	bl	8000b78 <__aeabi_d2iz>
 8009cfe:	4606      	mov	r6, r0
 8009d00:	f7f6 fc20 	bl	8000544 <__aeabi_i2d>
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d0c:	f7f6 facc 	bl	80002a8 <__aeabi_dsub>
 8009d10:	3630      	adds	r6, #48	; 0x30
 8009d12:	f805 6b01 	strb.w	r6, [r5], #1
 8009d16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d1a:	e9cd 0100 	strd	r0, r1, [sp]
 8009d1e:	f7f6 feed 	bl	8000afc <__aeabi_dcmplt>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d163      	bne.n	8009dee <_dtoa_r+0x5de>
 8009d26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d2a:	2000      	movs	r0, #0
 8009d2c:	4937      	ldr	r1, [pc, #220]	; (8009e0c <_dtoa_r+0x5fc>)
 8009d2e:	f7f6 fabb 	bl	80002a8 <__aeabi_dsub>
 8009d32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d36:	f7f6 fee1 	bl	8000afc <__aeabi_dcmplt>
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	f040 80b7 	bne.w	8009eae <_dtoa_r+0x69e>
 8009d40:	eba5 030b 	sub.w	r3, r5, fp
 8009d44:	429f      	cmp	r7, r3
 8009d46:	f77f af7c 	ble.w	8009c42 <_dtoa_r+0x432>
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	4b30      	ldr	r3, [pc, #192]	; (8009e10 <_dtoa_r+0x600>)
 8009d4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d52:	f7f6 fc61 	bl	8000618 <__aeabi_dmul>
 8009d56:	2200      	movs	r2, #0
 8009d58:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009d5c:	4b2c      	ldr	r3, [pc, #176]	; (8009e10 <_dtoa_r+0x600>)
 8009d5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d62:	f7f6 fc59 	bl	8000618 <__aeabi_dmul>
 8009d66:	e9cd 0100 	strd	r0, r1, [sp]
 8009d6a:	e7c4      	b.n	8009cf6 <_dtoa_r+0x4e6>
 8009d6c:	462a      	mov	r2, r5
 8009d6e:	4633      	mov	r3, r6
 8009d70:	f7f6 fc52 	bl	8000618 <__aeabi_dmul>
 8009d74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009d78:	eb0b 0507 	add.w	r5, fp, r7
 8009d7c:	465e      	mov	r6, fp
 8009d7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d82:	f7f6 fef9 	bl	8000b78 <__aeabi_d2iz>
 8009d86:	4607      	mov	r7, r0
 8009d88:	f7f6 fbdc 	bl	8000544 <__aeabi_i2d>
 8009d8c:	3730      	adds	r7, #48	; 0x30
 8009d8e:	4602      	mov	r2, r0
 8009d90:	460b      	mov	r3, r1
 8009d92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d96:	f7f6 fa87 	bl	80002a8 <__aeabi_dsub>
 8009d9a:	f806 7b01 	strb.w	r7, [r6], #1
 8009d9e:	42ae      	cmp	r6, r5
 8009da0:	e9cd 0100 	strd	r0, r1, [sp]
 8009da4:	f04f 0200 	mov.w	r2, #0
 8009da8:	d126      	bne.n	8009df8 <_dtoa_r+0x5e8>
 8009daa:	4b1c      	ldr	r3, [pc, #112]	; (8009e1c <_dtoa_r+0x60c>)
 8009dac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009db0:	f7f6 fa7c 	bl	80002ac <__adddf3>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dbc:	f7f6 febc 	bl	8000b38 <__aeabi_dcmpgt>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d174      	bne.n	8009eae <_dtoa_r+0x69e>
 8009dc4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009dc8:	2000      	movs	r0, #0
 8009dca:	4914      	ldr	r1, [pc, #80]	; (8009e1c <_dtoa_r+0x60c>)
 8009dcc:	f7f6 fa6c 	bl	80002a8 <__aeabi_dsub>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dd8:	f7f6 fe90 	bl	8000afc <__aeabi_dcmplt>
 8009ddc:	2800      	cmp	r0, #0
 8009dde:	f43f af30 	beq.w	8009c42 <_dtoa_r+0x432>
 8009de2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009de6:	2b30      	cmp	r3, #48	; 0x30
 8009de8:	f105 32ff 	add.w	r2, r5, #4294967295
 8009dec:	d002      	beq.n	8009df4 <_dtoa_r+0x5e4>
 8009dee:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009df2:	e04a      	b.n	8009e8a <_dtoa_r+0x67a>
 8009df4:	4615      	mov	r5, r2
 8009df6:	e7f4      	b.n	8009de2 <_dtoa_r+0x5d2>
 8009df8:	4b05      	ldr	r3, [pc, #20]	; (8009e10 <_dtoa_r+0x600>)
 8009dfa:	f7f6 fc0d 	bl	8000618 <__aeabi_dmul>
 8009dfe:	e9cd 0100 	strd	r0, r1, [sp]
 8009e02:	e7bc      	b.n	8009d7e <_dtoa_r+0x56e>
 8009e04:	0800c040 	.word	0x0800c040
 8009e08:	0800c018 	.word	0x0800c018
 8009e0c:	3ff00000 	.word	0x3ff00000
 8009e10:	40240000 	.word	0x40240000
 8009e14:	401c0000 	.word	0x401c0000
 8009e18:	40140000 	.word	0x40140000
 8009e1c:	3fe00000 	.word	0x3fe00000
 8009e20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009e24:	465d      	mov	r5, fp
 8009e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	f7f6 fd1d 	bl	800086c <__aeabi_ddiv>
 8009e32:	f7f6 fea1 	bl	8000b78 <__aeabi_d2iz>
 8009e36:	4680      	mov	r8, r0
 8009e38:	f7f6 fb84 	bl	8000544 <__aeabi_i2d>
 8009e3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e40:	f7f6 fbea 	bl	8000618 <__aeabi_dmul>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4630      	mov	r0, r6
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009e50:	f7f6 fa2a 	bl	80002a8 <__aeabi_dsub>
 8009e54:	f805 6b01 	strb.w	r6, [r5], #1
 8009e58:	eba5 060b 	sub.w	r6, r5, fp
 8009e5c:	45b1      	cmp	r9, r6
 8009e5e:	4602      	mov	r2, r0
 8009e60:	460b      	mov	r3, r1
 8009e62:	d139      	bne.n	8009ed8 <_dtoa_r+0x6c8>
 8009e64:	f7f6 fa22 	bl	80002ac <__adddf3>
 8009e68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	460f      	mov	r7, r1
 8009e70:	f7f6 fe62 	bl	8000b38 <__aeabi_dcmpgt>
 8009e74:	b9c8      	cbnz	r0, 8009eaa <_dtoa_r+0x69a>
 8009e76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	4639      	mov	r1, r7
 8009e7e:	f7f6 fe33 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e82:	b110      	cbz	r0, 8009e8a <_dtoa_r+0x67a>
 8009e84:	f018 0f01 	tst.w	r8, #1
 8009e88:	d10f      	bne.n	8009eaa <_dtoa_r+0x69a>
 8009e8a:	9904      	ldr	r1, [sp, #16]
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f000 fc9f 	bl	800a7d0 <_Bfree>
 8009e92:	2300      	movs	r3, #0
 8009e94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e96:	702b      	strb	r3, [r5, #0]
 8009e98:	f10a 0301 	add.w	r3, sl, #1
 8009e9c:	6013      	str	r3, [r2, #0]
 8009e9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	f000 8241 	beq.w	800a328 <_dtoa_r+0xb18>
 8009ea6:	601d      	str	r5, [r3, #0]
 8009ea8:	e23e      	b.n	800a328 <_dtoa_r+0xb18>
 8009eaa:	f8cd a020 	str.w	sl, [sp, #32]
 8009eae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009eb2:	2a39      	cmp	r2, #57	; 0x39
 8009eb4:	f105 33ff 	add.w	r3, r5, #4294967295
 8009eb8:	d108      	bne.n	8009ecc <_dtoa_r+0x6bc>
 8009eba:	459b      	cmp	fp, r3
 8009ebc:	d10a      	bne.n	8009ed4 <_dtoa_r+0x6c4>
 8009ebe:	9b08      	ldr	r3, [sp, #32]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	9308      	str	r3, [sp, #32]
 8009ec4:	2330      	movs	r3, #48	; 0x30
 8009ec6:	f88b 3000 	strb.w	r3, [fp]
 8009eca:	465b      	mov	r3, fp
 8009ecc:	781a      	ldrb	r2, [r3, #0]
 8009ece:	3201      	adds	r2, #1
 8009ed0:	701a      	strb	r2, [r3, #0]
 8009ed2:	e78c      	b.n	8009dee <_dtoa_r+0x5de>
 8009ed4:	461d      	mov	r5, r3
 8009ed6:	e7ea      	b.n	8009eae <_dtoa_r+0x69e>
 8009ed8:	2200      	movs	r2, #0
 8009eda:	4b9b      	ldr	r3, [pc, #620]	; (800a148 <_dtoa_r+0x938>)
 8009edc:	f7f6 fb9c 	bl	8000618 <__aeabi_dmul>
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	460f      	mov	r7, r1
 8009ee8:	f7f6 fdfe 	bl	8000ae8 <__aeabi_dcmpeq>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d09a      	beq.n	8009e26 <_dtoa_r+0x616>
 8009ef0:	e7cb      	b.n	8009e8a <_dtoa_r+0x67a>
 8009ef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ef4:	2a00      	cmp	r2, #0
 8009ef6:	f000 808b 	beq.w	800a010 <_dtoa_r+0x800>
 8009efa:	9a06      	ldr	r2, [sp, #24]
 8009efc:	2a01      	cmp	r2, #1
 8009efe:	dc6e      	bgt.n	8009fde <_dtoa_r+0x7ce>
 8009f00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009f02:	2a00      	cmp	r2, #0
 8009f04:	d067      	beq.n	8009fd6 <_dtoa_r+0x7c6>
 8009f06:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009f0a:	9f07      	ldr	r7, [sp, #28]
 8009f0c:	9d05      	ldr	r5, [sp, #20]
 8009f0e:	9a05      	ldr	r2, [sp, #20]
 8009f10:	2101      	movs	r1, #1
 8009f12:	441a      	add	r2, r3
 8009f14:	4620      	mov	r0, r4
 8009f16:	9205      	str	r2, [sp, #20]
 8009f18:	4498      	add	r8, r3
 8009f1a:	f000 fcf9 	bl	800a910 <__i2b>
 8009f1e:	4606      	mov	r6, r0
 8009f20:	2d00      	cmp	r5, #0
 8009f22:	dd0c      	ble.n	8009f3e <_dtoa_r+0x72e>
 8009f24:	f1b8 0f00 	cmp.w	r8, #0
 8009f28:	dd09      	ble.n	8009f3e <_dtoa_r+0x72e>
 8009f2a:	4545      	cmp	r5, r8
 8009f2c:	9a05      	ldr	r2, [sp, #20]
 8009f2e:	462b      	mov	r3, r5
 8009f30:	bfa8      	it	ge
 8009f32:	4643      	movge	r3, r8
 8009f34:	1ad2      	subs	r2, r2, r3
 8009f36:	9205      	str	r2, [sp, #20]
 8009f38:	1aed      	subs	r5, r5, r3
 8009f3a:	eba8 0803 	sub.w	r8, r8, r3
 8009f3e:	9b07      	ldr	r3, [sp, #28]
 8009f40:	b1eb      	cbz	r3, 8009f7e <_dtoa_r+0x76e>
 8009f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d067      	beq.n	800a018 <_dtoa_r+0x808>
 8009f48:	b18f      	cbz	r7, 8009f6e <_dtoa_r+0x75e>
 8009f4a:	4631      	mov	r1, r6
 8009f4c:	463a      	mov	r2, r7
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 fd7e 	bl	800aa50 <__pow5mult>
 8009f54:	9a04      	ldr	r2, [sp, #16]
 8009f56:	4601      	mov	r1, r0
 8009f58:	4606      	mov	r6, r0
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 fce1 	bl	800a922 <__multiply>
 8009f60:	9904      	ldr	r1, [sp, #16]
 8009f62:	9008      	str	r0, [sp, #32]
 8009f64:	4620      	mov	r0, r4
 8009f66:	f000 fc33 	bl	800a7d0 <_Bfree>
 8009f6a:	9b08      	ldr	r3, [sp, #32]
 8009f6c:	9304      	str	r3, [sp, #16]
 8009f6e:	9b07      	ldr	r3, [sp, #28]
 8009f70:	1bda      	subs	r2, r3, r7
 8009f72:	d004      	beq.n	8009f7e <_dtoa_r+0x76e>
 8009f74:	9904      	ldr	r1, [sp, #16]
 8009f76:	4620      	mov	r0, r4
 8009f78:	f000 fd6a 	bl	800aa50 <__pow5mult>
 8009f7c:	9004      	str	r0, [sp, #16]
 8009f7e:	2101      	movs	r1, #1
 8009f80:	4620      	mov	r0, r4
 8009f82:	f000 fcc5 	bl	800a910 <__i2b>
 8009f86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f88:	4607      	mov	r7, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 81d0 	beq.w	800a330 <_dtoa_r+0xb20>
 8009f90:	461a      	mov	r2, r3
 8009f92:	4601      	mov	r1, r0
 8009f94:	4620      	mov	r0, r4
 8009f96:	f000 fd5b 	bl	800aa50 <__pow5mult>
 8009f9a:	9b06      	ldr	r3, [sp, #24]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	4607      	mov	r7, r0
 8009fa0:	dc40      	bgt.n	800a024 <_dtoa_r+0x814>
 8009fa2:	9b00      	ldr	r3, [sp, #0]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d139      	bne.n	800a01c <_dtoa_r+0x80c>
 8009fa8:	9b01      	ldr	r3, [sp, #4]
 8009faa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d136      	bne.n	800a020 <_dtoa_r+0x810>
 8009fb2:	9b01      	ldr	r3, [sp, #4]
 8009fb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fb8:	0d1b      	lsrs	r3, r3, #20
 8009fba:	051b      	lsls	r3, r3, #20
 8009fbc:	b12b      	cbz	r3, 8009fca <_dtoa_r+0x7ba>
 8009fbe:	9b05      	ldr	r3, [sp, #20]
 8009fc0:	3301      	adds	r3, #1
 8009fc2:	9305      	str	r3, [sp, #20]
 8009fc4:	f108 0801 	add.w	r8, r8, #1
 8009fc8:	2301      	movs	r3, #1
 8009fca:	9307      	str	r3, [sp, #28]
 8009fcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d12a      	bne.n	800a028 <_dtoa_r+0x818>
 8009fd2:	2001      	movs	r0, #1
 8009fd4:	e030      	b.n	800a038 <_dtoa_r+0x828>
 8009fd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fd8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009fdc:	e795      	b.n	8009f0a <_dtoa_r+0x6fa>
 8009fde:	9b07      	ldr	r3, [sp, #28]
 8009fe0:	f109 37ff 	add.w	r7, r9, #4294967295
 8009fe4:	42bb      	cmp	r3, r7
 8009fe6:	bfbf      	itttt	lt
 8009fe8:	9b07      	ldrlt	r3, [sp, #28]
 8009fea:	9707      	strlt	r7, [sp, #28]
 8009fec:	1afa      	sublt	r2, r7, r3
 8009fee:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009ff0:	bfbb      	ittet	lt
 8009ff2:	189b      	addlt	r3, r3, r2
 8009ff4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009ff6:	1bdf      	subge	r7, r3, r7
 8009ff8:	2700      	movlt	r7, #0
 8009ffa:	f1b9 0f00 	cmp.w	r9, #0
 8009ffe:	bfb5      	itete	lt
 800a000:	9b05      	ldrlt	r3, [sp, #20]
 800a002:	9d05      	ldrge	r5, [sp, #20]
 800a004:	eba3 0509 	sublt.w	r5, r3, r9
 800a008:	464b      	movge	r3, r9
 800a00a:	bfb8      	it	lt
 800a00c:	2300      	movlt	r3, #0
 800a00e:	e77e      	b.n	8009f0e <_dtoa_r+0x6fe>
 800a010:	9f07      	ldr	r7, [sp, #28]
 800a012:	9d05      	ldr	r5, [sp, #20]
 800a014:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a016:	e783      	b.n	8009f20 <_dtoa_r+0x710>
 800a018:	9a07      	ldr	r2, [sp, #28]
 800a01a:	e7ab      	b.n	8009f74 <_dtoa_r+0x764>
 800a01c:	2300      	movs	r3, #0
 800a01e:	e7d4      	b.n	8009fca <_dtoa_r+0x7ba>
 800a020:	9b00      	ldr	r3, [sp, #0]
 800a022:	e7d2      	b.n	8009fca <_dtoa_r+0x7ba>
 800a024:	2300      	movs	r3, #0
 800a026:	9307      	str	r3, [sp, #28]
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a02e:	6918      	ldr	r0, [r3, #16]
 800a030:	f000 fc20 	bl	800a874 <__hi0bits>
 800a034:	f1c0 0020 	rsb	r0, r0, #32
 800a038:	4440      	add	r0, r8
 800a03a:	f010 001f 	ands.w	r0, r0, #31
 800a03e:	d047      	beq.n	800a0d0 <_dtoa_r+0x8c0>
 800a040:	f1c0 0320 	rsb	r3, r0, #32
 800a044:	2b04      	cmp	r3, #4
 800a046:	dd3b      	ble.n	800a0c0 <_dtoa_r+0x8b0>
 800a048:	9b05      	ldr	r3, [sp, #20]
 800a04a:	f1c0 001c 	rsb	r0, r0, #28
 800a04e:	4403      	add	r3, r0
 800a050:	9305      	str	r3, [sp, #20]
 800a052:	4405      	add	r5, r0
 800a054:	4480      	add	r8, r0
 800a056:	9b05      	ldr	r3, [sp, #20]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	dd05      	ble.n	800a068 <_dtoa_r+0x858>
 800a05c:	461a      	mov	r2, r3
 800a05e:	9904      	ldr	r1, [sp, #16]
 800a060:	4620      	mov	r0, r4
 800a062:	f000 fd43 	bl	800aaec <__lshift>
 800a066:	9004      	str	r0, [sp, #16]
 800a068:	f1b8 0f00 	cmp.w	r8, #0
 800a06c:	dd05      	ble.n	800a07a <_dtoa_r+0x86a>
 800a06e:	4639      	mov	r1, r7
 800a070:	4642      	mov	r2, r8
 800a072:	4620      	mov	r0, r4
 800a074:	f000 fd3a 	bl	800aaec <__lshift>
 800a078:	4607      	mov	r7, r0
 800a07a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a07c:	b353      	cbz	r3, 800a0d4 <_dtoa_r+0x8c4>
 800a07e:	4639      	mov	r1, r7
 800a080:	9804      	ldr	r0, [sp, #16]
 800a082:	f000 fd87 	bl	800ab94 <__mcmp>
 800a086:	2800      	cmp	r0, #0
 800a088:	da24      	bge.n	800a0d4 <_dtoa_r+0x8c4>
 800a08a:	2300      	movs	r3, #0
 800a08c:	220a      	movs	r2, #10
 800a08e:	9904      	ldr	r1, [sp, #16]
 800a090:	4620      	mov	r0, r4
 800a092:	f000 fbb4 	bl	800a7fe <__multadd>
 800a096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a098:	9004      	str	r0, [sp, #16]
 800a09a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	f000 814d 	beq.w	800a33e <_dtoa_r+0xb2e>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4631      	mov	r1, r6
 800a0a8:	220a      	movs	r2, #10
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	f000 fba7 	bl	800a7fe <__multadd>
 800a0b0:	9b02      	ldr	r3, [sp, #8]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	4606      	mov	r6, r0
 800a0b6:	dc4f      	bgt.n	800a158 <_dtoa_r+0x948>
 800a0b8:	9b06      	ldr	r3, [sp, #24]
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	dd4c      	ble.n	800a158 <_dtoa_r+0x948>
 800a0be:	e011      	b.n	800a0e4 <_dtoa_r+0x8d4>
 800a0c0:	d0c9      	beq.n	800a056 <_dtoa_r+0x846>
 800a0c2:	9a05      	ldr	r2, [sp, #20]
 800a0c4:	331c      	adds	r3, #28
 800a0c6:	441a      	add	r2, r3
 800a0c8:	9205      	str	r2, [sp, #20]
 800a0ca:	441d      	add	r5, r3
 800a0cc:	4498      	add	r8, r3
 800a0ce:	e7c2      	b.n	800a056 <_dtoa_r+0x846>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	e7f6      	b.n	800a0c2 <_dtoa_r+0x8b2>
 800a0d4:	f1b9 0f00 	cmp.w	r9, #0
 800a0d8:	dc38      	bgt.n	800a14c <_dtoa_r+0x93c>
 800a0da:	9b06      	ldr	r3, [sp, #24]
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	dd35      	ble.n	800a14c <_dtoa_r+0x93c>
 800a0e0:	f8cd 9008 	str.w	r9, [sp, #8]
 800a0e4:	9b02      	ldr	r3, [sp, #8]
 800a0e6:	b963      	cbnz	r3, 800a102 <_dtoa_r+0x8f2>
 800a0e8:	4639      	mov	r1, r7
 800a0ea:	2205      	movs	r2, #5
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	f000 fb86 	bl	800a7fe <__multadd>
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	4607      	mov	r7, r0
 800a0f6:	9804      	ldr	r0, [sp, #16]
 800a0f8:	f000 fd4c 	bl	800ab94 <__mcmp>
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	f73f adcc 	bgt.w	8009c9a <_dtoa_r+0x48a>
 800a102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a104:	465d      	mov	r5, fp
 800a106:	ea6f 0a03 	mvn.w	sl, r3
 800a10a:	f04f 0900 	mov.w	r9, #0
 800a10e:	4639      	mov	r1, r7
 800a110:	4620      	mov	r0, r4
 800a112:	f000 fb5d 	bl	800a7d0 <_Bfree>
 800a116:	2e00      	cmp	r6, #0
 800a118:	f43f aeb7 	beq.w	8009e8a <_dtoa_r+0x67a>
 800a11c:	f1b9 0f00 	cmp.w	r9, #0
 800a120:	d005      	beq.n	800a12e <_dtoa_r+0x91e>
 800a122:	45b1      	cmp	r9, r6
 800a124:	d003      	beq.n	800a12e <_dtoa_r+0x91e>
 800a126:	4649      	mov	r1, r9
 800a128:	4620      	mov	r0, r4
 800a12a:	f000 fb51 	bl	800a7d0 <_Bfree>
 800a12e:	4631      	mov	r1, r6
 800a130:	4620      	mov	r0, r4
 800a132:	f000 fb4d 	bl	800a7d0 <_Bfree>
 800a136:	e6a8      	b.n	8009e8a <_dtoa_r+0x67a>
 800a138:	2700      	movs	r7, #0
 800a13a:	463e      	mov	r6, r7
 800a13c:	e7e1      	b.n	800a102 <_dtoa_r+0x8f2>
 800a13e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a142:	463e      	mov	r6, r7
 800a144:	e5a9      	b.n	8009c9a <_dtoa_r+0x48a>
 800a146:	bf00      	nop
 800a148:	40240000 	.word	0x40240000
 800a14c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a14e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a152:	2b00      	cmp	r3, #0
 800a154:	f000 80fa 	beq.w	800a34c <_dtoa_r+0xb3c>
 800a158:	2d00      	cmp	r5, #0
 800a15a:	dd05      	ble.n	800a168 <_dtoa_r+0x958>
 800a15c:	4631      	mov	r1, r6
 800a15e:	462a      	mov	r2, r5
 800a160:	4620      	mov	r0, r4
 800a162:	f000 fcc3 	bl	800aaec <__lshift>
 800a166:	4606      	mov	r6, r0
 800a168:	9b07      	ldr	r3, [sp, #28]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d04c      	beq.n	800a208 <_dtoa_r+0x9f8>
 800a16e:	6871      	ldr	r1, [r6, #4]
 800a170:	4620      	mov	r0, r4
 800a172:	f000 faf9 	bl	800a768 <_Balloc>
 800a176:	6932      	ldr	r2, [r6, #16]
 800a178:	3202      	adds	r2, #2
 800a17a:	4605      	mov	r5, r0
 800a17c:	0092      	lsls	r2, r2, #2
 800a17e:	f106 010c 	add.w	r1, r6, #12
 800a182:	300c      	adds	r0, #12
 800a184:	f7fe fc54 	bl	8008a30 <memcpy>
 800a188:	2201      	movs	r2, #1
 800a18a:	4629      	mov	r1, r5
 800a18c:	4620      	mov	r0, r4
 800a18e:	f000 fcad 	bl	800aaec <__lshift>
 800a192:	9b00      	ldr	r3, [sp, #0]
 800a194:	f8cd b014 	str.w	fp, [sp, #20]
 800a198:	f003 0301 	and.w	r3, r3, #1
 800a19c:	46b1      	mov	r9, r6
 800a19e:	9307      	str	r3, [sp, #28]
 800a1a0:	4606      	mov	r6, r0
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	9804      	ldr	r0, [sp, #16]
 800a1a6:	f7ff faa5 	bl	80096f4 <quorem>
 800a1aa:	4649      	mov	r1, r9
 800a1ac:	4605      	mov	r5, r0
 800a1ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a1b2:	9804      	ldr	r0, [sp, #16]
 800a1b4:	f000 fcee 	bl	800ab94 <__mcmp>
 800a1b8:	4632      	mov	r2, r6
 800a1ba:	9000      	str	r0, [sp, #0]
 800a1bc:	4639      	mov	r1, r7
 800a1be:	4620      	mov	r0, r4
 800a1c0:	f000 fd02 	bl	800abc8 <__mdiff>
 800a1c4:	68c3      	ldr	r3, [r0, #12]
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	bb03      	cbnz	r3, 800a20c <_dtoa_r+0x9fc>
 800a1ca:	4601      	mov	r1, r0
 800a1cc:	9008      	str	r0, [sp, #32]
 800a1ce:	9804      	ldr	r0, [sp, #16]
 800a1d0:	f000 fce0 	bl	800ab94 <__mcmp>
 800a1d4:	9a08      	ldr	r2, [sp, #32]
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	4611      	mov	r1, r2
 800a1da:	4620      	mov	r0, r4
 800a1dc:	9308      	str	r3, [sp, #32]
 800a1de:	f000 faf7 	bl	800a7d0 <_Bfree>
 800a1e2:	9b08      	ldr	r3, [sp, #32]
 800a1e4:	b9a3      	cbnz	r3, 800a210 <_dtoa_r+0xa00>
 800a1e6:	9a06      	ldr	r2, [sp, #24]
 800a1e8:	b992      	cbnz	r2, 800a210 <_dtoa_r+0xa00>
 800a1ea:	9a07      	ldr	r2, [sp, #28]
 800a1ec:	b982      	cbnz	r2, 800a210 <_dtoa_r+0xa00>
 800a1ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a1f2:	d029      	beq.n	800a248 <_dtoa_r+0xa38>
 800a1f4:	9b00      	ldr	r3, [sp, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	dd01      	ble.n	800a1fe <_dtoa_r+0x9ee>
 800a1fa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a1fe:	9b05      	ldr	r3, [sp, #20]
 800a200:	1c5d      	adds	r5, r3, #1
 800a202:	f883 8000 	strb.w	r8, [r3]
 800a206:	e782      	b.n	800a10e <_dtoa_r+0x8fe>
 800a208:	4630      	mov	r0, r6
 800a20a:	e7c2      	b.n	800a192 <_dtoa_r+0x982>
 800a20c:	2301      	movs	r3, #1
 800a20e:	e7e3      	b.n	800a1d8 <_dtoa_r+0x9c8>
 800a210:	9a00      	ldr	r2, [sp, #0]
 800a212:	2a00      	cmp	r2, #0
 800a214:	db04      	blt.n	800a220 <_dtoa_r+0xa10>
 800a216:	d125      	bne.n	800a264 <_dtoa_r+0xa54>
 800a218:	9a06      	ldr	r2, [sp, #24]
 800a21a:	bb1a      	cbnz	r2, 800a264 <_dtoa_r+0xa54>
 800a21c:	9a07      	ldr	r2, [sp, #28]
 800a21e:	bb0a      	cbnz	r2, 800a264 <_dtoa_r+0xa54>
 800a220:	2b00      	cmp	r3, #0
 800a222:	ddec      	ble.n	800a1fe <_dtoa_r+0x9ee>
 800a224:	2201      	movs	r2, #1
 800a226:	9904      	ldr	r1, [sp, #16]
 800a228:	4620      	mov	r0, r4
 800a22a:	f000 fc5f 	bl	800aaec <__lshift>
 800a22e:	4639      	mov	r1, r7
 800a230:	9004      	str	r0, [sp, #16]
 800a232:	f000 fcaf 	bl	800ab94 <__mcmp>
 800a236:	2800      	cmp	r0, #0
 800a238:	dc03      	bgt.n	800a242 <_dtoa_r+0xa32>
 800a23a:	d1e0      	bne.n	800a1fe <_dtoa_r+0x9ee>
 800a23c:	f018 0f01 	tst.w	r8, #1
 800a240:	d0dd      	beq.n	800a1fe <_dtoa_r+0x9ee>
 800a242:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a246:	d1d8      	bne.n	800a1fa <_dtoa_r+0x9ea>
 800a248:	9b05      	ldr	r3, [sp, #20]
 800a24a:	9a05      	ldr	r2, [sp, #20]
 800a24c:	1c5d      	adds	r5, r3, #1
 800a24e:	2339      	movs	r3, #57	; 0x39
 800a250:	7013      	strb	r3, [r2, #0]
 800a252:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a256:	2b39      	cmp	r3, #57	; 0x39
 800a258:	f105 32ff 	add.w	r2, r5, #4294967295
 800a25c:	d04f      	beq.n	800a2fe <_dtoa_r+0xaee>
 800a25e:	3301      	adds	r3, #1
 800a260:	7013      	strb	r3, [r2, #0]
 800a262:	e754      	b.n	800a10e <_dtoa_r+0x8fe>
 800a264:	9a05      	ldr	r2, [sp, #20]
 800a266:	2b00      	cmp	r3, #0
 800a268:	f102 0501 	add.w	r5, r2, #1
 800a26c:	dd06      	ble.n	800a27c <_dtoa_r+0xa6c>
 800a26e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a272:	d0e9      	beq.n	800a248 <_dtoa_r+0xa38>
 800a274:	f108 0801 	add.w	r8, r8, #1
 800a278:	9b05      	ldr	r3, [sp, #20]
 800a27a:	e7c2      	b.n	800a202 <_dtoa_r+0x9f2>
 800a27c:	9a02      	ldr	r2, [sp, #8]
 800a27e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a282:	eba5 030b 	sub.w	r3, r5, fp
 800a286:	4293      	cmp	r3, r2
 800a288:	d021      	beq.n	800a2ce <_dtoa_r+0xabe>
 800a28a:	2300      	movs	r3, #0
 800a28c:	220a      	movs	r2, #10
 800a28e:	9904      	ldr	r1, [sp, #16]
 800a290:	4620      	mov	r0, r4
 800a292:	f000 fab4 	bl	800a7fe <__multadd>
 800a296:	45b1      	cmp	r9, r6
 800a298:	9004      	str	r0, [sp, #16]
 800a29a:	f04f 0300 	mov.w	r3, #0
 800a29e:	f04f 020a 	mov.w	r2, #10
 800a2a2:	4649      	mov	r1, r9
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	d105      	bne.n	800a2b4 <_dtoa_r+0xaa4>
 800a2a8:	f000 faa9 	bl	800a7fe <__multadd>
 800a2ac:	4681      	mov	r9, r0
 800a2ae:	4606      	mov	r6, r0
 800a2b0:	9505      	str	r5, [sp, #20]
 800a2b2:	e776      	b.n	800a1a2 <_dtoa_r+0x992>
 800a2b4:	f000 faa3 	bl	800a7fe <__multadd>
 800a2b8:	4631      	mov	r1, r6
 800a2ba:	4681      	mov	r9, r0
 800a2bc:	2300      	movs	r3, #0
 800a2be:	220a      	movs	r2, #10
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f000 fa9c 	bl	800a7fe <__multadd>
 800a2c6:	4606      	mov	r6, r0
 800a2c8:	e7f2      	b.n	800a2b0 <_dtoa_r+0xaa0>
 800a2ca:	f04f 0900 	mov.w	r9, #0
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	9904      	ldr	r1, [sp, #16]
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	f000 fc0a 	bl	800aaec <__lshift>
 800a2d8:	4639      	mov	r1, r7
 800a2da:	9004      	str	r0, [sp, #16]
 800a2dc:	f000 fc5a 	bl	800ab94 <__mcmp>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	dcb6      	bgt.n	800a252 <_dtoa_r+0xa42>
 800a2e4:	d102      	bne.n	800a2ec <_dtoa_r+0xadc>
 800a2e6:	f018 0f01 	tst.w	r8, #1
 800a2ea:	d1b2      	bne.n	800a252 <_dtoa_r+0xa42>
 800a2ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a2f0:	2b30      	cmp	r3, #48	; 0x30
 800a2f2:	f105 32ff 	add.w	r2, r5, #4294967295
 800a2f6:	f47f af0a 	bne.w	800a10e <_dtoa_r+0x8fe>
 800a2fa:	4615      	mov	r5, r2
 800a2fc:	e7f6      	b.n	800a2ec <_dtoa_r+0xadc>
 800a2fe:	4593      	cmp	fp, r2
 800a300:	d105      	bne.n	800a30e <_dtoa_r+0xafe>
 800a302:	2331      	movs	r3, #49	; 0x31
 800a304:	f10a 0a01 	add.w	sl, sl, #1
 800a308:	f88b 3000 	strb.w	r3, [fp]
 800a30c:	e6ff      	b.n	800a10e <_dtoa_r+0x8fe>
 800a30e:	4615      	mov	r5, r2
 800a310:	e79f      	b.n	800a252 <_dtoa_r+0xa42>
 800a312:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a378 <_dtoa_r+0xb68>
 800a316:	e007      	b.n	800a328 <_dtoa_r+0xb18>
 800a318:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a31a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a37c <_dtoa_r+0xb6c>
 800a31e:	b11b      	cbz	r3, 800a328 <_dtoa_r+0xb18>
 800a320:	f10b 0308 	add.w	r3, fp, #8
 800a324:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a326:	6013      	str	r3, [r2, #0]
 800a328:	4658      	mov	r0, fp
 800a32a:	b017      	add	sp, #92	; 0x5c
 800a32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a330:	9b06      	ldr	r3, [sp, #24]
 800a332:	2b01      	cmp	r3, #1
 800a334:	f77f ae35 	ble.w	8009fa2 <_dtoa_r+0x792>
 800a338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a33a:	9307      	str	r3, [sp, #28]
 800a33c:	e649      	b.n	8009fd2 <_dtoa_r+0x7c2>
 800a33e:	9b02      	ldr	r3, [sp, #8]
 800a340:	2b00      	cmp	r3, #0
 800a342:	dc03      	bgt.n	800a34c <_dtoa_r+0xb3c>
 800a344:	9b06      	ldr	r3, [sp, #24]
 800a346:	2b02      	cmp	r3, #2
 800a348:	f73f aecc 	bgt.w	800a0e4 <_dtoa_r+0x8d4>
 800a34c:	465d      	mov	r5, fp
 800a34e:	4639      	mov	r1, r7
 800a350:	9804      	ldr	r0, [sp, #16]
 800a352:	f7ff f9cf 	bl	80096f4 <quorem>
 800a356:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a35a:	f805 8b01 	strb.w	r8, [r5], #1
 800a35e:	9a02      	ldr	r2, [sp, #8]
 800a360:	eba5 030b 	sub.w	r3, r5, fp
 800a364:	429a      	cmp	r2, r3
 800a366:	ddb0      	ble.n	800a2ca <_dtoa_r+0xaba>
 800a368:	2300      	movs	r3, #0
 800a36a:	220a      	movs	r2, #10
 800a36c:	9904      	ldr	r1, [sp, #16]
 800a36e:	4620      	mov	r0, r4
 800a370:	f000 fa45 	bl	800a7fe <__multadd>
 800a374:	9004      	str	r0, [sp, #16]
 800a376:	e7ea      	b.n	800a34e <_dtoa_r+0xb3e>
 800a378:	0800bf80 	.word	0x0800bf80
 800a37c:	0800bfa4 	.word	0x0800bfa4

0800a380 <__sflush_r>:
 800a380:	898a      	ldrh	r2, [r1, #12]
 800a382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a386:	4605      	mov	r5, r0
 800a388:	0710      	lsls	r0, r2, #28
 800a38a:	460c      	mov	r4, r1
 800a38c:	d458      	bmi.n	800a440 <__sflush_r+0xc0>
 800a38e:	684b      	ldr	r3, [r1, #4]
 800a390:	2b00      	cmp	r3, #0
 800a392:	dc05      	bgt.n	800a3a0 <__sflush_r+0x20>
 800a394:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a396:	2b00      	cmp	r3, #0
 800a398:	dc02      	bgt.n	800a3a0 <__sflush_r+0x20>
 800a39a:	2000      	movs	r0, #0
 800a39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3a2:	2e00      	cmp	r6, #0
 800a3a4:	d0f9      	beq.n	800a39a <__sflush_r+0x1a>
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a3ac:	682f      	ldr	r7, [r5, #0]
 800a3ae:	6a21      	ldr	r1, [r4, #32]
 800a3b0:	602b      	str	r3, [r5, #0]
 800a3b2:	d032      	beq.n	800a41a <__sflush_r+0x9a>
 800a3b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a3b6:	89a3      	ldrh	r3, [r4, #12]
 800a3b8:	075a      	lsls	r2, r3, #29
 800a3ba:	d505      	bpl.n	800a3c8 <__sflush_r+0x48>
 800a3bc:	6863      	ldr	r3, [r4, #4]
 800a3be:	1ac0      	subs	r0, r0, r3
 800a3c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a3c2:	b10b      	cbz	r3, 800a3c8 <__sflush_r+0x48>
 800a3c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a3c6:	1ac0      	subs	r0, r0, r3
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a3ce:	6a21      	ldr	r1, [r4, #32]
 800a3d0:	4628      	mov	r0, r5
 800a3d2:	47b0      	blx	r6
 800a3d4:	1c43      	adds	r3, r0, #1
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	d106      	bne.n	800a3e8 <__sflush_r+0x68>
 800a3da:	6829      	ldr	r1, [r5, #0]
 800a3dc:	291d      	cmp	r1, #29
 800a3de:	d848      	bhi.n	800a472 <__sflush_r+0xf2>
 800a3e0:	4a29      	ldr	r2, [pc, #164]	; (800a488 <__sflush_r+0x108>)
 800a3e2:	40ca      	lsrs	r2, r1
 800a3e4:	07d6      	lsls	r6, r2, #31
 800a3e6:	d544      	bpl.n	800a472 <__sflush_r+0xf2>
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	6062      	str	r2, [r4, #4]
 800a3ec:	04d9      	lsls	r1, r3, #19
 800a3ee:	6922      	ldr	r2, [r4, #16]
 800a3f0:	6022      	str	r2, [r4, #0]
 800a3f2:	d504      	bpl.n	800a3fe <__sflush_r+0x7e>
 800a3f4:	1c42      	adds	r2, r0, #1
 800a3f6:	d101      	bne.n	800a3fc <__sflush_r+0x7c>
 800a3f8:	682b      	ldr	r3, [r5, #0]
 800a3fa:	b903      	cbnz	r3, 800a3fe <__sflush_r+0x7e>
 800a3fc:	6560      	str	r0, [r4, #84]	; 0x54
 800a3fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a400:	602f      	str	r7, [r5, #0]
 800a402:	2900      	cmp	r1, #0
 800a404:	d0c9      	beq.n	800a39a <__sflush_r+0x1a>
 800a406:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a40a:	4299      	cmp	r1, r3
 800a40c:	d002      	beq.n	800a414 <__sflush_r+0x94>
 800a40e:	4628      	mov	r0, r5
 800a410:	f000 fc94 	bl	800ad3c <_free_r>
 800a414:	2000      	movs	r0, #0
 800a416:	6360      	str	r0, [r4, #52]	; 0x34
 800a418:	e7c0      	b.n	800a39c <__sflush_r+0x1c>
 800a41a:	2301      	movs	r3, #1
 800a41c:	4628      	mov	r0, r5
 800a41e:	47b0      	blx	r6
 800a420:	1c41      	adds	r1, r0, #1
 800a422:	d1c8      	bne.n	800a3b6 <__sflush_r+0x36>
 800a424:	682b      	ldr	r3, [r5, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d0c5      	beq.n	800a3b6 <__sflush_r+0x36>
 800a42a:	2b1d      	cmp	r3, #29
 800a42c:	d001      	beq.n	800a432 <__sflush_r+0xb2>
 800a42e:	2b16      	cmp	r3, #22
 800a430:	d101      	bne.n	800a436 <__sflush_r+0xb6>
 800a432:	602f      	str	r7, [r5, #0]
 800a434:	e7b1      	b.n	800a39a <__sflush_r+0x1a>
 800a436:	89a3      	ldrh	r3, [r4, #12]
 800a438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a43c:	81a3      	strh	r3, [r4, #12]
 800a43e:	e7ad      	b.n	800a39c <__sflush_r+0x1c>
 800a440:	690f      	ldr	r7, [r1, #16]
 800a442:	2f00      	cmp	r7, #0
 800a444:	d0a9      	beq.n	800a39a <__sflush_r+0x1a>
 800a446:	0793      	lsls	r3, r2, #30
 800a448:	680e      	ldr	r6, [r1, #0]
 800a44a:	bf08      	it	eq
 800a44c:	694b      	ldreq	r3, [r1, #20]
 800a44e:	600f      	str	r7, [r1, #0]
 800a450:	bf18      	it	ne
 800a452:	2300      	movne	r3, #0
 800a454:	eba6 0807 	sub.w	r8, r6, r7
 800a458:	608b      	str	r3, [r1, #8]
 800a45a:	f1b8 0f00 	cmp.w	r8, #0
 800a45e:	dd9c      	ble.n	800a39a <__sflush_r+0x1a>
 800a460:	4643      	mov	r3, r8
 800a462:	463a      	mov	r2, r7
 800a464:	6a21      	ldr	r1, [r4, #32]
 800a466:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a468:	4628      	mov	r0, r5
 800a46a:	47b0      	blx	r6
 800a46c:	2800      	cmp	r0, #0
 800a46e:	dc06      	bgt.n	800a47e <__sflush_r+0xfe>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	f04f 30ff 	mov.w	r0, #4294967295
 800a47c:	e78e      	b.n	800a39c <__sflush_r+0x1c>
 800a47e:	4407      	add	r7, r0
 800a480:	eba8 0800 	sub.w	r8, r8, r0
 800a484:	e7e9      	b.n	800a45a <__sflush_r+0xda>
 800a486:	bf00      	nop
 800a488:	20400001 	.word	0x20400001

0800a48c <_fflush_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	690b      	ldr	r3, [r1, #16]
 800a490:	4605      	mov	r5, r0
 800a492:	460c      	mov	r4, r1
 800a494:	b1db      	cbz	r3, 800a4ce <_fflush_r+0x42>
 800a496:	b118      	cbz	r0, 800a4a0 <_fflush_r+0x14>
 800a498:	6983      	ldr	r3, [r0, #24]
 800a49a:	b90b      	cbnz	r3, 800a4a0 <_fflush_r+0x14>
 800a49c:	f000 f860 	bl	800a560 <__sinit>
 800a4a0:	4b0c      	ldr	r3, [pc, #48]	; (800a4d4 <_fflush_r+0x48>)
 800a4a2:	429c      	cmp	r4, r3
 800a4a4:	d109      	bne.n	800a4ba <_fflush_r+0x2e>
 800a4a6:	686c      	ldr	r4, [r5, #4]
 800a4a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4ac:	b17b      	cbz	r3, 800a4ce <_fflush_r+0x42>
 800a4ae:	4621      	mov	r1, r4
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4b6:	f7ff bf63 	b.w	800a380 <__sflush_r>
 800a4ba:	4b07      	ldr	r3, [pc, #28]	; (800a4d8 <_fflush_r+0x4c>)
 800a4bc:	429c      	cmp	r4, r3
 800a4be:	d101      	bne.n	800a4c4 <_fflush_r+0x38>
 800a4c0:	68ac      	ldr	r4, [r5, #8]
 800a4c2:	e7f1      	b.n	800a4a8 <_fflush_r+0x1c>
 800a4c4:	4b05      	ldr	r3, [pc, #20]	; (800a4dc <_fflush_r+0x50>)
 800a4c6:	429c      	cmp	r4, r3
 800a4c8:	bf08      	it	eq
 800a4ca:	68ec      	ldreq	r4, [r5, #12]
 800a4cc:	e7ec      	b.n	800a4a8 <_fflush_r+0x1c>
 800a4ce:	2000      	movs	r0, #0
 800a4d0:	bd38      	pop	{r3, r4, r5, pc}
 800a4d2:	bf00      	nop
 800a4d4:	0800bfd4 	.word	0x0800bfd4
 800a4d8:	0800bff4 	.word	0x0800bff4
 800a4dc:	0800bfb4 	.word	0x0800bfb4

0800a4e0 <std>:
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	b510      	push	{r4, lr}
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	e9c0 3300 	strd	r3, r3, [r0]
 800a4ea:	6083      	str	r3, [r0, #8]
 800a4ec:	8181      	strh	r1, [r0, #12]
 800a4ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a4f0:	81c2      	strh	r2, [r0, #14]
 800a4f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4f6:	6183      	str	r3, [r0, #24]
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	2208      	movs	r2, #8
 800a4fc:	305c      	adds	r0, #92	; 0x5c
 800a4fe:	f7fe faa2 	bl	8008a46 <memset>
 800a502:	4b05      	ldr	r3, [pc, #20]	; (800a518 <std+0x38>)
 800a504:	6263      	str	r3, [r4, #36]	; 0x24
 800a506:	4b05      	ldr	r3, [pc, #20]	; (800a51c <std+0x3c>)
 800a508:	62a3      	str	r3, [r4, #40]	; 0x28
 800a50a:	4b05      	ldr	r3, [pc, #20]	; (800a520 <std+0x40>)
 800a50c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a50e:	4b05      	ldr	r3, [pc, #20]	; (800a524 <std+0x44>)
 800a510:	6224      	str	r4, [r4, #32]
 800a512:	6323      	str	r3, [r4, #48]	; 0x30
 800a514:	bd10      	pop	{r4, pc}
 800a516:	bf00      	nop
 800a518:	0800b12d 	.word	0x0800b12d
 800a51c:	0800b14f 	.word	0x0800b14f
 800a520:	0800b187 	.word	0x0800b187
 800a524:	0800b1ab 	.word	0x0800b1ab

0800a528 <_cleanup_r>:
 800a528:	4901      	ldr	r1, [pc, #4]	; (800a530 <_cleanup_r+0x8>)
 800a52a:	f000 b885 	b.w	800a638 <_fwalk_reent>
 800a52e:	bf00      	nop
 800a530:	0800a48d 	.word	0x0800a48d

0800a534 <__sfmoreglue>:
 800a534:	b570      	push	{r4, r5, r6, lr}
 800a536:	1e4a      	subs	r2, r1, #1
 800a538:	2568      	movs	r5, #104	; 0x68
 800a53a:	4355      	muls	r5, r2
 800a53c:	460e      	mov	r6, r1
 800a53e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a542:	f000 fc49 	bl	800add8 <_malloc_r>
 800a546:	4604      	mov	r4, r0
 800a548:	b140      	cbz	r0, 800a55c <__sfmoreglue+0x28>
 800a54a:	2100      	movs	r1, #0
 800a54c:	e9c0 1600 	strd	r1, r6, [r0]
 800a550:	300c      	adds	r0, #12
 800a552:	60a0      	str	r0, [r4, #8]
 800a554:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a558:	f7fe fa75 	bl	8008a46 <memset>
 800a55c:	4620      	mov	r0, r4
 800a55e:	bd70      	pop	{r4, r5, r6, pc}

0800a560 <__sinit>:
 800a560:	6983      	ldr	r3, [r0, #24]
 800a562:	b510      	push	{r4, lr}
 800a564:	4604      	mov	r4, r0
 800a566:	bb33      	cbnz	r3, 800a5b6 <__sinit+0x56>
 800a568:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a56c:	6503      	str	r3, [r0, #80]	; 0x50
 800a56e:	4b12      	ldr	r3, [pc, #72]	; (800a5b8 <__sinit+0x58>)
 800a570:	4a12      	ldr	r2, [pc, #72]	; (800a5bc <__sinit+0x5c>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6282      	str	r2, [r0, #40]	; 0x28
 800a576:	4298      	cmp	r0, r3
 800a578:	bf04      	itt	eq
 800a57a:	2301      	moveq	r3, #1
 800a57c:	6183      	streq	r3, [r0, #24]
 800a57e:	f000 f81f 	bl	800a5c0 <__sfp>
 800a582:	6060      	str	r0, [r4, #4]
 800a584:	4620      	mov	r0, r4
 800a586:	f000 f81b 	bl	800a5c0 <__sfp>
 800a58a:	60a0      	str	r0, [r4, #8]
 800a58c:	4620      	mov	r0, r4
 800a58e:	f000 f817 	bl	800a5c0 <__sfp>
 800a592:	2200      	movs	r2, #0
 800a594:	60e0      	str	r0, [r4, #12]
 800a596:	2104      	movs	r1, #4
 800a598:	6860      	ldr	r0, [r4, #4]
 800a59a:	f7ff ffa1 	bl	800a4e0 <std>
 800a59e:	2201      	movs	r2, #1
 800a5a0:	2109      	movs	r1, #9
 800a5a2:	68a0      	ldr	r0, [r4, #8]
 800a5a4:	f7ff ff9c 	bl	800a4e0 <std>
 800a5a8:	2202      	movs	r2, #2
 800a5aa:	2112      	movs	r1, #18
 800a5ac:	68e0      	ldr	r0, [r4, #12]
 800a5ae:	f7ff ff97 	bl	800a4e0 <std>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	61a3      	str	r3, [r4, #24]
 800a5b6:	bd10      	pop	{r4, pc}
 800a5b8:	0800bf6c 	.word	0x0800bf6c
 800a5bc:	0800a529 	.word	0x0800a529

0800a5c0 <__sfp>:
 800a5c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c2:	4b1b      	ldr	r3, [pc, #108]	; (800a630 <__sfp+0x70>)
 800a5c4:	681e      	ldr	r6, [r3, #0]
 800a5c6:	69b3      	ldr	r3, [r6, #24]
 800a5c8:	4607      	mov	r7, r0
 800a5ca:	b913      	cbnz	r3, 800a5d2 <__sfp+0x12>
 800a5cc:	4630      	mov	r0, r6
 800a5ce:	f7ff ffc7 	bl	800a560 <__sinit>
 800a5d2:	3648      	adds	r6, #72	; 0x48
 800a5d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a5d8:	3b01      	subs	r3, #1
 800a5da:	d503      	bpl.n	800a5e4 <__sfp+0x24>
 800a5dc:	6833      	ldr	r3, [r6, #0]
 800a5de:	b133      	cbz	r3, 800a5ee <__sfp+0x2e>
 800a5e0:	6836      	ldr	r6, [r6, #0]
 800a5e2:	e7f7      	b.n	800a5d4 <__sfp+0x14>
 800a5e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a5e8:	b16d      	cbz	r5, 800a606 <__sfp+0x46>
 800a5ea:	3468      	adds	r4, #104	; 0x68
 800a5ec:	e7f4      	b.n	800a5d8 <__sfp+0x18>
 800a5ee:	2104      	movs	r1, #4
 800a5f0:	4638      	mov	r0, r7
 800a5f2:	f7ff ff9f 	bl	800a534 <__sfmoreglue>
 800a5f6:	6030      	str	r0, [r6, #0]
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	d1f1      	bne.n	800a5e0 <__sfp+0x20>
 800a5fc:	230c      	movs	r3, #12
 800a5fe:	603b      	str	r3, [r7, #0]
 800a600:	4604      	mov	r4, r0
 800a602:	4620      	mov	r0, r4
 800a604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a606:	4b0b      	ldr	r3, [pc, #44]	; (800a634 <__sfp+0x74>)
 800a608:	6665      	str	r5, [r4, #100]	; 0x64
 800a60a:	e9c4 5500 	strd	r5, r5, [r4]
 800a60e:	60a5      	str	r5, [r4, #8]
 800a610:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a614:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a618:	2208      	movs	r2, #8
 800a61a:	4629      	mov	r1, r5
 800a61c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a620:	f7fe fa11 	bl	8008a46 <memset>
 800a624:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a628:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a62c:	e7e9      	b.n	800a602 <__sfp+0x42>
 800a62e:	bf00      	nop
 800a630:	0800bf6c 	.word	0x0800bf6c
 800a634:	ffff0001 	.word	0xffff0001

0800a638 <_fwalk_reent>:
 800a638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a63c:	4680      	mov	r8, r0
 800a63e:	4689      	mov	r9, r1
 800a640:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a644:	2600      	movs	r6, #0
 800a646:	b914      	cbnz	r4, 800a64e <_fwalk_reent+0x16>
 800a648:	4630      	mov	r0, r6
 800a64a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a64e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a652:	3f01      	subs	r7, #1
 800a654:	d501      	bpl.n	800a65a <_fwalk_reent+0x22>
 800a656:	6824      	ldr	r4, [r4, #0]
 800a658:	e7f5      	b.n	800a646 <_fwalk_reent+0xe>
 800a65a:	89ab      	ldrh	r3, [r5, #12]
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d907      	bls.n	800a670 <_fwalk_reent+0x38>
 800a660:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a664:	3301      	adds	r3, #1
 800a666:	d003      	beq.n	800a670 <_fwalk_reent+0x38>
 800a668:	4629      	mov	r1, r5
 800a66a:	4640      	mov	r0, r8
 800a66c:	47c8      	blx	r9
 800a66e:	4306      	orrs	r6, r0
 800a670:	3568      	adds	r5, #104	; 0x68
 800a672:	e7ee      	b.n	800a652 <_fwalk_reent+0x1a>

0800a674 <_localeconv_r>:
 800a674:	4b04      	ldr	r3, [pc, #16]	; (800a688 <_localeconv_r+0x14>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6a18      	ldr	r0, [r3, #32]
 800a67a:	4b04      	ldr	r3, [pc, #16]	; (800a68c <_localeconv_r+0x18>)
 800a67c:	2800      	cmp	r0, #0
 800a67e:	bf08      	it	eq
 800a680:	4618      	moveq	r0, r3
 800a682:	30f0      	adds	r0, #240	; 0xf0
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop
 800a688:	20000020 	.word	0x20000020
 800a68c:	20000084 	.word	0x20000084

0800a690 <__swhatbuf_r>:
 800a690:	b570      	push	{r4, r5, r6, lr}
 800a692:	460e      	mov	r6, r1
 800a694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a698:	2900      	cmp	r1, #0
 800a69a:	b096      	sub	sp, #88	; 0x58
 800a69c:	4614      	mov	r4, r2
 800a69e:	461d      	mov	r5, r3
 800a6a0:	da07      	bge.n	800a6b2 <__swhatbuf_r+0x22>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	602b      	str	r3, [r5, #0]
 800a6a6:	89b3      	ldrh	r3, [r6, #12]
 800a6a8:	061a      	lsls	r2, r3, #24
 800a6aa:	d410      	bmi.n	800a6ce <__swhatbuf_r+0x3e>
 800a6ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6b0:	e00e      	b.n	800a6d0 <__swhatbuf_r+0x40>
 800a6b2:	466a      	mov	r2, sp
 800a6b4:	f000 fda0 	bl	800b1f8 <_fstat_r>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	dbf2      	blt.n	800a6a2 <__swhatbuf_r+0x12>
 800a6bc:	9a01      	ldr	r2, [sp, #4]
 800a6be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6c6:	425a      	negs	r2, r3
 800a6c8:	415a      	adcs	r2, r3
 800a6ca:	602a      	str	r2, [r5, #0]
 800a6cc:	e7ee      	b.n	800a6ac <__swhatbuf_r+0x1c>
 800a6ce:	2340      	movs	r3, #64	; 0x40
 800a6d0:	2000      	movs	r0, #0
 800a6d2:	6023      	str	r3, [r4, #0]
 800a6d4:	b016      	add	sp, #88	; 0x58
 800a6d6:	bd70      	pop	{r4, r5, r6, pc}

0800a6d8 <__smakebuf_r>:
 800a6d8:	898b      	ldrh	r3, [r1, #12]
 800a6da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6dc:	079d      	lsls	r5, r3, #30
 800a6de:	4606      	mov	r6, r0
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	d507      	bpl.n	800a6f4 <__smakebuf_r+0x1c>
 800a6e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	6123      	str	r3, [r4, #16]
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	6163      	str	r3, [r4, #20]
 800a6f0:	b002      	add	sp, #8
 800a6f2:	bd70      	pop	{r4, r5, r6, pc}
 800a6f4:	ab01      	add	r3, sp, #4
 800a6f6:	466a      	mov	r2, sp
 800a6f8:	f7ff ffca 	bl	800a690 <__swhatbuf_r>
 800a6fc:	9900      	ldr	r1, [sp, #0]
 800a6fe:	4605      	mov	r5, r0
 800a700:	4630      	mov	r0, r6
 800a702:	f000 fb69 	bl	800add8 <_malloc_r>
 800a706:	b948      	cbnz	r0, 800a71c <__smakebuf_r+0x44>
 800a708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a70c:	059a      	lsls	r2, r3, #22
 800a70e:	d4ef      	bmi.n	800a6f0 <__smakebuf_r+0x18>
 800a710:	f023 0303 	bic.w	r3, r3, #3
 800a714:	f043 0302 	orr.w	r3, r3, #2
 800a718:	81a3      	strh	r3, [r4, #12]
 800a71a:	e7e3      	b.n	800a6e4 <__smakebuf_r+0xc>
 800a71c:	4b0d      	ldr	r3, [pc, #52]	; (800a754 <__smakebuf_r+0x7c>)
 800a71e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	6020      	str	r0, [r4, #0]
 800a724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	9b00      	ldr	r3, [sp, #0]
 800a72c:	6163      	str	r3, [r4, #20]
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	6120      	str	r0, [r4, #16]
 800a732:	b15b      	cbz	r3, 800a74c <__smakebuf_r+0x74>
 800a734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a738:	4630      	mov	r0, r6
 800a73a:	f000 fd6f 	bl	800b21c <_isatty_r>
 800a73e:	b128      	cbz	r0, 800a74c <__smakebuf_r+0x74>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	f023 0303 	bic.w	r3, r3, #3
 800a746:	f043 0301 	orr.w	r3, r3, #1
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	89a3      	ldrh	r3, [r4, #12]
 800a74e:	431d      	orrs	r5, r3
 800a750:	81a5      	strh	r5, [r4, #12]
 800a752:	e7cd      	b.n	800a6f0 <__smakebuf_r+0x18>
 800a754:	0800a529 	.word	0x0800a529

0800a758 <malloc>:
 800a758:	4b02      	ldr	r3, [pc, #8]	; (800a764 <malloc+0xc>)
 800a75a:	4601      	mov	r1, r0
 800a75c:	6818      	ldr	r0, [r3, #0]
 800a75e:	f000 bb3b 	b.w	800add8 <_malloc_r>
 800a762:	bf00      	nop
 800a764:	20000020 	.word	0x20000020

0800a768 <_Balloc>:
 800a768:	b570      	push	{r4, r5, r6, lr}
 800a76a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a76c:	4604      	mov	r4, r0
 800a76e:	460e      	mov	r6, r1
 800a770:	b93d      	cbnz	r5, 800a782 <_Balloc+0x1a>
 800a772:	2010      	movs	r0, #16
 800a774:	f7ff fff0 	bl	800a758 <malloc>
 800a778:	6260      	str	r0, [r4, #36]	; 0x24
 800a77a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a77e:	6005      	str	r5, [r0, #0]
 800a780:	60c5      	str	r5, [r0, #12]
 800a782:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a784:	68eb      	ldr	r3, [r5, #12]
 800a786:	b183      	cbz	r3, 800a7aa <_Balloc+0x42>
 800a788:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a790:	b9b8      	cbnz	r0, 800a7c2 <_Balloc+0x5a>
 800a792:	2101      	movs	r1, #1
 800a794:	fa01 f506 	lsl.w	r5, r1, r6
 800a798:	1d6a      	adds	r2, r5, #5
 800a79a:	0092      	lsls	r2, r2, #2
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 fabf 	bl	800ad20 <_calloc_r>
 800a7a2:	b160      	cbz	r0, 800a7be <_Balloc+0x56>
 800a7a4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a7a8:	e00e      	b.n	800a7c8 <_Balloc+0x60>
 800a7aa:	2221      	movs	r2, #33	; 0x21
 800a7ac:	2104      	movs	r1, #4
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	f000 fab6 	bl	800ad20 <_calloc_r>
 800a7b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7b6:	60e8      	str	r0, [r5, #12]
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d1e4      	bne.n	800a788 <_Balloc+0x20>
 800a7be:	2000      	movs	r0, #0
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	6802      	ldr	r2, [r0, #0]
 800a7c4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a7ce:	e7f7      	b.n	800a7c0 <_Balloc+0x58>

0800a7d0 <_Bfree>:
 800a7d0:	b570      	push	{r4, r5, r6, lr}
 800a7d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a7d4:	4606      	mov	r6, r0
 800a7d6:	460d      	mov	r5, r1
 800a7d8:	b93c      	cbnz	r4, 800a7ea <_Bfree+0x1a>
 800a7da:	2010      	movs	r0, #16
 800a7dc:	f7ff ffbc 	bl	800a758 <malloc>
 800a7e0:	6270      	str	r0, [r6, #36]	; 0x24
 800a7e2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7e6:	6004      	str	r4, [r0, #0]
 800a7e8:	60c4      	str	r4, [r0, #12]
 800a7ea:	b13d      	cbz	r5, 800a7fc <_Bfree+0x2c>
 800a7ec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a7ee:	686a      	ldr	r2, [r5, #4]
 800a7f0:	68db      	ldr	r3, [r3, #12]
 800a7f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a7f6:	6029      	str	r1, [r5, #0]
 800a7f8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a7fc:	bd70      	pop	{r4, r5, r6, pc}

0800a7fe <__multadd>:
 800a7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a802:	690d      	ldr	r5, [r1, #16]
 800a804:	461f      	mov	r7, r3
 800a806:	4606      	mov	r6, r0
 800a808:	460c      	mov	r4, r1
 800a80a:	f101 0c14 	add.w	ip, r1, #20
 800a80e:	2300      	movs	r3, #0
 800a810:	f8dc 0000 	ldr.w	r0, [ip]
 800a814:	b281      	uxth	r1, r0
 800a816:	fb02 7101 	mla	r1, r2, r1, r7
 800a81a:	0c0f      	lsrs	r7, r1, #16
 800a81c:	0c00      	lsrs	r0, r0, #16
 800a81e:	fb02 7000 	mla	r0, r2, r0, r7
 800a822:	b289      	uxth	r1, r1
 800a824:	3301      	adds	r3, #1
 800a826:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a82a:	429d      	cmp	r5, r3
 800a82c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a830:	f84c 1b04 	str.w	r1, [ip], #4
 800a834:	dcec      	bgt.n	800a810 <__multadd+0x12>
 800a836:	b1d7      	cbz	r7, 800a86e <__multadd+0x70>
 800a838:	68a3      	ldr	r3, [r4, #8]
 800a83a:	42ab      	cmp	r3, r5
 800a83c:	dc12      	bgt.n	800a864 <__multadd+0x66>
 800a83e:	6861      	ldr	r1, [r4, #4]
 800a840:	4630      	mov	r0, r6
 800a842:	3101      	adds	r1, #1
 800a844:	f7ff ff90 	bl	800a768 <_Balloc>
 800a848:	6922      	ldr	r2, [r4, #16]
 800a84a:	3202      	adds	r2, #2
 800a84c:	f104 010c 	add.w	r1, r4, #12
 800a850:	4680      	mov	r8, r0
 800a852:	0092      	lsls	r2, r2, #2
 800a854:	300c      	adds	r0, #12
 800a856:	f7fe f8eb 	bl	8008a30 <memcpy>
 800a85a:	4621      	mov	r1, r4
 800a85c:	4630      	mov	r0, r6
 800a85e:	f7ff ffb7 	bl	800a7d0 <_Bfree>
 800a862:	4644      	mov	r4, r8
 800a864:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a868:	3501      	adds	r5, #1
 800a86a:	615f      	str	r7, [r3, #20]
 800a86c:	6125      	str	r5, [r4, #16]
 800a86e:	4620      	mov	r0, r4
 800a870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a874 <__hi0bits>:
 800a874:	0c02      	lsrs	r2, r0, #16
 800a876:	0412      	lsls	r2, r2, #16
 800a878:	4603      	mov	r3, r0
 800a87a:	b9b2      	cbnz	r2, 800a8aa <__hi0bits+0x36>
 800a87c:	0403      	lsls	r3, r0, #16
 800a87e:	2010      	movs	r0, #16
 800a880:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a884:	bf04      	itt	eq
 800a886:	021b      	lsleq	r3, r3, #8
 800a888:	3008      	addeq	r0, #8
 800a88a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a88e:	bf04      	itt	eq
 800a890:	011b      	lsleq	r3, r3, #4
 800a892:	3004      	addeq	r0, #4
 800a894:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a898:	bf04      	itt	eq
 800a89a:	009b      	lsleq	r3, r3, #2
 800a89c:	3002      	addeq	r0, #2
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	db06      	blt.n	800a8b0 <__hi0bits+0x3c>
 800a8a2:	005b      	lsls	r3, r3, #1
 800a8a4:	d503      	bpl.n	800a8ae <__hi0bits+0x3a>
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	4770      	bx	lr
 800a8aa:	2000      	movs	r0, #0
 800a8ac:	e7e8      	b.n	800a880 <__hi0bits+0xc>
 800a8ae:	2020      	movs	r0, #32
 800a8b0:	4770      	bx	lr

0800a8b2 <__lo0bits>:
 800a8b2:	6803      	ldr	r3, [r0, #0]
 800a8b4:	f013 0207 	ands.w	r2, r3, #7
 800a8b8:	4601      	mov	r1, r0
 800a8ba:	d00b      	beq.n	800a8d4 <__lo0bits+0x22>
 800a8bc:	07da      	lsls	r2, r3, #31
 800a8be:	d423      	bmi.n	800a908 <__lo0bits+0x56>
 800a8c0:	0798      	lsls	r0, r3, #30
 800a8c2:	bf49      	itett	mi
 800a8c4:	085b      	lsrmi	r3, r3, #1
 800a8c6:	089b      	lsrpl	r3, r3, #2
 800a8c8:	2001      	movmi	r0, #1
 800a8ca:	600b      	strmi	r3, [r1, #0]
 800a8cc:	bf5c      	itt	pl
 800a8ce:	600b      	strpl	r3, [r1, #0]
 800a8d0:	2002      	movpl	r0, #2
 800a8d2:	4770      	bx	lr
 800a8d4:	b298      	uxth	r0, r3
 800a8d6:	b9a8      	cbnz	r0, 800a904 <__lo0bits+0x52>
 800a8d8:	0c1b      	lsrs	r3, r3, #16
 800a8da:	2010      	movs	r0, #16
 800a8dc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a8e0:	bf04      	itt	eq
 800a8e2:	0a1b      	lsreq	r3, r3, #8
 800a8e4:	3008      	addeq	r0, #8
 800a8e6:	071a      	lsls	r2, r3, #28
 800a8e8:	bf04      	itt	eq
 800a8ea:	091b      	lsreq	r3, r3, #4
 800a8ec:	3004      	addeq	r0, #4
 800a8ee:	079a      	lsls	r2, r3, #30
 800a8f0:	bf04      	itt	eq
 800a8f2:	089b      	lsreq	r3, r3, #2
 800a8f4:	3002      	addeq	r0, #2
 800a8f6:	07da      	lsls	r2, r3, #31
 800a8f8:	d402      	bmi.n	800a900 <__lo0bits+0x4e>
 800a8fa:	085b      	lsrs	r3, r3, #1
 800a8fc:	d006      	beq.n	800a90c <__lo0bits+0x5a>
 800a8fe:	3001      	adds	r0, #1
 800a900:	600b      	str	r3, [r1, #0]
 800a902:	4770      	bx	lr
 800a904:	4610      	mov	r0, r2
 800a906:	e7e9      	b.n	800a8dc <__lo0bits+0x2a>
 800a908:	2000      	movs	r0, #0
 800a90a:	4770      	bx	lr
 800a90c:	2020      	movs	r0, #32
 800a90e:	4770      	bx	lr

0800a910 <__i2b>:
 800a910:	b510      	push	{r4, lr}
 800a912:	460c      	mov	r4, r1
 800a914:	2101      	movs	r1, #1
 800a916:	f7ff ff27 	bl	800a768 <_Balloc>
 800a91a:	2201      	movs	r2, #1
 800a91c:	6144      	str	r4, [r0, #20]
 800a91e:	6102      	str	r2, [r0, #16]
 800a920:	bd10      	pop	{r4, pc}

0800a922 <__multiply>:
 800a922:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a926:	4614      	mov	r4, r2
 800a928:	690a      	ldr	r2, [r1, #16]
 800a92a:	6923      	ldr	r3, [r4, #16]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	bfb8      	it	lt
 800a930:	460b      	movlt	r3, r1
 800a932:	4688      	mov	r8, r1
 800a934:	bfbc      	itt	lt
 800a936:	46a0      	movlt	r8, r4
 800a938:	461c      	movlt	r4, r3
 800a93a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a93e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a942:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a946:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a94a:	eb07 0609 	add.w	r6, r7, r9
 800a94e:	42b3      	cmp	r3, r6
 800a950:	bfb8      	it	lt
 800a952:	3101      	addlt	r1, #1
 800a954:	f7ff ff08 	bl	800a768 <_Balloc>
 800a958:	f100 0514 	add.w	r5, r0, #20
 800a95c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a960:	462b      	mov	r3, r5
 800a962:	2200      	movs	r2, #0
 800a964:	4573      	cmp	r3, lr
 800a966:	d316      	bcc.n	800a996 <__multiply+0x74>
 800a968:	f104 0214 	add.w	r2, r4, #20
 800a96c:	f108 0114 	add.w	r1, r8, #20
 800a970:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a974:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a978:	9300      	str	r3, [sp, #0]
 800a97a:	9b00      	ldr	r3, [sp, #0]
 800a97c:	9201      	str	r2, [sp, #4]
 800a97e:	4293      	cmp	r3, r2
 800a980:	d80c      	bhi.n	800a99c <__multiply+0x7a>
 800a982:	2e00      	cmp	r6, #0
 800a984:	dd03      	ble.n	800a98e <__multiply+0x6c>
 800a986:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d05d      	beq.n	800aa4a <__multiply+0x128>
 800a98e:	6106      	str	r6, [r0, #16]
 800a990:	b003      	add	sp, #12
 800a992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a996:	f843 2b04 	str.w	r2, [r3], #4
 800a99a:	e7e3      	b.n	800a964 <__multiply+0x42>
 800a99c:	f8b2 b000 	ldrh.w	fp, [r2]
 800a9a0:	f1bb 0f00 	cmp.w	fp, #0
 800a9a4:	d023      	beq.n	800a9ee <__multiply+0xcc>
 800a9a6:	4689      	mov	r9, r1
 800a9a8:	46ac      	mov	ip, r5
 800a9aa:	f04f 0800 	mov.w	r8, #0
 800a9ae:	f859 4b04 	ldr.w	r4, [r9], #4
 800a9b2:	f8dc a000 	ldr.w	sl, [ip]
 800a9b6:	b2a3      	uxth	r3, r4
 800a9b8:	fa1f fa8a 	uxth.w	sl, sl
 800a9bc:	fb0b a303 	mla	r3, fp, r3, sl
 800a9c0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a9c4:	f8dc 4000 	ldr.w	r4, [ip]
 800a9c8:	4443      	add	r3, r8
 800a9ca:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a9ce:	fb0b 840a 	mla	r4, fp, sl, r8
 800a9d2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a9d6:	46e2      	mov	sl, ip
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a9de:	454f      	cmp	r7, r9
 800a9e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a9e4:	f84a 3b04 	str.w	r3, [sl], #4
 800a9e8:	d82b      	bhi.n	800aa42 <__multiply+0x120>
 800a9ea:	f8cc 8004 	str.w	r8, [ip, #4]
 800a9ee:	9b01      	ldr	r3, [sp, #4]
 800a9f0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a9f4:	3204      	adds	r2, #4
 800a9f6:	f1ba 0f00 	cmp.w	sl, #0
 800a9fa:	d020      	beq.n	800aa3e <__multiply+0x11c>
 800a9fc:	682b      	ldr	r3, [r5, #0]
 800a9fe:	4689      	mov	r9, r1
 800aa00:	46a8      	mov	r8, r5
 800aa02:	f04f 0b00 	mov.w	fp, #0
 800aa06:	f8b9 c000 	ldrh.w	ip, [r9]
 800aa0a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800aa0e:	fb0a 440c 	mla	r4, sl, ip, r4
 800aa12:	445c      	add	r4, fp
 800aa14:	46c4      	mov	ip, r8
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aa1c:	f84c 3b04 	str.w	r3, [ip], #4
 800aa20:	f859 3b04 	ldr.w	r3, [r9], #4
 800aa24:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800aa28:	0c1b      	lsrs	r3, r3, #16
 800aa2a:	fb0a b303 	mla	r3, sl, r3, fp
 800aa2e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800aa32:	454f      	cmp	r7, r9
 800aa34:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800aa38:	d805      	bhi.n	800aa46 <__multiply+0x124>
 800aa3a:	f8c8 3004 	str.w	r3, [r8, #4]
 800aa3e:	3504      	adds	r5, #4
 800aa40:	e79b      	b.n	800a97a <__multiply+0x58>
 800aa42:	46d4      	mov	ip, sl
 800aa44:	e7b3      	b.n	800a9ae <__multiply+0x8c>
 800aa46:	46e0      	mov	r8, ip
 800aa48:	e7dd      	b.n	800aa06 <__multiply+0xe4>
 800aa4a:	3e01      	subs	r6, #1
 800aa4c:	e799      	b.n	800a982 <__multiply+0x60>
	...

0800aa50 <__pow5mult>:
 800aa50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa54:	4615      	mov	r5, r2
 800aa56:	f012 0203 	ands.w	r2, r2, #3
 800aa5a:	4606      	mov	r6, r0
 800aa5c:	460f      	mov	r7, r1
 800aa5e:	d007      	beq.n	800aa70 <__pow5mult+0x20>
 800aa60:	3a01      	subs	r2, #1
 800aa62:	4c21      	ldr	r4, [pc, #132]	; (800aae8 <__pow5mult+0x98>)
 800aa64:	2300      	movs	r3, #0
 800aa66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa6a:	f7ff fec8 	bl	800a7fe <__multadd>
 800aa6e:	4607      	mov	r7, r0
 800aa70:	10ad      	asrs	r5, r5, #2
 800aa72:	d035      	beq.n	800aae0 <__pow5mult+0x90>
 800aa74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa76:	b93c      	cbnz	r4, 800aa88 <__pow5mult+0x38>
 800aa78:	2010      	movs	r0, #16
 800aa7a:	f7ff fe6d 	bl	800a758 <malloc>
 800aa7e:	6270      	str	r0, [r6, #36]	; 0x24
 800aa80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa84:	6004      	str	r4, [r0, #0]
 800aa86:	60c4      	str	r4, [r0, #12]
 800aa88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa90:	b94c      	cbnz	r4, 800aaa6 <__pow5mult+0x56>
 800aa92:	f240 2171 	movw	r1, #625	; 0x271
 800aa96:	4630      	mov	r0, r6
 800aa98:	f7ff ff3a 	bl	800a910 <__i2b>
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aaa2:	4604      	mov	r4, r0
 800aaa4:	6003      	str	r3, [r0, #0]
 800aaa6:	f04f 0800 	mov.w	r8, #0
 800aaaa:	07eb      	lsls	r3, r5, #31
 800aaac:	d50a      	bpl.n	800aac4 <__pow5mult+0x74>
 800aaae:	4639      	mov	r1, r7
 800aab0:	4622      	mov	r2, r4
 800aab2:	4630      	mov	r0, r6
 800aab4:	f7ff ff35 	bl	800a922 <__multiply>
 800aab8:	4639      	mov	r1, r7
 800aaba:	4681      	mov	r9, r0
 800aabc:	4630      	mov	r0, r6
 800aabe:	f7ff fe87 	bl	800a7d0 <_Bfree>
 800aac2:	464f      	mov	r7, r9
 800aac4:	106d      	asrs	r5, r5, #1
 800aac6:	d00b      	beq.n	800aae0 <__pow5mult+0x90>
 800aac8:	6820      	ldr	r0, [r4, #0]
 800aaca:	b938      	cbnz	r0, 800aadc <__pow5mult+0x8c>
 800aacc:	4622      	mov	r2, r4
 800aace:	4621      	mov	r1, r4
 800aad0:	4630      	mov	r0, r6
 800aad2:	f7ff ff26 	bl	800a922 <__multiply>
 800aad6:	6020      	str	r0, [r4, #0]
 800aad8:	f8c0 8000 	str.w	r8, [r0]
 800aadc:	4604      	mov	r4, r0
 800aade:	e7e4      	b.n	800aaaa <__pow5mult+0x5a>
 800aae0:	4638      	mov	r0, r7
 800aae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aae6:	bf00      	nop
 800aae8:	0800c108 	.word	0x0800c108

0800aaec <__lshift>:
 800aaec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aaf6:	6923      	ldr	r3, [r4, #16]
 800aaf8:	6849      	ldr	r1, [r1, #4]
 800aafa:	eb0a 0903 	add.w	r9, sl, r3
 800aafe:	68a3      	ldr	r3, [r4, #8]
 800ab00:	4607      	mov	r7, r0
 800ab02:	4616      	mov	r6, r2
 800ab04:	f109 0501 	add.w	r5, r9, #1
 800ab08:	42ab      	cmp	r3, r5
 800ab0a:	db32      	blt.n	800ab72 <__lshift+0x86>
 800ab0c:	4638      	mov	r0, r7
 800ab0e:	f7ff fe2b 	bl	800a768 <_Balloc>
 800ab12:	2300      	movs	r3, #0
 800ab14:	4680      	mov	r8, r0
 800ab16:	f100 0114 	add.w	r1, r0, #20
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	4553      	cmp	r3, sl
 800ab1e:	db2b      	blt.n	800ab78 <__lshift+0x8c>
 800ab20:	6920      	ldr	r0, [r4, #16]
 800ab22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab26:	f104 0314 	add.w	r3, r4, #20
 800ab2a:	f016 021f 	ands.w	r2, r6, #31
 800ab2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab32:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab36:	d025      	beq.n	800ab84 <__lshift+0x98>
 800ab38:	f1c2 0e20 	rsb	lr, r2, #32
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	681e      	ldr	r6, [r3, #0]
 800ab40:	468a      	mov	sl, r1
 800ab42:	4096      	lsls	r6, r2
 800ab44:	4330      	orrs	r0, r6
 800ab46:	f84a 0b04 	str.w	r0, [sl], #4
 800ab4a:	f853 0b04 	ldr.w	r0, [r3], #4
 800ab4e:	459c      	cmp	ip, r3
 800ab50:	fa20 f00e 	lsr.w	r0, r0, lr
 800ab54:	d814      	bhi.n	800ab80 <__lshift+0x94>
 800ab56:	6048      	str	r0, [r1, #4]
 800ab58:	b108      	cbz	r0, 800ab5e <__lshift+0x72>
 800ab5a:	f109 0502 	add.w	r5, r9, #2
 800ab5e:	3d01      	subs	r5, #1
 800ab60:	4638      	mov	r0, r7
 800ab62:	f8c8 5010 	str.w	r5, [r8, #16]
 800ab66:	4621      	mov	r1, r4
 800ab68:	f7ff fe32 	bl	800a7d0 <_Bfree>
 800ab6c:	4640      	mov	r0, r8
 800ab6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab72:	3101      	adds	r1, #1
 800ab74:	005b      	lsls	r3, r3, #1
 800ab76:	e7c7      	b.n	800ab08 <__lshift+0x1c>
 800ab78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ab7c:	3301      	adds	r3, #1
 800ab7e:	e7cd      	b.n	800ab1c <__lshift+0x30>
 800ab80:	4651      	mov	r1, sl
 800ab82:	e7dc      	b.n	800ab3e <__lshift+0x52>
 800ab84:	3904      	subs	r1, #4
 800ab86:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab8a:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab8e:	459c      	cmp	ip, r3
 800ab90:	d8f9      	bhi.n	800ab86 <__lshift+0x9a>
 800ab92:	e7e4      	b.n	800ab5e <__lshift+0x72>

0800ab94 <__mcmp>:
 800ab94:	6903      	ldr	r3, [r0, #16]
 800ab96:	690a      	ldr	r2, [r1, #16]
 800ab98:	1a9b      	subs	r3, r3, r2
 800ab9a:	b530      	push	{r4, r5, lr}
 800ab9c:	d10c      	bne.n	800abb8 <__mcmp+0x24>
 800ab9e:	0092      	lsls	r2, r2, #2
 800aba0:	3014      	adds	r0, #20
 800aba2:	3114      	adds	r1, #20
 800aba4:	1884      	adds	r4, r0, r2
 800aba6:	4411      	add	r1, r2
 800aba8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800abac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800abb0:	4295      	cmp	r5, r2
 800abb2:	d003      	beq.n	800abbc <__mcmp+0x28>
 800abb4:	d305      	bcc.n	800abc2 <__mcmp+0x2e>
 800abb6:	2301      	movs	r3, #1
 800abb8:	4618      	mov	r0, r3
 800abba:	bd30      	pop	{r4, r5, pc}
 800abbc:	42a0      	cmp	r0, r4
 800abbe:	d3f3      	bcc.n	800aba8 <__mcmp+0x14>
 800abc0:	e7fa      	b.n	800abb8 <__mcmp+0x24>
 800abc2:	f04f 33ff 	mov.w	r3, #4294967295
 800abc6:	e7f7      	b.n	800abb8 <__mcmp+0x24>

0800abc8 <__mdiff>:
 800abc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abcc:	460d      	mov	r5, r1
 800abce:	4607      	mov	r7, r0
 800abd0:	4611      	mov	r1, r2
 800abd2:	4628      	mov	r0, r5
 800abd4:	4614      	mov	r4, r2
 800abd6:	f7ff ffdd 	bl	800ab94 <__mcmp>
 800abda:	1e06      	subs	r6, r0, #0
 800abdc:	d108      	bne.n	800abf0 <__mdiff+0x28>
 800abde:	4631      	mov	r1, r6
 800abe0:	4638      	mov	r0, r7
 800abe2:	f7ff fdc1 	bl	800a768 <_Balloc>
 800abe6:	2301      	movs	r3, #1
 800abe8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800abec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf0:	bfa4      	itt	ge
 800abf2:	4623      	movge	r3, r4
 800abf4:	462c      	movge	r4, r5
 800abf6:	4638      	mov	r0, r7
 800abf8:	6861      	ldr	r1, [r4, #4]
 800abfa:	bfa6      	itte	ge
 800abfc:	461d      	movge	r5, r3
 800abfe:	2600      	movge	r6, #0
 800ac00:	2601      	movlt	r6, #1
 800ac02:	f7ff fdb1 	bl	800a768 <_Balloc>
 800ac06:	692b      	ldr	r3, [r5, #16]
 800ac08:	60c6      	str	r6, [r0, #12]
 800ac0a:	6926      	ldr	r6, [r4, #16]
 800ac0c:	f105 0914 	add.w	r9, r5, #20
 800ac10:	f104 0214 	add.w	r2, r4, #20
 800ac14:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ac18:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ac1c:	f100 0514 	add.w	r5, r0, #20
 800ac20:	f04f 0e00 	mov.w	lr, #0
 800ac24:	f852 ab04 	ldr.w	sl, [r2], #4
 800ac28:	f859 4b04 	ldr.w	r4, [r9], #4
 800ac2c:	fa1e f18a 	uxtah	r1, lr, sl
 800ac30:	b2a3      	uxth	r3, r4
 800ac32:	1ac9      	subs	r1, r1, r3
 800ac34:	0c23      	lsrs	r3, r4, #16
 800ac36:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ac3a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ac3e:	b289      	uxth	r1, r1
 800ac40:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ac44:	45c8      	cmp	r8, r9
 800ac46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ac4a:	4694      	mov	ip, r2
 800ac4c:	f845 3b04 	str.w	r3, [r5], #4
 800ac50:	d8e8      	bhi.n	800ac24 <__mdiff+0x5c>
 800ac52:	45bc      	cmp	ip, r7
 800ac54:	d304      	bcc.n	800ac60 <__mdiff+0x98>
 800ac56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ac5a:	b183      	cbz	r3, 800ac7e <__mdiff+0xb6>
 800ac5c:	6106      	str	r6, [r0, #16]
 800ac5e:	e7c5      	b.n	800abec <__mdiff+0x24>
 800ac60:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ac64:	fa1e f381 	uxtah	r3, lr, r1
 800ac68:	141a      	asrs	r2, r3, #16
 800ac6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac74:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ac78:	f845 3b04 	str.w	r3, [r5], #4
 800ac7c:	e7e9      	b.n	800ac52 <__mdiff+0x8a>
 800ac7e:	3e01      	subs	r6, #1
 800ac80:	e7e9      	b.n	800ac56 <__mdiff+0x8e>

0800ac82 <__d2b>:
 800ac82:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac86:	460e      	mov	r6, r1
 800ac88:	2101      	movs	r1, #1
 800ac8a:	ec59 8b10 	vmov	r8, r9, d0
 800ac8e:	4615      	mov	r5, r2
 800ac90:	f7ff fd6a 	bl	800a768 <_Balloc>
 800ac94:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ac98:	4607      	mov	r7, r0
 800ac9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac9e:	bb34      	cbnz	r4, 800acee <__d2b+0x6c>
 800aca0:	9301      	str	r3, [sp, #4]
 800aca2:	f1b8 0300 	subs.w	r3, r8, #0
 800aca6:	d027      	beq.n	800acf8 <__d2b+0x76>
 800aca8:	a802      	add	r0, sp, #8
 800acaa:	f840 3d08 	str.w	r3, [r0, #-8]!
 800acae:	f7ff fe00 	bl	800a8b2 <__lo0bits>
 800acb2:	9900      	ldr	r1, [sp, #0]
 800acb4:	b1f0      	cbz	r0, 800acf4 <__d2b+0x72>
 800acb6:	9a01      	ldr	r2, [sp, #4]
 800acb8:	f1c0 0320 	rsb	r3, r0, #32
 800acbc:	fa02 f303 	lsl.w	r3, r2, r3
 800acc0:	430b      	orrs	r3, r1
 800acc2:	40c2      	lsrs	r2, r0
 800acc4:	617b      	str	r3, [r7, #20]
 800acc6:	9201      	str	r2, [sp, #4]
 800acc8:	9b01      	ldr	r3, [sp, #4]
 800acca:	61bb      	str	r3, [r7, #24]
 800accc:	2b00      	cmp	r3, #0
 800acce:	bf14      	ite	ne
 800acd0:	2102      	movne	r1, #2
 800acd2:	2101      	moveq	r1, #1
 800acd4:	6139      	str	r1, [r7, #16]
 800acd6:	b1c4      	cbz	r4, 800ad0a <__d2b+0x88>
 800acd8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800acdc:	4404      	add	r4, r0
 800acde:	6034      	str	r4, [r6, #0]
 800ace0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ace4:	6028      	str	r0, [r5, #0]
 800ace6:	4638      	mov	r0, r7
 800ace8:	b003      	add	sp, #12
 800acea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800acf2:	e7d5      	b.n	800aca0 <__d2b+0x1e>
 800acf4:	6179      	str	r1, [r7, #20]
 800acf6:	e7e7      	b.n	800acc8 <__d2b+0x46>
 800acf8:	a801      	add	r0, sp, #4
 800acfa:	f7ff fdda 	bl	800a8b2 <__lo0bits>
 800acfe:	9b01      	ldr	r3, [sp, #4]
 800ad00:	617b      	str	r3, [r7, #20]
 800ad02:	2101      	movs	r1, #1
 800ad04:	6139      	str	r1, [r7, #16]
 800ad06:	3020      	adds	r0, #32
 800ad08:	e7e5      	b.n	800acd6 <__d2b+0x54>
 800ad0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ad0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ad12:	6030      	str	r0, [r6, #0]
 800ad14:	6918      	ldr	r0, [r3, #16]
 800ad16:	f7ff fdad 	bl	800a874 <__hi0bits>
 800ad1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ad1e:	e7e1      	b.n	800ace4 <__d2b+0x62>

0800ad20 <_calloc_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	fb02 f401 	mul.w	r4, r2, r1
 800ad26:	4621      	mov	r1, r4
 800ad28:	f000 f856 	bl	800add8 <_malloc_r>
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	b118      	cbz	r0, 800ad38 <_calloc_r+0x18>
 800ad30:	4622      	mov	r2, r4
 800ad32:	2100      	movs	r1, #0
 800ad34:	f7fd fe87 	bl	8008a46 <memset>
 800ad38:	4628      	mov	r0, r5
 800ad3a:	bd38      	pop	{r3, r4, r5, pc}

0800ad3c <_free_r>:
 800ad3c:	b538      	push	{r3, r4, r5, lr}
 800ad3e:	4605      	mov	r5, r0
 800ad40:	2900      	cmp	r1, #0
 800ad42:	d045      	beq.n	800add0 <_free_r+0x94>
 800ad44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad48:	1f0c      	subs	r4, r1, #4
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	bfb8      	it	lt
 800ad4e:	18e4      	addlt	r4, r4, r3
 800ad50:	f000 fa98 	bl	800b284 <__malloc_lock>
 800ad54:	4a1f      	ldr	r2, [pc, #124]	; (800add4 <_free_r+0x98>)
 800ad56:	6813      	ldr	r3, [r2, #0]
 800ad58:	4610      	mov	r0, r2
 800ad5a:	b933      	cbnz	r3, 800ad6a <_free_r+0x2e>
 800ad5c:	6063      	str	r3, [r4, #4]
 800ad5e:	6014      	str	r4, [r2, #0]
 800ad60:	4628      	mov	r0, r5
 800ad62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad66:	f000 ba8e 	b.w	800b286 <__malloc_unlock>
 800ad6a:	42a3      	cmp	r3, r4
 800ad6c:	d90c      	bls.n	800ad88 <_free_r+0x4c>
 800ad6e:	6821      	ldr	r1, [r4, #0]
 800ad70:	1862      	adds	r2, r4, r1
 800ad72:	4293      	cmp	r3, r2
 800ad74:	bf04      	itt	eq
 800ad76:	681a      	ldreq	r2, [r3, #0]
 800ad78:	685b      	ldreq	r3, [r3, #4]
 800ad7a:	6063      	str	r3, [r4, #4]
 800ad7c:	bf04      	itt	eq
 800ad7e:	1852      	addeq	r2, r2, r1
 800ad80:	6022      	streq	r2, [r4, #0]
 800ad82:	6004      	str	r4, [r0, #0]
 800ad84:	e7ec      	b.n	800ad60 <_free_r+0x24>
 800ad86:	4613      	mov	r3, r2
 800ad88:	685a      	ldr	r2, [r3, #4]
 800ad8a:	b10a      	cbz	r2, 800ad90 <_free_r+0x54>
 800ad8c:	42a2      	cmp	r2, r4
 800ad8e:	d9fa      	bls.n	800ad86 <_free_r+0x4a>
 800ad90:	6819      	ldr	r1, [r3, #0]
 800ad92:	1858      	adds	r0, r3, r1
 800ad94:	42a0      	cmp	r0, r4
 800ad96:	d10b      	bne.n	800adb0 <_free_r+0x74>
 800ad98:	6820      	ldr	r0, [r4, #0]
 800ad9a:	4401      	add	r1, r0
 800ad9c:	1858      	adds	r0, r3, r1
 800ad9e:	4282      	cmp	r2, r0
 800ada0:	6019      	str	r1, [r3, #0]
 800ada2:	d1dd      	bne.n	800ad60 <_free_r+0x24>
 800ada4:	6810      	ldr	r0, [r2, #0]
 800ada6:	6852      	ldr	r2, [r2, #4]
 800ada8:	605a      	str	r2, [r3, #4]
 800adaa:	4401      	add	r1, r0
 800adac:	6019      	str	r1, [r3, #0]
 800adae:	e7d7      	b.n	800ad60 <_free_r+0x24>
 800adb0:	d902      	bls.n	800adb8 <_free_r+0x7c>
 800adb2:	230c      	movs	r3, #12
 800adb4:	602b      	str	r3, [r5, #0]
 800adb6:	e7d3      	b.n	800ad60 <_free_r+0x24>
 800adb8:	6820      	ldr	r0, [r4, #0]
 800adba:	1821      	adds	r1, r4, r0
 800adbc:	428a      	cmp	r2, r1
 800adbe:	bf04      	itt	eq
 800adc0:	6811      	ldreq	r1, [r2, #0]
 800adc2:	6852      	ldreq	r2, [r2, #4]
 800adc4:	6062      	str	r2, [r4, #4]
 800adc6:	bf04      	itt	eq
 800adc8:	1809      	addeq	r1, r1, r0
 800adca:	6021      	streq	r1, [r4, #0]
 800adcc:	605c      	str	r4, [r3, #4]
 800adce:	e7c7      	b.n	800ad60 <_free_r+0x24>
 800add0:	bd38      	pop	{r3, r4, r5, pc}
 800add2:	bf00      	nop
 800add4:	20000298 	.word	0x20000298

0800add8 <_malloc_r>:
 800add8:	b570      	push	{r4, r5, r6, lr}
 800adda:	1ccd      	adds	r5, r1, #3
 800addc:	f025 0503 	bic.w	r5, r5, #3
 800ade0:	3508      	adds	r5, #8
 800ade2:	2d0c      	cmp	r5, #12
 800ade4:	bf38      	it	cc
 800ade6:	250c      	movcc	r5, #12
 800ade8:	2d00      	cmp	r5, #0
 800adea:	4606      	mov	r6, r0
 800adec:	db01      	blt.n	800adf2 <_malloc_r+0x1a>
 800adee:	42a9      	cmp	r1, r5
 800adf0:	d903      	bls.n	800adfa <_malloc_r+0x22>
 800adf2:	230c      	movs	r3, #12
 800adf4:	6033      	str	r3, [r6, #0]
 800adf6:	2000      	movs	r0, #0
 800adf8:	bd70      	pop	{r4, r5, r6, pc}
 800adfa:	f000 fa43 	bl	800b284 <__malloc_lock>
 800adfe:	4a21      	ldr	r2, [pc, #132]	; (800ae84 <_malloc_r+0xac>)
 800ae00:	6814      	ldr	r4, [r2, #0]
 800ae02:	4621      	mov	r1, r4
 800ae04:	b991      	cbnz	r1, 800ae2c <_malloc_r+0x54>
 800ae06:	4c20      	ldr	r4, [pc, #128]	; (800ae88 <_malloc_r+0xb0>)
 800ae08:	6823      	ldr	r3, [r4, #0]
 800ae0a:	b91b      	cbnz	r3, 800ae14 <_malloc_r+0x3c>
 800ae0c:	4630      	mov	r0, r6
 800ae0e:	f000 f97d 	bl	800b10c <_sbrk_r>
 800ae12:	6020      	str	r0, [r4, #0]
 800ae14:	4629      	mov	r1, r5
 800ae16:	4630      	mov	r0, r6
 800ae18:	f000 f978 	bl	800b10c <_sbrk_r>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d124      	bne.n	800ae6a <_malloc_r+0x92>
 800ae20:	230c      	movs	r3, #12
 800ae22:	6033      	str	r3, [r6, #0]
 800ae24:	4630      	mov	r0, r6
 800ae26:	f000 fa2e 	bl	800b286 <__malloc_unlock>
 800ae2a:	e7e4      	b.n	800adf6 <_malloc_r+0x1e>
 800ae2c:	680b      	ldr	r3, [r1, #0]
 800ae2e:	1b5b      	subs	r3, r3, r5
 800ae30:	d418      	bmi.n	800ae64 <_malloc_r+0x8c>
 800ae32:	2b0b      	cmp	r3, #11
 800ae34:	d90f      	bls.n	800ae56 <_malloc_r+0x7e>
 800ae36:	600b      	str	r3, [r1, #0]
 800ae38:	50cd      	str	r5, [r1, r3]
 800ae3a:	18cc      	adds	r4, r1, r3
 800ae3c:	4630      	mov	r0, r6
 800ae3e:	f000 fa22 	bl	800b286 <__malloc_unlock>
 800ae42:	f104 000b 	add.w	r0, r4, #11
 800ae46:	1d23      	adds	r3, r4, #4
 800ae48:	f020 0007 	bic.w	r0, r0, #7
 800ae4c:	1ac3      	subs	r3, r0, r3
 800ae4e:	d0d3      	beq.n	800adf8 <_malloc_r+0x20>
 800ae50:	425a      	negs	r2, r3
 800ae52:	50e2      	str	r2, [r4, r3]
 800ae54:	e7d0      	b.n	800adf8 <_malloc_r+0x20>
 800ae56:	428c      	cmp	r4, r1
 800ae58:	684b      	ldr	r3, [r1, #4]
 800ae5a:	bf16      	itet	ne
 800ae5c:	6063      	strne	r3, [r4, #4]
 800ae5e:	6013      	streq	r3, [r2, #0]
 800ae60:	460c      	movne	r4, r1
 800ae62:	e7eb      	b.n	800ae3c <_malloc_r+0x64>
 800ae64:	460c      	mov	r4, r1
 800ae66:	6849      	ldr	r1, [r1, #4]
 800ae68:	e7cc      	b.n	800ae04 <_malloc_r+0x2c>
 800ae6a:	1cc4      	adds	r4, r0, #3
 800ae6c:	f024 0403 	bic.w	r4, r4, #3
 800ae70:	42a0      	cmp	r0, r4
 800ae72:	d005      	beq.n	800ae80 <_malloc_r+0xa8>
 800ae74:	1a21      	subs	r1, r4, r0
 800ae76:	4630      	mov	r0, r6
 800ae78:	f000 f948 	bl	800b10c <_sbrk_r>
 800ae7c:	3001      	adds	r0, #1
 800ae7e:	d0cf      	beq.n	800ae20 <_malloc_r+0x48>
 800ae80:	6025      	str	r5, [r4, #0]
 800ae82:	e7db      	b.n	800ae3c <_malloc_r+0x64>
 800ae84:	20000298 	.word	0x20000298
 800ae88:	2000029c 	.word	0x2000029c

0800ae8c <__sfputc_r>:
 800ae8c:	6893      	ldr	r3, [r2, #8]
 800ae8e:	3b01      	subs	r3, #1
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	b410      	push	{r4}
 800ae94:	6093      	str	r3, [r2, #8]
 800ae96:	da08      	bge.n	800aeaa <__sfputc_r+0x1e>
 800ae98:	6994      	ldr	r4, [r2, #24]
 800ae9a:	42a3      	cmp	r3, r4
 800ae9c:	db01      	blt.n	800aea2 <__sfputc_r+0x16>
 800ae9e:	290a      	cmp	r1, #10
 800aea0:	d103      	bne.n	800aeaa <__sfputc_r+0x1e>
 800aea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aea6:	f7fe bb65 	b.w	8009574 <__swbuf_r>
 800aeaa:	6813      	ldr	r3, [r2, #0]
 800aeac:	1c58      	adds	r0, r3, #1
 800aeae:	6010      	str	r0, [r2, #0]
 800aeb0:	7019      	strb	r1, [r3, #0]
 800aeb2:	4608      	mov	r0, r1
 800aeb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeb8:	4770      	bx	lr

0800aeba <__sfputs_r>:
 800aeba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aebc:	4606      	mov	r6, r0
 800aebe:	460f      	mov	r7, r1
 800aec0:	4614      	mov	r4, r2
 800aec2:	18d5      	adds	r5, r2, r3
 800aec4:	42ac      	cmp	r4, r5
 800aec6:	d101      	bne.n	800aecc <__sfputs_r+0x12>
 800aec8:	2000      	movs	r0, #0
 800aeca:	e007      	b.n	800aedc <__sfputs_r+0x22>
 800aecc:	463a      	mov	r2, r7
 800aece:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7ff ffda 	bl	800ae8c <__sfputc_r>
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	d1f3      	bne.n	800aec4 <__sfputs_r+0xa>
 800aedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aee0 <_vfiprintf_r>:
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	460c      	mov	r4, r1
 800aee6:	b09d      	sub	sp, #116	; 0x74
 800aee8:	4617      	mov	r7, r2
 800aeea:	461d      	mov	r5, r3
 800aeec:	4606      	mov	r6, r0
 800aeee:	b118      	cbz	r0, 800aef8 <_vfiprintf_r+0x18>
 800aef0:	6983      	ldr	r3, [r0, #24]
 800aef2:	b90b      	cbnz	r3, 800aef8 <_vfiprintf_r+0x18>
 800aef4:	f7ff fb34 	bl	800a560 <__sinit>
 800aef8:	4b7c      	ldr	r3, [pc, #496]	; (800b0ec <_vfiprintf_r+0x20c>)
 800aefa:	429c      	cmp	r4, r3
 800aefc:	d158      	bne.n	800afb0 <_vfiprintf_r+0xd0>
 800aefe:	6874      	ldr	r4, [r6, #4]
 800af00:	89a3      	ldrh	r3, [r4, #12]
 800af02:	0718      	lsls	r0, r3, #28
 800af04:	d55e      	bpl.n	800afc4 <_vfiprintf_r+0xe4>
 800af06:	6923      	ldr	r3, [r4, #16]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d05b      	beq.n	800afc4 <_vfiprintf_r+0xe4>
 800af0c:	2300      	movs	r3, #0
 800af0e:	9309      	str	r3, [sp, #36]	; 0x24
 800af10:	2320      	movs	r3, #32
 800af12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af16:	2330      	movs	r3, #48	; 0x30
 800af18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af1c:	9503      	str	r5, [sp, #12]
 800af1e:	f04f 0b01 	mov.w	fp, #1
 800af22:	46b8      	mov	r8, r7
 800af24:	4645      	mov	r5, r8
 800af26:	f815 3b01 	ldrb.w	r3, [r5], #1
 800af2a:	b10b      	cbz	r3, 800af30 <_vfiprintf_r+0x50>
 800af2c:	2b25      	cmp	r3, #37	; 0x25
 800af2e:	d154      	bne.n	800afda <_vfiprintf_r+0xfa>
 800af30:	ebb8 0a07 	subs.w	sl, r8, r7
 800af34:	d00b      	beq.n	800af4e <_vfiprintf_r+0x6e>
 800af36:	4653      	mov	r3, sl
 800af38:	463a      	mov	r2, r7
 800af3a:	4621      	mov	r1, r4
 800af3c:	4630      	mov	r0, r6
 800af3e:	f7ff ffbc 	bl	800aeba <__sfputs_r>
 800af42:	3001      	adds	r0, #1
 800af44:	f000 80c2 	beq.w	800b0cc <_vfiprintf_r+0x1ec>
 800af48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af4a:	4453      	add	r3, sl
 800af4c:	9309      	str	r3, [sp, #36]	; 0x24
 800af4e:	f898 3000 	ldrb.w	r3, [r8]
 800af52:	2b00      	cmp	r3, #0
 800af54:	f000 80ba 	beq.w	800b0cc <_vfiprintf_r+0x1ec>
 800af58:	2300      	movs	r3, #0
 800af5a:	f04f 32ff 	mov.w	r2, #4294967295
 800af5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af62:	9304      	str	r3, [sp, #16]
 800af64:	9307      	str	r3, [sp, #28]
 800af66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af6a:	931a      	str	r3, [sp, #104]	; 0x68
 800af6c:	46a8      	mov	r8, r5
 800af6e:	2205      	movs	r2, #5
 800af70:	f818 1b01 	ldrb.w	r1, [r8], #1
 800af74:	485e      	ldr	r0, [pc, #376]	; (800b0f0 <_vfiprintf_r+0x210>)
 800af76:	f7f5 f943 	bl	8000200 <memchr>
 800af7a:	9b04      	ldr	r3, [sp, #16]
 800af7c:	bb78      	cbnz	r0, 800afde <_vfiprintf_r+0xfe>
 800af7e:	06d9      	lsls	r1, r3, #27
 800af80:	bf44      	itt	mi
 800af82:	2220      	movmi	r2, #32
 800af84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af88:	071a      	lsls	r2, r3, #28
 800af8a:	bf44      	itt	mi
 800af8c:	222b      	movmi	r2, #43	; 0x2b
 800af8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800af92:	782a      	ldrb	r2, [r5, #0]
 800af94:	2a2a      	cmp	r2, #42	; 0x2a
 800af96:	d02a      	beq.n	800afee <_vfiprintf_r+0x10e>
 800af98:	9a07      	ldr	r2, [sp, #28]
 800af9a:	46a8      	mov	r8, r5
 800af9c:	2000      	movs	r0, #0
 800af9e:	250a      	movs	r5, #10
 800afa0:	4641      	mov	r1, r8
 800afa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afa6:	3b30      	subs	r3, #48	; 0x30
 800afa8:	2b09      	cmp	r3, #9
 800afaa:	d969      	bls.n	800b080 <_vfiprintf_r+0x1a0>
 800afac:	b360      	cbz	r0, 800b008 <_vfiprintf_r+0x128>
 800afae:	e024      	b.n	800affa <_vfiprintf_r+0x11a>
 800afb0:	4b50      	ldr	r3, [pc, #320]	; (800b0f4 <_vfiprintf_r+0x214>)
 800afb2:	429c      	cmp	r4, r3
 800afb4:	d101      	bne.n	800afba <_vfiprintf_r+0xda>
 800afb6:	68b4      	ldr	r4, [r6, #8]
 800afb8:	e7a2      	b.n	800af00 <_vfiprintf_r+0x20>
 800afba:	4b4f      	ldr	r3, [pc, #316]	; (800b0f8 <_vfiprintf_r+0x218>)
 800afbc:	429c      	cmp	r4, r3
 800afbe:	bf08      	it	eq
 800afc0:	68f4      	ldreq	r4, [r6, #12]
 800afc2:	e79d      	b.n	800af00 <_vfiprintf_r+0x20>
 800afc4:	4621      	mov	r1, r4
 800afc6:	4630      	mov	r0, r6
 800afc8:	f7fe fb26 	bl	8009618 <__swsetup_r>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d09d      	beq.n	800af0c <_vfiprintf_r+0x2c>
 800afd0:	f04f 30ff 	mov.w	r0, #4294967295
 800afd4:	b01d      	add	sp, #116	; 0x74
 800afd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afda:	46a8      	mov	r8, r5
 800afdc:	e7a2      	b.n	800af24 <_vfiprintf_r+0x44>
 800afde:	4a44      	ldr	r2, [pc, #272]	; (800b0f0 <_vfiprintf_r+0x210>)
 800afe0:	1a80      	subs	r0, r0, r2
 800afe2:	fa0b f000 	lsl.w	r0, fp, r0
 800afe6:	4318      	orrs	r0, r3
 800afe8:	9004      	str	r0, [sp, #16]
 800afea:	4645      	mov	r5, r8
 800afec:	e7be      	b.n	800af6c <_vfiprintf_r+0x8c>
 800afee:	9a03      	ldr	r2, [sp, #12]
 800aff0:	1d11      	adds	r1, r2, #4
 800aff2:	6812      	ldr	r2, [r2, #0]
 800aff4:	9103      	str	r1, [sp, #12]
 800aff6:	2a00      	cmp	r2, #0
 800aff8:	db01      	blt.n	800affe <_vfiprintf_r+0x11e>
 800affa:	9207      	str	r2, [sp, #28]
 800affc:	e004      	b.n	800b008 <_vfiprintf_r+0x128>
 800affe:	4252      	negs	r2, r2
 800b000:	f043 0302 	orr.w	r3, r3, #2
 800b004:	9207      	str	r2, [sp, #28]
 800b006:	9304      	str	r3, [sp, #16]
 800b008:	f898 3000 	ldrb.w	r3, [r8]
 800b00c:	2b2e      	cmp	r3, #46	; 0x2e
 800b00e:	d10e      	bne.n	800b02e <_vfiprintf_r+0x14e>
 800b010:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b014:	2b2a      	cmp	r3, #42	; 0x2a
 800b016:	d138      	bne.n	800b08a <_vfiprintf_r+0x1aa>
 800b018:	9b03      	ldr	r3, [sp, #12]
 800b01a:	1d1a      	adds	r2, r3, #4
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	9203      	str	r2, [sp, #12]
 800b020:	2b00      	cmp	r3, #0
 800b022:	bfb8      	it	lt
 800b024:	f04f 33ff 	movlt.w	r3, #4294967295
 800b028:	f108 0802 	add.w	r8, r8, #2
 800b02c:	9305      	str	r3, [sp, #20]
 800b02e:	4d33      	ldr	r5, [pc, #204]	; (800b0fc <_vfiprintf_r+0x21c>)
 800b030:	f898 1000 	ldrb.w	r1, [r8]
 800b034:	2203      	movs	r2, #3
 800b036:	4628      	mov	r0, r5
 800b038:	f7f5 f8e2 	bl	8000200 <memchr>
 800b03c:	b140      	cbz	r0, 800b050 <_vfiprintf_r+0x170>
 800b03e:	2340      	movs	r3, #64	; 0x40
 800b040:	1b40      	subs	r0, r0, r5
 800b042:	fa03 f000 	lsl.w	r0, r3, r0
 800b046:	9b04      	ldr	r3, [sp, #16]
 800b048:	4303      	orrs	r3, r0
 800b04a:	f108 0801 	add.w	r8, r8, #1
 800b04e:	9304      	str	r3, [sp, #16]
 800b050:	f898 1000 	ldrb.w	r1, [r8]
 800b054:	482a      	ldr	r0, [pc, #168]	; (800b100 <_vfiprintf_r+0x220>)
 800b056:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b05a:	2206      	movs	r2, #6
 800b05c:	f108 0701 	add.w	r7, r8, #1
 800b060:	f7f5 f8ce 	bl	8000200 <memchr>
 800b064:	2800      	cmp	r0, #0
 800b066:	d037      	beq.n	800b0d8 <_vfiprintf_r+0x1f8>
 800b068:	4b26      	ldr	r3, [pc, #152]	; (800b104 <_vfiprintf_r+0x224>)
 800b06a:	bb1b      	cbnz	r3, 800b0b4 <_vfiprintf_r+0x1d4>
 800b06c:	9b03      	ldr	r3, [sp, #12]
 800b06e:	3307      	adds	r3, #7
 800b070:	f023 0307 	bic.w	r3, r3, #7
 800b074:	3308      	adds	r3, #8
 800b076:	9303      	str	r3, [sp, #12]
 800b078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b07a:	444b      	add	r3, r9
 800b07c:	9309      	str	r3, [sp, #36]	; 0x24
 800b07e:	e750      	b.n	800af22 <_vfiprintf_r+0x42>
 800b080:	fb05 3202 	mla	r2, r5, r2, r3
 800b084:	2001      	movs	r0, #1
 800b086:	4688      	mov	r8, r1
 800b088:	e78a      	b.n	800afa0 <_vfiprintf_r+0xc0>
 800b08a:	2300      	movs	r3, #0
 800b08c:	f108 0801 	add.w	r8, r8, #1
 800b090:	9305      	str	r3, [sp, #20]
 800b092:	4619      	mov	r1, r3
 800b094:	250a      	movs	r5, #10
 800b096:	4640      	mov	r0, r8
 800b098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b09c:	3a30      	subs	r2, #48	; 0x30
 800b09e:	2a09      	cmp	r2, #9
 800b0a0:	d903      	bls.n	800b0aa <_vfiprintf_r+0x1ca>
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d0c3      	beq.n	800b02e <_vfiprintf_r+0x14e>
 800b0a6:	9105      	str	r1, [sp, #20]
 800b0a8:	e7c1      	b.n	800b02e <_vfiprintf_r+0x14e>
 800b0aa:	fb05 2101 	mla	r1, r5, r1, r2
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	4680      	mov	r8, r0
 800b0b2:	e7f0      	b.n	800b096 <_vfiprintf_r+0x1b6>
 800b0b4:	ab03      	add	r3, sp, #12
 800b0b6:	9300      	str	r3, [sp, #0]
 800b0b8:	4622      	mov	r2, r4
 800b0ba:	4b13      	ldr	r3, [pc, #76]	; (800b108 <_vfiprintf_r+0x228>)
 800b0bc:	a904      	add	r1, sp, #16
 800b0be:	4630      	mov	r0, r6
 800b0c0:	f7fd fd5e 	bl	8008b80 <_printf_float>
 800b0c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b0c8:	4681      	mov	r9, r0
 800b0ca:	d1d5      	bne.n	800b078 <_vfiprintf_r+0x198>
 800b0cc:	89a3      	ldrh	r3, [r4, #12]
 800b0ce:	065b      	lsls	r3, r3, #25
 800b0d0:	f53f af7e 	bmi.w	800afd0 <_vfiprintf_r+0xf0>
 800b0d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0d6:	e77d      	b.n	800afd4 <_vfiprintf_r+0xf4>
 800b0d8:	ab03      	add	r3, sp, #12
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	4622      	mov	r2, r4
 800b0de:	4b0a      	ldr	r3, [pc, #40]	; (800b108 <_vfiprintf_r+0x228>)
 800b0e0:	a904      	add	r1, sp, #16
 800b0e2:	4630      	mov	r0, r6
 800b0e4:	f7fe f802 	bl	80090ec <_printf_i>
 800b0e8:	e7ec      	b.n	800b0c4 <_vfiprintf_r+0x1e4>
 800b0ea:	bf00      	nop
 800b0ec:	0800bfd4 	.word	0x0800bfd4
 800b0f0:	0800c114 	.word	0x0800c114
 800b0f4:	0800bff4 	.word	0x0800bff4
 800b0f8:	0800bfb4 	.word	0x0800bfb4
 800b0fc:	0800c11a 	.word	0x0800c11a
 800b100:	0800c11e 	.word	0x0800c11e
 800b104:	08008b81 	.word	0x08008b81
 800b108:	0800aebb 	.word	0x0800aebb

0800b10c <_sbrk_r>:
 800b10c:	b538      	push	{r3, r4, r5, lr}
 800b10e:	4c06      	ldr	r4, [pc, #24]	; (800b128 <_sbrk_r+0x1c>)
 800b110:	2300      	movs	r3, #0
 800b112:	4605      	mov	r5, r0
 800b114:	4608      	mov	r0, r1
 800b116:	6023      	str	r3, [r4, #0]
 800b118:	f7fd f864 	bl	80081e4 <_sbrk>
 800b11c:	1c43      	adds	r3, r0, #1
 800b11e:	d102      	bne.n	800b126 <_sbrk_r+0x1a>
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	b103      	cbz	r3, 800b126 <_sbrk_r+0x1a>
 800b124:	602b      	str	r3, [r5, #0]
 800b126:	bd38      	pop	{r3, r4, r5, pc}
 800b128:	200007ec 	.word	0x200007ec

0800b12c <__sread>:
 800b12c:	b510      	push	{r4, lr}
 800b12e:	460c      	mov	r4, r1
 800b130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b134:	f000 f8a8 	bl	800b288 <_read_r>
 800b138:	2800      	cmp	r0, #0
 800b13a:	bfab      	itete	ge
 800b13c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b13e:	89a3      	ldrhlt	r3, [r4, #12]
 800b140:	181b      	addge	r3, r3, r0
 800b142:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b146:	bfac      	ite	ge
 800b148:	6563      	strge	r3, [r4, #84]	; 0x54
 800b14a:	81a3      	strhlt	r3, [r4, #12]
 800b14c:	bd10      	pop	{r4, pc}

0800b14e <__swrite>:
 800b14e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b152:	461f      	mov	r7, r3
 800b154:	898b      	ldrh	r3, [r1, #12]
 800b156:	05db      	lsls	r3, r3, #23
 800b158:	4605      	mov	r5, r0
 800b15a:	460c      	mov	r4, r1
 800b15c:	4616      	mov	r6, r2
 800b15e:	d505      	bpl.n	800b16c <__swrite+0x1e>
 800b160:	2302      	movs	r3, #2
 800b162:	2200      	movs	r2, #0
 800b164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b168:	f000 f868 	bl	800b23c <_lseek_r>
 800b16c:	89a3      	ldrh	r3, [r4, #12]
 800b16e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b172:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b176:	81a3      	strh	r3, [r4, #12]
 800b178:	4632      	mov	r2, r6
 800b17a:	463b      	mov	r3, r7
 800b17c:	4628      	mov	r0, r5
 800b17e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b182:	f000 b817 	b.w	800b1b4 <_write_r>

0800b186 <__sseek>:
 800b186:	b510      	push	{r4, lr}
 800b188:	460c      	mov	r4, r1
 800b18a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b18e:	f000 f855 	bl	800b23c <_lseek_r>
 800b192:	1c43      	adds	r3, r0, #1
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	bf15      	itete	ne
 800b198:	6560      	strne	r0, [r4, #84]	; 0x54
 800b19a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b19e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b1a2:	81a3      	strheq	r3, [r4, #12]
 800b1a4:	bf18      	it	ne
 800b1a6:	81a3      	strhne	r3, [r4, #12]
 800b1a8:	bd10      	pop	{r4, pc}

0800b1aa <__sclose>:
 800b1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ae:	f000 b813 	b.w	800b1d8 <_close_r>
	...

0800b1b4 <_write_r>:
 800b1b4:	b538      	push	{r3, r4, r5, lr}
 800b1b6:	4c07      	ldr	r4, [pc, #28]	; (800b1d4 <_write_r+0x20>)
 800b1b8:	4605      	mov	r5, r0
 800b1ba:	4608      	mov	r0, r1
 800b1bc:	4611      	mov	r1, r2
 800b1be:	2200      	movs	r2, #0
 800b1c0:	6022      	str	r2, [r4, #0]
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	f7fc ffbd 	bl	8008142 <_write>
 800b1c8:	1c43      	adds	r3, r0, #1
 800b1ca:	d102      	bne.n	800b1d2 <_write_r+0x1e>
 800b1cc:	6823      	ldr	r3, [r4, #0]
 800b1ce:	b103      	cbz	r3, 800b1d2 <_write_r+0x1e>
 800b1d0:	602b      	str	r3, [r5, #0]
 800b1d2:	bd38      	pop	{r3, r4, r5, pc}
 800b1d4:	200007ec 	.word	0x200007ec

0800b1d8 <_close_r>:
 800b1d8:	b538      	push	{r3, r4, r5, lr}
 800b1da:	4c06      	ldr	r4, [pc, #24]	; (800b1f4 <_close_r+0x1c>)
 800b1dc:	2300      	movs	r3, #0
 800b1de:	4605      	mov	r5, r0
 800b1e0:	4608      	mov	r0, r1
 800b1e2:	6023      	str	r3, [r4, #0]
 800b1e4:	f7fc ffc9 	bl	800817a <_close>
 800b1e8:	1c43      	adds	r3, r0, #1
 800b1ea:	d102      	bne.n	800b1f2 <_close_r+0x1a>
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	b103      	cbz	r3, 800b1f2 <_close_r+0x1a>
 800b1f0:	602b      	str	r3, [r5, #0]
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}
 800b1f4:	200007ec 	.word	0x200007ec

0800b1f8 <_fstat_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	4c07      	ldr	r4, [pc, #28]	; (800b218 <_fstat_r+0x20>)
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	4605      	mov	r5, r0
 800b200:	4608      	mov	r0, r1
 800b202:	4611      	mov	r1, r2
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	f7fc ffc4 	bl	8008192 <_fstat>
 800b20a:	1c43      	adds	r3, r0, #1
 800b20c:	d102      	bne.n	800b214 <_fstat_r+0x1c>
 800b20e:	6823      	ldr	r3, [r4, #0]
 800b210:	b103      	cbz	r3, 800b214 <_fstat_r+0x1c>
 800b212:	602b      	str	r3, [r5, #0]
 800b214:	bd38      	pop	{r3, r4, r5, pc}
 800b216:	bf00      	nop
 800b218:	200007ec 	.word	0x200007ec

0800b21c <_isatty_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4c06      	ldr	r4, [pc, #24]	; (800b238 <_isatty_r+0x1c>)
 800b220:	2300      	movs	r3, #0
 800b222:	4605      	mov	r5, r0
 800b224:	4608      	mov	r0, r1
 800b226:	6023      	str	r3, [r4, #0]
 800b228:	f7fc ffc3 	bl	80081b2 <_isatty>
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	d102      	bne.n	800b236 <_isatty_r+0x1a>
 800b230:	6823      	ldr	r3, [r4, #0]
 800b232:	b103      	cbz	r3, 800b236 <_isatty_r+0x1a>
 800b234:	602b      	str	r3, [r5, #0]
 800b236:	bd38      	pop	{r3, r4, r5, pc}
 800b238:	200007ec 	.word	0x200007ec

0800b23c <_lseek_r>:
 800b23c:	b538      	push	{r3, r4, r5, lr}
 800b23e:	4c07      	ldr	r4, [pc, #28]	; (800b25c <_lseek_r+0x20>)
 800b240:	4605      	mov	r5, r0
 800b242:	4608      	mov	r0, r1
 800b244:	4611      	mov	r1, r2
 800b246:	2200      	movs	r2, #0
 800b248:	6022      	str	r2, [r4, #0]
 800b24a:	461a      	mov	r2, r3
 800b24c:	f7fc ffbc 	bl	80081c8 <_lseek>
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d102      	bne.n	800b25a <_lseek_r+0x1e>
 800b254:	6823      	ldr	r3, [r4, #0]
 800b256:	b103      	cbz	r3, 800b25a <_lseek_r+0x1e>
 800b258:	602b      	str	r3, [r5, #0]
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	200007ec 	.word	0x200007ec

0800b260 <__ascii_mbtowc>:
 800b260:	b082      	sub	sp, #8
 800b262:	b901      	cbnz	r1, 800b266 <__ascii_mbtowc+0x6>
 800b264:	a901      	add	r1, sp, #4
 800b266:	b142      	cbz	r2, 800b27a <__ascii_mbtowc+0x1a>
 800b268:	b14b      	cbz	r3, 800b27e <__ascii_mbtowc+0x1e>
 800b26a:	7813      	ldrb	r3, [r2, #0]
 800b26c:	600b      	str	r3, [r1, #0]
 800b26e:	7812      	ldrb	r2, [r2, #0]
 800b270:	1c10      	adds	r0, r2, #0
 800b272:	bf18      	it	ne
 800b274:	2001      	movne	r0, #1
 800b276:	b002      	add	sp, #8
 800b278:	4770      	bx	lr
 800b27a:	4610      	mov	r0, r2
 800b27c:	e7fb      	b.n	800b276 <__ascii_mbtowc+0x16>
 800b27e:	f06f 0001 	mvn.w	r0, #1
 800b282:	e7f8      	b.n	800b276 <__ascii_mbtowc+0x16>

0800b284 <__malloc_lock>:
 800b284:	4770      	bx	lr

0800b286 <__malloc_unlock>:
 800b286:	4770      	bx	lr

0800b288 <_read_r>:
 800b288:	b538      	push	{r3, r4, r5, lr}
 800b28a:	4c07      	ldr	r4, [pc, #28]	; (800b2a8 <_read_r+0x20>)
 800b28c:	4605      	mov	r5, r0
 800b28e:	4608      	mov	r0, r1
 800b290:	4611      	mov	r1, r2
 800b292:	2200      	movs	r2, #0
 800b294:	6022      	str	r2, [r4, #0]
 800b296:	461a      	mov	r2, r3
 800b298:	f7fc ff36 	bl	8008108 <_read>
 800b29c:	1c43      	adds	r3, r0, #1
 800b29e:	d102      	bne.n	800b2a6 <_read_r+0x1e>
 800b2a0:	6823      	ldr	r3, [r4, #0]
 800b2a2:	b103      	cbz	r3, 800b2a6 <_read_r+0x1e>
 800b2a4:	602b      	str	r3, [r5, #0]
 800b2a6:	bd38      	pop	{r3, r4, r5, pc}
 800b2a8:	200007ec 	.word	0x200007ec

0800b2ac <__ascii_wctomb>:
 800b2ac:	b149      	cbz	r1, 800b2c2 <__ascii_wctomb+0x16>
 800b2ae:	2aff      	cmp	r2, #255	; 0xff
 800b2b0:	bf85      	ittet	hi
 800b2b2:	238a      	movhi	r3, #138	; 0x8a
 800b2b4:	6003      	strhi	r3, [r0, #0]
 800b2b6:	700a      	strbls	r2, [r1, #0]
 800b2b8:	f04f 30ff 	movhi.w	r0, #4294967295
 800b2bc:	bf98      	it	ls
 800b2be:	2001      	movls	r0, #1
 800b2c0:	4770      	bx	lr
 800b2c2:	4608      	mov	r0, r1
 800b2c4:	4770      	bx	lr
	...

0800b2c8 <asin>:
 800b2c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ca:	ed2d 8b02 	vpush	{d8}
 800b2ce:	4e26      	ldr	r6, [pc, #152]	; (800b368 <asin+0xa0>)
 800b2d0:	b08b      	sub	sp, #44	; 0x2c
 800b2d2:	ec55 4b10 	vmov	r4, r5, d0
 800b2d6:	f000 f8ab 	bl	800b430 <__ieee754_asin>
 800b2da:	f996 3000 	ldrsb.w	r3, [r6]
 800b2de:	eeb0 8a40 	vmov.f32	s16, s0
 800b2e2:	eef0 8a60 	vmov.f32	s17, s1
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	d036      	beq.n	800b358 <asin+0x90>
 800b2ea:	4622      	mov	r2, r4
 800b2ec:	462b      	mov	r3, r5
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	f7f5 fc2b 	bl	8000b4c <__aeabi_dcmpun>
 800b2f6:	4607      	mov	r7, r0
 800b2f8:	bb70      	cbnz	r0, 800b358 <asin+0x90>
 800b2fa:	ec45 4b10 	vmov	d0, r4, r5
 800b2fe:	f000 fdd7 	bl	800beb0 <fabs>
 800b302:	2200      	movs	r2, #0
 800b304:	4b19      	ldr	r3, [pc, #100]	; (800b36c <asin+0xa4>)
 800b306:	ec51 0b10 	vmov	r0, r1, d0
 800b30a:	f7f5 fc15 	bl	8000b38 <__aeabi_dcmpgt>
 800b30e:	b318      	cbz	r0, 800b358 <asin+0x90>
 800b310:	2301      	movs	r3, #1
 800b312:	9300      	str	r3, [sp, #0]
 800b314:	4816      	ldr	r0, [pc, #88]	; (800b370 <asin+0xa8>)
 800b316:	4b17      	ldr	r3, [pc, #92]	; (800b374 <asin+0xac>)
 800b318:	9301      	str	r3, [sp, #4]
 800b31a:	9708      	str	r7, [sp, #32]
 800b31c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b320:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b324:	f000 fdd0 	bl	800bec8 <nan>
 800b328:	f996 3000 	ldrsb.w	r3, [r6]
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	ed8d 0b06 	vstr	d0, [sp, #24]
 800b332:	d104      	bne.n	800b33e <asin+0x76>
 800b334:	f7fd fb52 	bl	80089dc <__errno>
 800b338:	2321      	movs	r3, #33	; 0x21
 800b33a:	6003      	str	r3, [r0, #0]
 800b33c:	e004      	b.n	800b348 <asin+0x80>
 800b33e:	4668      	mov	r0, sp
 800b340:	f000 fdbf 	bl	800bec2 <matherr>
 800b344:	2800      	cmp	r0, #0
 800b346:	d0f5      	beq.n	800b334 <asin+0x6c>
 800b348:	9b08      	ldr	r3, [sp, #32]
 800b34a:	b11b      	cbz	r3, 800b354 <asin+0x8c>
 800b34c:	f7fd fb46 	bl	80089dc <__errno>
 800b350:	9b08      	ldr	r3, [sp, #32]
 800b352:	6003      	str	r3, [r0, #0]
 800b354:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b358:	eeb0 0a48 	vmov.f32	s0, s16
 800b35c:	eef0 0a68 	vmov.f32	s1, s17
 800b360:	b00b      	add	sp, #44	; 0x2c
 800b362:	ecbd 8b02 	vpop	{d8}
 800b366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b368:	200001f0 	.word	0x200001f0
 800b36c:	3ff00000 	.word	0x3ff00000
 800b370:	0800c119 	.word	0x0800c119
 800b374:	0800c230 	.word	0x0800c230

0800b378 <atan2>:
 800b378:	f000 ba6a 	b.w	800b850 <__ieee754_atan2>

0800b37c <sqrt>:
 800b37c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b380:	ed2d 8b02 	vpush	{d8}
 800b384:	b08b      	sub	sp, #44	; 0x2c
 800b386:	ec55 4b10 	vmov	r4, r5, d0
 800b38a:	f000 fb3f 	bl	800ba0c <__ieee754_sqrt>
 800b38e:	4b26      	ldr	r3, [pc, #152]	; (800b428 <sqrt+0xac>)
 800b390:	eeb0 8a40 	vmov.f32	s16, s0
 800b394:	eef0 8a60 	vmov.f32	s17, s1
 800b398:	f993 6000 	ldrsb.w	r6, [r3]
 800b39c:	1c73      	adds	r3, r6, #1
 800b39e:	d02a      	beq.n	800b3f6 <sqrt+0x7a>
 800b3a0:	4622      	mov	r2, r4
 800b3a2:	462b      	mov	r3, r5
 800b3a4:	4620      	mov	r0, r4
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	f7f5 fbd0 	bl	8000b4c <__aeabi_dcmpun>
 800b3ac:	4607      	mov	r7, r0
 800b3ae:	bb10      	cbnz	r0, 800b3f6 <sqrt+0x7a>
 800b3b0:	f04f 0800 	mov.w	r8, #0
 800b3b4:	f04f 0900 	mov.w	r9, #0
 800b3b8:	4642      	mov	r2, r8
 800b3ba:	464b      	mov	r3, r9
 800b3bc:	4620      	mov	r0, r4
 800b3be:	4629      	mov	r1, r5
 800b3c0:	f7f5 fb9c 	bl	8000afc <__aeabi_dcmplt>
 800b3c4:	b1b8      	cbz	r0, 800b3f6 <sqrt+0x7a>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	4b18      	ldr	r3, [pc, #96]	; (800b42c <sqrt+0xb0>)
 800b3cc:	9301      	str	r3, [sp, #4]
 800b3ce:	9708      	str	r7, [sp, #32]
 800b3d0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b3d4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b3d8:	b9b6      	cbnz	r6, 800b408 <sqrt+0x8c>
 800b3da:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b3de:	4668      	mov	r0, sp
 800b3e0:	f000 fd6f 	bl	800bec2 <matherr>
 800b3e4:	b1d0      	cbz	r0, 800b41c <sqrt+0xa0>
 800b3e6:	9b08      	ldr	r3, [sp, #32]
 800b3e8:	b11b      	cbz	r3, 800b3f2 <sqrt+0x76>
 800b3ea:	f7fd faf7 	bl	80089dc <__errno>
 800b3ee:	9b08      	ldr	r3, [sp, #32]
 800b3f0:	6003      	str	r3, [r0, #0]
 800b3f2:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b3f6:	eeb0 0a48 	vmov.f32	s0, s16
 800b3fa:	eef0 0a68 	vmov.f32	s1, s17
 800b3fe:	b00b      	add	sp, #44	; 0x2c
 800b400:	ecbd 8b02 	vpop	{d8}
 800b404:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b408:	4642      	mov	r2, r8
 800b40a:	464b      	mov	r3, r9
 800b40c:	4640      	mov	r0, r8
 800b40e:	4649      	mov	r1, r9
 800b410:	f7f5 fa2c 	bl	800086c <__aeabi_ddiv>
 800b414:	2e02      	cmp	r6, #2
 800b416:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b41a:	d1e0      	bne.n	800b3de <sqrt+0x62>
 800b41c:	f7fd fade 	bl	80089dc <__errno>
 800b420:	2321      	movs	r3, #33	; 0x21
 800b422:	6003      	str	r3, [r0, #0]
 800b424:	e7df      	b.n	800b3e6 <sqrt+0x6a>
 800b426:	bf00      	nop
 800b428:	200001f0 	.word	0x200001f0
 800b42c:	0800c235 	.word	0x0800c235

0800b430 <__ieee754_asin>:
 800b430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b434:	ec55 4b10 	vmov	r4, r5, d0
 800b438:	4bcb      	ldr	r3, [pc, #812]	; (800b768 <__ieee754_asin+0x338>)
 800b43a:	b087      	sub	sp, #28
 800b43c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800b440:	429f      	cmp	r7, r3
 800b442:	9501      	str	r5, [sp, #4]
 800b444:	dd31      	ble.n	800b4aa <__ieee754_asin+0x7a>
 800b446:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800b44a:	ee10 3a10 	vmov	r3, s0
 800b44e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800b452:	433b      	orrs	r3, r7
 800b454:	d117      	bne.n	800b486 <__ieee754_asin+0x56>
 800b456:	a3aa      	add	r3, pc, #680	; (adr r3, 800b700 <__ieee754_asin+0x2d0>)
 800b458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45c:	ee10 0a10 	vmov	r0, s0
 800b460:	4629      	mov	r1, r5
 800b462:	f7f5 f8d9 	bl	8000618 <__aeabi_dmul>
 800b466:	a3a8      	add	r3, pc, #672	; (adr r3, 800b708 <__ieee754_asin+0x2d8>)
 800b468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46c:	4606      	mov	r6, r0
 800b46e:	460f      	mov	r7, r1
 800b470:	4620      	mov	r0, r4
 800b472:	4629      	mov	r1, r5
 800b474:	f7f5 f8d0 	bl	8000618 <__aeabi_dmul>
 800b478:	4602      	mov	r2, r0
 800b47a:	460b      	mov	r3, r1
 800b47c:	4630      	mov	r0, r6
 800b47e:	4639      	mov	r1, r7
 800b480:	f7f4 ff14 	bl	80002ac <__adddf3>
 800b484:	e00a      	b.n	800b49c <__ieee754_asin+0x6c>
 800b486:	ee10 2a10 	vmov	r2, s0
 800b48a:	462b      	mov	r3, r5
 800b48c:	4620      	mov	r0, r4
 800b48e:	4629      	mov	r1, r5
 800b490:	f7f4 ff0a 	bl	80002a8 <__aeabi_dsub>
 800b494:	4602      	mov	r2, r0
 800b496:	460b      	mov	r3, r1
 800b498:	f7f5 f9e8 	bl	800086c <__aeabi_ddiv>
 800b49c:	4604      	mov	r4, r0
 800b49e:	460d      	mov	r5, r1
 800b4a0:	ec45 4b10 	vmov	d0, r4, r5
 800b4a4:	b007      	add	sp, #28
 800b4a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4aa:	4bb0      	ldr	r3, [pc, #704]	; (800b76c <__ieee754_asin+0x33c>)
 800b4ac:	429f      	cmp	r7, r3
 800b4ae:	dc11      	bgt.n	800b4d4 <__ieee754_asin+0xa4>
 800b4b0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800b4b4:	f280 80ae 	bge.w	800b614 <__ieee754_asin+0x1e4>
 800b4b8:	a395      	add	r3, pc, #596	; (adr r3, 800b710 <__ieee754_asin+0x2e0>)
 800b4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4be:	ee10 0a10 	vmov	r0, s0
 800b4c2:	4629      	mov	r1, r5
 800b4c4:	f7f4 fef2 	bl	80002ac <__adddf3>
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	4ba9      	ldr	r3, [pc, #676]	; (800b770 <__ieee754_asin+0x340>)
 800b4cc:	f7f5 fb34 	bl	8000b38 <__aeabi_dcmpgt>
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	d1e5      	bne.n	800b4a0 <__ieee754_asin+0x70>
 800b4d4:	ec45 4b10 	vmov	d0, r4, r5
 800b4d8:	f000 fcea 	bl	800beb0 <fabs>
 800b4dc:	2000      	movs	r0, #0
 800b4de:	ec53 2b10 	vmov	r2, r3, d0
 800b4e2:	49a3      	ldr	r1, [pc, #652]	; (800b770 <__ieee754_asin+0x340>)
 800b4e4:	f7f4 fee0 	bl	80002a8 <__aeabi_dsub>
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	4ba2      	ldr	r3, [pc, #648]	; (800b774 <__ieee754_asin+0x344>)
 800b4ec:	f7f5 f894 	bl	8000618 <__aeabi_dmul>
 800b4f0:	a389      	add	r3, pc, #548	; (adr r3, 800b718 <__ieee754_asin+0x2e8>)
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	4604      	mov	r4, r0
 800b4f8:	460d      	mov	r5, r1
 800b4fa:	f7f5 f88d 	bl	8000618 <__aeabi_dmul>
 800b4fe:	a388      	add	r3, pc, #544	; (adr r3, 800b720 <__ieee754_asin+0x2f0>)
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	f7f4 fed2 	bl	80002ac <__adddf3>
 800b508:	4622      	mov	r2, r4
 800b50a:	462b      	mov	r3, r5
 800b50c:	f7f5 f884 	bl	8000618 <__aeabi_dmul>
 800b510:	a385      	add	r3, pc, #532	; (adr r3, 800b728 <__ieee754_asin+0x2f8>)
 800b512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b516:	f7f4 fec7 	bl	80002a8 <__aeabi_dsub>
 800b51a:	4622      	mov	r2, r4
 800b51c:	462b      	mov	r3, r5
 800b51e:	f7f5 f87b 	bl	8000618 <__aeabi_dmul>
 800b522:	a383      	add	r3, pc, #524	; (adr r3, 800b730 <__ieee754_asin+0x300>)
 800b524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b528:	f7f4 fec0 	bl	80002ac <__adddf3>
 800b52c:	4622      	mov	r2, r4
 800b52e:	462b      	mov	r3, r5
 800b530:	f7f5 f872 	bl	8000618 <__aeabi_dmul>
 800b534:	a380      	add	r3, pc, #512	; (adr r3, 800b738 <__ieee754_asin+0x308>)
 800b536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53a:	f7f4 feb5 	bl	80002a8 <__aeabi_dsub>
 800b53e:	4622      	mov	r2, r4
 800b540:	462b      	mov	r3, r5
 800b542:	f7f5 f869 	bl	8000618 <__aeabi_dmul>
 800b546:	a37e      	add	r3, pc, #504	; (adr r3, 800b740 <__ieee754_asin+0x310>)
 800b548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54c:	f7f4 feae 	bl	80002ac <__adddf3>
 800b550:	4622      	mov	r2, r4
 800b552:	462b      	mov	r3, r5
 800b554:	f7f5 f860 	bl	8000618 <__aeabi_dmul>
 800b558:	a37b      	add	r3, pc, #492	; (adr r3, 800b748 <__ieee754_asin+0x318>)
 800b55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b55e:	4680      	mov	r8, r0
 800b560:	4689      	mov	r9, r1
 800b562:	4620      	mov	r0, r4
 800b564:	4629      	mov	r1, r5
 800b566:	f7f5 f857 	bl	8000618 <__aeabi_dmul>
 800b56a:	a379      	add	r3, pc, #484	; (adr r3, 800b750 <__ieee754_asin+0x320>)
 800b56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b570:	f7f4 fe9a 	bl	80002a8 <__aeabi_dsub>
 800b574:	4622      	mov	r2, r4
 800b576:	462b      	mov	r3, r5
 800b578:	f7f5 f84e 	bl	8000618 <__aeabi_dmul>
 800b57c:	a376      	add	r3, pc, #472	; (adr r3, 800b758 <__ieee754_asin+0x328>)
 800b57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b582:	f7f4 fe93 	bl	80002ac <__adddf3>
 800b586:	4622      	mov	r2, r4
 800b588:	462b      	mov	r3, r5
 800b58a:	f7f5 f845 	bl	8000618 <__aeabi_dmul>
 800b58e:	a374      	add	r3, pc, #464	; (adr r3, 800b760 <__ieee754_asin+0x330>)
 800b590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b594:	f7f4 fe88 	bl	80002a8 <__aeabi_dsub>
 800b598:	4622      	mov	r2, r4
 800b59a:	462b      	mov	r3, r5
 800b59c:	f7f5 f83c 	bl	8000618 <__aeabi_dmul>
 800b5a0:	4b73      	ldr	r3, [pc, #460]	; (800b770 <__ieee754_asin+0x340>)
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	f7f4 fe82 	bl	80002ac <__adddf3>
 800b5a8:	ec45 4b10 	vmov	d0, r4, r5
 800b5ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5b0:	f000 fa2c 	bl	800ba0c <__ieee754_sqrt>
 800b5b4:	4b70      	ldr	r3, [pc, #448]	; (800b778 <__ieee754_asin+0x348>)
 800b5b6:	429f      	cmp	r7, r3
 800b5b8:	ec5b ab10 	vmov	sl, fp, d0
 800b5bc:	f340 80de 	ble.w	800b77c <__ieee754_asin+0x34c>
 800b5c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5c4:	4640      	mov	r0, r8
 800b5c6:	4649      	mov	r1, r9
 800b5c8:	f7f5 f950 	bl	800086c <__aeabi_ddiv>
 800b5cc:	4652      	mov	r2, sl
 800b5ce:	465b      	mov	r3, fp
 800b5d0:	f7f5 f822 	bl	8000618 <__aeabi_dmul>
 800b5d4:	4652      	mov	r2, sl
 800b5d6:	465b      	mov	r3, fp
 800b5d8:	f7f4 fe68 	bl	80002ac <__adddf3>
 800b5dc:	4602      	mov	r2, r0
 800b5de:	460b      	mov	r3, r1
 800b5e0:	f7f4 fe64 	bl	80002ac <__adddf3>
 800b5e4:	a348      	add	r3, pc, #288	; (adr r3, 800b708 <__ieee754_asin+0x2d8>)
 800b5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ea:	f7f4 fe5d 	bl	80002a8 <__aeabi_dsub>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	a143      	add	r1, pc, #268	; (adr r1, 800b700 <__ieee754_asin+0x2d0>)
 800b5f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5f8:	f7f4 fe56 	bl	80002a8 <__aeabi_dsub>
 800b5fc:	9b01      	ldr	r3, [sp, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	bfdc      	itt	le
 800b602:	4602      	movle	r2, r0
 800b604:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800b608:	4604      	mov	r4, r0
 800b60a:	460d      	mov	r5, r1
 800b60c:	bfdc      	itt	le
 800b60e:	4614      	movle	r4, r2
 800b610:	461d      	movle	r5, r3
 800b612:	e745      	b.n	800b4a0 <__ieee754_asin+0x70>
 800b614:	ee10 2a10 	vmov	r2, s0
 800b618:	ee10 0a10 	vmov	r0, s0
 800b61c:	462b      	mov	r3, r5
 800b61e:	4629      	mov	r1, r5
 800b620:	f7f4 fffa 	bl	8000618 <__aeabi_dmul>
 800b624:	a33c      	add	r3, pc, #240	; (adr r3, 800b718 <__ieee754_asin+0x2e8>)
 800b626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62a:	4606      	mov	r6, r0
 800b62c:	460f      	mov	r7, r1
 800b62e:	f7f4 fff3 	bl	8000618 <__aeabi_dmul>
 800b632:	a33b      	add	r3, pc, #236	; (adr r3, 800b720 <__ieee754_asin+0x2f0>)
 800b634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b638:	f7f4 fe38 	bl	80002ac <__adddf3>
 800b63c:	4632      	mov	r2, r6
 800b63e:	463b      	mov	r3, r7
 800b640:	f7f4 ffea 	bl	8000618 <__aeabi_dmul>
 800b644:	a338      	add	r3, pc, #224	; (adr r3, 800b728 <__ieee754_asin+0x2f8>)
 800b646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64a:	f7f4 fe2d 	bl	80002a8 <__aeabi_dsub>
 800b64e:	4632      	mov	r2, r6
 800b650:	463b      	mov	r3, r7
 800b652:	f7f4 ffe1 	bl	8000618 <__aeabi_dmul>
 800b656:	a336      	add	r3, pc, #216	; (adr r3, 800b730 <__ieee754_asin+0x300>)
 800b658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65c:	f7f4 fe26 	bl	80002ac <__adddf3>
 800b660:	4632      	mov	r2, r6
 800b662:	463b      	mov	r3, r7
 800b664:	f7f4 ffd8 	bl	8000618 <__aeabi_dmul>
 800b668:	a333      	add	r3, pc, #204	; (adr r3, 800b738 <__ieee754_asin+0x308>)
 800b66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b66e:	f7f4 fe1b 	bl	80002a8 <__aeabi_dsub>
 800b672:	4632      	mov	r2, r6
 800b674:	463b      	mov	r3, r7
 800b676:	f7f4 ffcf 	bl	8000618 <__aeabi_dmul>
 800b67a:	a331      	add	r3, pc, #196	; (adr r3, 800b740 <__ieee754_asin+0x310>)
 800b67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b680:	f7f4 fe14 	bl	80002ac <__adddf3>
 800b684:	4632      	mov	r2, r6
 800b686:	463b      	mov	r3, r7
 800b688:	f7f4 ffc6 	bl	8000618 <__aeabi_dmul>
 800b68c:	a32e      	add	r3, pc, #184	; (adr r3, 800b748 <__ieee754_asin+0x318>)
 800b68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b692:	4680      	mov	r8, r0
 800b694:	4689      	mov	r9, r1
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f4 ffbd 	bl	8000618 <__aeabi_dmul>
 800b69e:	a32c      	add	r3, pc, #176	; (adr r3, 800b750 <__ieee754_asin+0x320>)
 800b6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a4:	f7f4 fe00 	bl	80002a8 <__aeabi_dsub>
 800b6a8:	4632      	mov	r2, r6
 800b6aa:	463b      	mov	r3, r7
 800b6ac:	f7f4 ffb4 	bl	8000618 <__aeabi_dmul>
 800b6b0:	a329      	add	r3, pc, #164	; (adr r3, 800b758 <__ieee754_asin+0x328>)
 800b6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b6:	f7f4 fdf9 	bl	80002ac <__adddf3>
 800b6ba:	4632      	mov	r2, r6
 800b6bc:	463b      	mov	r3, r7
 800b6be:	f7f4 ffab 	bl	8000618 <__aeabi_dmul>
 800b6c2:	a327      	add	r3, pc, #156	; (adr r3, 800b760 <__ieee754_asin+0x330>)
 800b6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c8:	f7f4 fdee 	bl	80002a8 <__aeabi_dsub>
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	463b      	mov	r3, r7
 800b6d0:	f7f4 ffa2 	bl	8000618 <__aeabi_dmul>
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	4b26      	ldr	r3, [pc, #152]	; (800b770 <__ieee754_asin+0x340>)
 800b6d8:	f7f4 fde8 	bl	80002ac <__adddf3>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	460b      	mov	r3, r1
 800b6e0:	4640      	mov	r0, r8
 800b6e2:	4649      	mov	r1, r9
 800b6e4:	f7f5 f8c2 	bl	800086c <__aeabi_ddiv>
 800b6e8:	4622      	mov	r2, r4
 800b6ea:	462b      	mov	r3, r5
 800b6ec:	f7f4 ff94 	bl	8000618 <__aeabi_dmul>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	4629      	mov	r1, r5
 800b6f8:	e6c2      	b.n	800b480 <__ieee754_asin+0x50>
 800b6fa:	bf00      	nop
 800b6fc:	f3af 8000 	nop.w
 800b700:	54442d18 	.word	0x54442d18
 800b704:	3ff921fb 	.word	0x3ff921fb
 800b708:	33145c07 	.word	0x33145c07
 800b70c:	3c91a626 	.word	0x3c91a626
 800b710:	8800759c 	.word	0x8800759c
 800b714:	7e37e43c 	.word	0x7e37e43c
 800b718:	0dfdf709 	.word	0x0dfdf709
 800b71c:	3f023de1 	.word	0x3f023de1
 800b720:	7501b288 	.word	0x7501b288
 800b724:	3f49efe0 	.word	0x3f49efe0
 800b728:	b5688f3b 	.word	0xb5688f3b
 800b72c:	3fa48228 	.word	0x3fa48228
 800b730:	0e884455 	.word	0x0e884455
 800b734:	3fc9c155 	.word	0x3fc9c155
 800b738:	03eb6f7d 	.word	0x03eb6f7d
 800b73c:	3fd4d612 	.word	0x3fd4d612
 800b740:	55555555 	.word	0x55555555
 800b744:	3fc55555 	.word	0x3fc55555
 800b748:	b12e9282 	.word	0xb12e9282
 800b74c:	3fb3b8c5 	.word	0x3fb3b8c5
 800b750:	1b8d0159 	.word	0x1b8d0159
 800b754:	3fe6066c 	.word	0x3fe6066c
 800b758:	9c598ac8 	.word	0x9c598ac8
 800b75c:	40002ae5 	.word	0x40002ae5
 800b760:	1c8a2d4b 	.word	0x1c8a2d4b
 800b764:	40033a27 	.word	0x40033a27
 800b768:	3fefffff 	.word	0x3fefffff
 800b76c:	3fdfffff 	.word	0x3fdfffff
 800b770:	3ff00000 	.word	0x3ff00000
 800b774:	3fe00000 	.word	0x3fe00000
 800b778:	3fef3332 	.word	0x3fef3332
 800b77c:	ee10 2a10 	vmov	r2, s0
 800b780:	ee10 0a10 	vmov	r0, s0
 800b784:	465b      	mov	r3, fp
 800b786:	4659      	mov	r1, fp
 800b788:	f7f4 fd90 	bl	80002ac <__adddf3>
 800b78c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b790:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b794:	4640      	mov	r0, r8
 800b796:	4649      	mov	r1, r9
 800b798:	f7f5 f868 	bl	800086c <__aeabi_ddiv>
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7a4:	f7f4 ff38 	bl	8000618 <__aeabi_dmul>
 800b7a8:	2600      	movs	r6, #0
 800b7aa:	4680      	mov	r8, r0
 800b7ac:	4689      	mov	r9, r1
 800b7ae:	4632      	mov	r2, r6
 800b7b0:	465b      	mov	r3, fp
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	4659      	mov	r1, fp
 800b7b6:	f7f4 ff2f 	bl	8000618 <__aeabi_dmul>
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	460b      	mov	r3, r1
 800b7be:	4620      	mov	r0, r4
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	f7f4 fd71 	bl	80002a8 <__aeabi_dsub>
 800b7c6:	4632      	mov	r2, r6
 800b7c8:	4604      	mov	r4, r0
 800b7ca:	460d      	mov	r5, r1
 800b7cc:	465b      	mov	r3, fp
 800b7ce:	4650      	mov	r0, sl
 800b7d0:	4659      	mov	r1, fp
 800b7d2:	f7f4 fd6b 	bl	80002ac <__adddf3>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	460b      	mov	r3, r1
 800b7da:	4620      	mov	r0, r4
 800b7dc:	4629      	mov	r1, r5
 800b7de:	f7f5 f845 	bl	800086c <__aeabi_ddiv>
 800b7e2:	4602      	mov	r2, r0
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	f7f4 fd61 	bl	80002ac <__adddf3>
 800b7ea:	4602      	mov	r2, r0
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	a114      	add	r1, pc, #80	; (adr r1, 800b840 <__ieee754_asin+0x410>)
 800b7f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7f4:	f7f4 fd58 	bl	80002a8 <__aeabi_dsub>
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4640      	mov	r0, r8
 800b7fe:	4649      	mov	r1, r9
 800b800:	f7f4 fd52 	bl	80002a8 <__aeabi_dsub>
 800b804:	465f      	mov	r7, fp
 800b806:	4604      	mov	r4, r0
 800b808:	460d      	mov	r5, r1
 800b80a:	4632      	mov	r2, r6
 800b80c:	465b      	mov	r3, fp
 800b80e:	4630      	mov	r0, r6
 800b810:	4639      	mov	r1, r7
 800b812:	f7f4 fd4b 	bl	80002ac <__adddf3>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	a10b      	add	r1, pc, #44	; (adr r1, 800b848 <__ieee754_asin+0x418>)
 800b81c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b820:	f7f4 fd42 	bl	80002a8 <__aeabi_dsub>
 800b824:	4602      	mov	r2, r0
 800b826:	460b      	mov	r3, r1
 800b828:	4620      	mov	r0, r4
 800b82a:	4629      	mov	r1, r5
 800b82c:	f7f4 fd3c 	bl	80002a8 <__aeabi_dsub>
 800b830:	4602      	mov	r2, r0
 800b832:	460b      	mov	r3, r1
 800b834:	a104      	add	r1, pc, #16	; (adr r1, 800b848 <__ieee754_asin+0x418>)
 800b836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b83a:	e6dd      	b.n	800b5f8 <__ieee754_asin+0x1c8>
 800b83c:	f3af 8000 	nop.w
 800b840:	33145c07 	.word	0x33145c07
 800b844:	3c91a626 	.word	0x3c91a626
 800b848:	54442d18 	.word	0x54442d18
 800b84c:	3fe921fb 	.word	0x3fe921fb

0800b850 <__ieee754_atan2>:
 800b850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b854:	ec57 6b11 	vmov	r6, r7, d1
 800b858:	4273      	negs	r3, r6
 800b85a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b85e:	4333      	orrs	r3, r6
 800b860:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800ba08 <__ieee754_atan2+0x1b8>
 800b864:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b868:	4573      	cmp	r3, lr
 800b86a:	ec51 0b10 	vmov	r0, r1, d0
 800b86e:	ee11 8a10 	vmov	r8, s2
 800b872:	d80a      	bhi.n	800b88a <__ieee754_atan2+0x3a>
 800b874:	4244      	negs	r4, r0
 800b876:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b87a:	4304      	orrs	r4, r0
 800b87c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b880:	4574      	cmp	r4, lr
 800b882:	468c      	mov	ip, r1
 800b884:	ee10 9a10 	vmov	r9, s0
 800b888:	d907      	bls.n	800b89a <__ieee754_atan2+0x4a>
 800b88a:	4632      	mov	r2, r6
 800b88c:	463b      	mov	r3, r7
 800b88e:	f7f4 fd0d 	bl	80002ac <__adddf3>
 800b892:	ec41 0b10 	vmov	d0, r0, r1
 800b896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b89a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b89e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b8a2:	4334      	orrs	r4, r6
 800b8a4:	d103      	bne.n	800b8ae <__ieee754_atan2+0x5e>
 800b8a6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8aa:	f000 b961 	b.w	800bb70 <atan>
 800b8ae:	17bc      	asrs	r4, r7, #30
 800b8b0:	f004 0402 	and.w	r4, r4, #2
 800b8b4:	ea53 0909 	orrs.w	r9, r3, r9
 800b8b8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b8bc:	d107      	bne.n	800b8ce <__ieee754_atan2+0x7e>
 800b8be:	2c02      	cmp	r4, #2
 800b8c0:	d073      	beq.n	800b9aa <__ieee754_atan2+0x15a>
 800b8c2:	2c03      	cmp	r4, #3
 800b8c4:	d1e5      	bne.n	800b892 <__ieee754_atan2+0x42>
 800b8c6:	a13e      	add	r1, pc, #248	; (adr r1, 800b9c0 <__ieee754_atan2+0x170>)
 800b8c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8cc:	e7e1      	b.n	800b892 <__ieee754_atan2+0x42>
 800b8ce:	ea52 0808 	orrs.w	r8, r2, r8
 800b8d2:	d106      	bne.n	800b8e2 <__ieee754_atan2+0x92>
 800b8d4:	f1bc 0f00 	cmp.w	ip, #0
 800b8d8:	da6b      	bge.n	800b9b2 <__ieee754_atan2+0x162>
 800b8da:	a13b      	add	r1, pc, #236	; (adr r1, 800b9c8 <__ieee754_atan2+0x178>)
 800b8dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8e0:	e7d7      	b.n	800b892 <__ieee754_atan2+0x42>
 800b8e2:	4572      	cmp	r2, lr
 800b8e4:	d120      	bne.n	800b928 <__ieee754_atan2+0xd8>
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d111      	bne.n	800b90e <__ieee754_atan2+0xbe>
 800b8ea:	2c02      	cmp	r4, #2
 800b8ec:	d007      	beq.n	800b8fe <__ieee754_atan2+0xae>
 800b8ee:	2c03      	cmp	r4, #3
 800b8f0:	d009      	beq.n	800b906 <__ieee754_atan2+0xb6>
 800b8f2:	2c01      	cmp	r4, #1
 800b8f4:	d155      	bne.n	800b9a2 <__ieee754_atan2+0x152>
 800b8f6:	a136      	add	r1, pc, #216	; (adr r1, 800b9d0 <__ieee754_atan2+0x180>)
 800b8f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8fc:	e7c9      	b.n	800b892 <__ieee754_atan2+0x42>
 800b8fe:	a136      	add	r1, pc, #216	; (adr r1, 800b9d8 <__ieee754_atan2+0x188>)
 800b900:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b904:	e7c5      	b.n	800b892 <__ieee754_atan2+0x42>
 800b906:	a136      	add	r1, pc, #216	; (adr r1, 800b9e0 <__ieee754_atan2+0x190>)
 800b908:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b90c:	e7c1      	b.n	800b892 <__ieee754_atan2+0x42>
 800b90e:	2c02      	cmp	r4, #2
 800b910:	d04b      	beq.n	800b9aa <__ieee754_atan2+0x15a>
 800b912:	2c03      	cmp	r4, #3
 800b914:	d0d7      	beq.n	800b8c6 <__ieee754_atan2+0x76>
 800b916:	2c01      	cmp	r4, #1
 800b918:	f04f 0000 	mov.w	r0, #0
 800b91c:	d102      	bne.n	800b924 <__ieee754_atan2+0xd4>
 800b91e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b922:	e7b6      	b.n	800b892 <__ieee754_atan2+0x42>
 800b924:	2100      	movs	r1, #0
 800b926:	e7b4      	b.n	800b892 <__ieee754_atan2+0x42>
 800b928:	4573      	cmp	r3, lr
 800b92a:	d0d3      	beq.n	800b8d4 <__ieee754_atan2+0x84>
 800b92c:	1a9b      	subs	r3, r3, r2
 800b92e:	151b      	asrs	r3, r3, #20
 800b930:	2b3c      	cmp	r3, #60	; 0x3c
 800b932:	dc1e      	bgt.n	800b972 <__ieee754_atan2+0x122>
 800b934:	2f00      	cmp	r7, #0
 800b936:	da01      	bge.n	800b93c <__ieee754_atan2+0xec>
 800b938:	333c      	adds	r3, #60	; 0x3c
 800b93a:	db1e      	blt.n	800b97a <__ieee754_atan2+0x12a>
 800b93c:	4632      	mov	r2, r6
 800b93e:	463b      	mov	r3, r7
 800b940:	f7f4 ff94 	bl	800086c <__aeabi_ddiv>
 800b944:	ec41 0b10 	vmov	d0, r0, r1
 800b948:	f000 fab2 	bl	800beb0 <fabs>
 800b94c:	f000 f910 	bl	800bb70 <atan>
 800b950:	ec51 0b10 	vmov	r0, r1, d0
 800b954:	2c01      	cmp	r4, #1
 800b956:	d013      	beq.n	800b980 <__ieee754_atan2+0x130>
 800b958:	2c02      	cmp	r4, #2
 800b95a:	d015      	beq.n	800b988 <__ieee754_atan2+0x138>
 800b95c:	2c00      	cmp	r4, #0
 800b95e:	d098      	beq.n	800b892 <__ieee754_atan2+0x42>
 800b960:	a321      	add	r3, pc, #132	; (adr r3, 800b9e8 <__ieee754_atan2+0x198>)
 800b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b966:	f7f4 fc9f 	bl	80002a8 <__aeabi_dsub>
 800b96a:	a321      	add	r3, pc, #132	; (adr r3, 800b9f0 <__ieee754_atan2+0x1a0>)
 800b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b970:	e014      	b.n	800b99c <__ieee754_atan2+0x14c>
 800b972:	a121      	add	r1, pc, #132	; (adr r1, 800b9f8 <__ieee754_atan2+0x1a8>)
 800b974:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b978:	e7ec      	b.n	800b954 <__ieee754_atan2+0x104>
 800b97a:	2000      	movs	r0, #0
 800b97c:	2100      	movs	r1, #0
 800b97e:	e7e9      	b.n	800b954 <__ieee754_atan2+0x104>
 800b980:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b984:	4619      	mov	r1, r3
 800b986:	e784      	b.n	800b892 <__ieee754_atan2+0x42>
 800b988:	a317      	add	r3, pc, #92	; (adr r3, 800b9e8 <__ieee754_atan2+0x198>)
 800b98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98e:	f7f4 fc8b 	bl	80002a8 <__aeabi_dsub>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	a116      	add	r1, pc, #88	; (adr r1, 800b9f0 <__ieee754_atan2+0x1a0>)
 800b998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b99c:	f7f4 fc84 	bl	80002a8 <__aeabi_dsub>
 800b9a0:	e777      	b.n	800b892 <__ieee754_atan2+0x42>
 800b9a2:	a117      	add	r1, pc, #92	; (adr r1, 800ba00 <__ieee754_atan2+0x1b0>)
 800b9a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9a8:	e773      	b.n	800b892 <__ieee754_atan2+0x42>
 800b9aa:	a111      	add	r1, pc, #68	; (adr r1, 800b9f0 <__ieee754_atan2+0x1a0>)
 800b9ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9b0:	e76f      	b.n	800b892 <__ieee754_atan2+0x42>
 800b9b2:	a111      	add	r1, pc, #68	; (adr r1, 800b9f8 <__ieee754_atan2+0x1a8>)
 800b9b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9b8:	e76b      	b.n	800b892 <__ieee754_atan2+0x42>
 800b9ba:	bf00      	nop
 800b9bc:	f3af 8000 	nop.w
 800b9c0:	54442d18 	.word	0x54442d18
 800b9c4:	c00921fb 	.word	0xc00921fb
 800b9c8:	54442d18 	.word	0x54442d18
 800b9cc:	bff921fb 	.word	0xbff921fb
 800b9d0:	54442d18 	.word	0x54442d18
 800b9d4:	bfe921fb 	.word	0xbfe921fb
 800b9d8:	7f3321d2 	.word	0x7f3321d2
 800b9dc:	4002d97c 	.word	0x4002d97c
 800b9e0:	7f3321d2 	.word	0x7f3321d2
 800b9e4:	c002d97c 	.word	0xc002d97c
 800b9e8:	33145c07 	.word	0x33145c07
 800b9ec:	3ca1a626 	.word	0x3ca1a626
 800b9f0:	54442d18 	.word	0x54442d18
 800b9f4:	400921fb 	.word	0x400921fb
 800b9f8:	54442d18 	.word	0x54442d18
 800b9fc:	3ff921fb 	.word	0x3ff921fb
 800ba00:	54442d18 	.word	0x54442d18
 800ba04:	3fe921fb 	.word	0x3fe921fb
 800ba08:	7ff00000 	.word	0x7ff00000

0800ba0c <__ieee754_sqrt>:
 800ba0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba10:	4955      	ldr	r1, [pc, #340]	; (800bb68 <__ieee754_sqrt+0x15c>)
 800ba12:	ec55 4b10 	vmov	r4, r5, d0
 800ba16:	43a9      	bics	r1, r5
 800ba18:	462b      	mov	r3, r5
 800ba1a:	462a      	mov	r2, r5
 800ba1c:	d112      	bne.n	800ba44 <__ieee754_sqrt+0x38>
 800ba1e:	ee10 2a10 	vmov	r2, s0
 800ba22:	ee10 0a10 	vmov	r0, s0
 800ba26:	4629      	mov	r1, r5
 800ba28:	f7f4 fdf6 	bl	8000618 <__aeabi_dmul>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	460b      	mov	r3, r1
 800ba30:	4620      	mov	r0, r4
 800ba32:	4629      	mov	r1, r5
 800ba34:	f7f4 fc3a 	bl	80002ac <__adddf3>
 800ba38:	4604      	mov	r4, r0
 800ba3a:	460d      	mov	r5, r1
 800ba3c:	ec45 4b10 	vmov	d0, r4, r5
 800ba40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba44:	2d00      	cmp	r5, #0
 800ba46:	ee10 0a10 	vmov	r0, s0
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	dc0f      	bgt.n	800ba6e <__ieee754_sqrt+0x62>
 800ba4e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ba52:	4330      	orrs	r0, r6
 800ba54:	d0f2      	beq.n	800ba3c <__ieee754_sqrt+0x30>
 800ba56:	b155      	cbz	r5, 800ba6e <__ieee754_sqrt+0x62>
 800ba58:	ee10 2a10 	vmov	r2, s0
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	4629      	mov	r1, r5
 800ba60:	f7f4 fc22 	bl	80002a8 <__aeabi_dsub>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	f7f4 ff00 	bl	800086c <__aeabi_ddiv>
 800ba6c:	e7e4      	b.n	800ba38 <__ieee754_sqrt+0x2c>
 800ba6e:	151b      	asrs	r3, r3, #20
 800ba70:	d073      	beq.n	800bb5a <__ieee754_sqrt+0x14e>
 800ba72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ba76:	07dd      	lsls	r5, r3, #31
 800ba78:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ba7c:	bf48      	it	mi
 800ba7e:	0fc8      	lsrmi	r0, r1, #31
 800ba80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ba84:	bf44      	itt	mi
 800ba86:	0049      	lslmi	r1, r1, #1
 800ba88:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800ba8c:	2500      	movs	r5, #0
 800ba8e:	1058      	asrs	r0, r3, #1
 800ba90:	0fcb      	lsrs	r3, r1, #31
 800ba92:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800ba96:	0049      	lsls	r1, r1, #1
 800ba98:	2316      	movs	r3, #22
 800ba9a:	462c      	mov	r4, r5
 800ba9c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800baa0:	19a7      	adds	r7, r4, r6
 800baa2:	4297      	cmp	r7, r2
 800baa4:	bfde      	ittt	le
 800baa6:	19bc      	addle	r4, r7, r6
 800baa8:	1bd2      	suble	r2, r2, r7
 800baaa:	19ad      	addle	r5, r5, r6
 800baac:	0fcf      	lsrs	r7, r1, #31
 800baae:	3b01      	subs	r3, #1
 800bab0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800bab4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bab8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800babc:	d1f0      	bne.n	800baa0 <__ieee754_sqrt+0x94>
 800babe:	f04f 0c20 	mov.w	ip, #32
 800bac2:	469e      	mov	lr, r3
 800bac4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bac8:	42a2      	cmp	r2, r4
 800baca:	eb06 070e 	add.w	r7, r6, lr
 800bace:	dc02      	bgt.n	800bad6 <__ieee754_sqrt+0xca>
 800bad0:	d112      	bne.n	800baf8 <__ieee754_sqrt+0xec>
 800bad2:	428f      	cmp	r7, r1
 800bad4:	d810      	bhi.n	800baf8 <__ieee754_sqrt+0xec>
 800bad6:	2f00      	cmp	r7, #0
 800bad8:	eb07 0e06 	add.w	lr, r7, r6
 800badc:	da42      	bge.n	800bb64 <__ieee754_sqrt+0x158>
 800bade:	f1be 0f00 	cmp.w	lr, #0
 800bae2:	db3f      	blt.n	800bb64 <__ieee754_sqrt+0x158>
 800bae4:	f104 0801 	add.w	r8, r4, #1
 800bae8:	1b12      	subs	r2, r2, r4
 800baea:	428f      	cmp	r7, r1
 800baec:	bf88      	it	hi
 800baee:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800baf2:	1bc9      	subs	r1, r1, r7
 800baf4:	4433      	add	r3, r6
 800baf6:	4644      	mov	r4, r8
 800baf8:	0052      	lsls	r2, r2, #1
 800bafa:	f1bc 0c01 	subs.w	ip, ip, #1
 800bafe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800bb02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bb06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bb0a:	d1dd      	bne.n	800bac8 <__ieee754_sqrt+0xbc>
 800bb0c:	430a      	orrs	r2, r1
 800bb0e:	d006      	beq.n	800bb1e <__ieee754_sqrt+0x112>
 800bb10:	1c5c      	adds	r4, r3, #1
 800bb12:	bf13      	iteet	ne
 800bb14:	3301      	addne	r3, #1
 800bb16:	3501      	addeq	r5, #1
 800bb18:	4663      	moveq	r3, ip
 800bb1a:	f023 0301 	bicne.w	r3, r3, #1
 800bb1e:	106a      	asrs	r2, r5, #1
 800bb20:	085b      	lsrs	r3, r3, #1
 800bb22:	07e9      	lsls	r1, r5, #31
 800bb24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bb28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800bb2c:	bf48      	it	mi
 800bb2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bb32:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800bb36:	461c      	mov	r4, r3
 800bb38:	e780      	b.n	800ba3c <__ieee754_sqrt+0x30>
 800bb3a:	0aca      	lsrs	r2, r1, #11
 800bb3c:	3815      	subs	r0, #21
 800bb3e:	0549      	lsls	r1, r1, #21
 800bb40:	2a00      	cmp	r2, #0
 800bb42:	d0fa      	beq.n	800bb3a <__ieee754_sqrt+0x12e>
 800bb44:	02d6      	lsls	r6, r2, #11
 800bb46:	d50a      	bpl.n	800bb5e <__ieee754_sqrt+0x152>
 800bb48:	f1c3 0420 	rsb	r4, r3, #32
 800bb4c:	fa21 f404 	lsr.w	r4, r1, r4
 800bb50:	1e5d      	subs	r5, r3, #1
 800bb52:	4099      	lsls	r1, r3
 800bb54:	4322      	orrs	r2, r4
 800bb56:	1b43      	subs	r3, r0, r5
 800bb58:	e78b      	b.n	800ba72 <__ieee754_sqrt+0x66>
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	e7f0      	b.n	800bb40 <__ieee754_sqrt+0x134>
 800bb5e:	0052      	lsls	r2, r2, #1
 800bb60:	3301      	adds	r3, #1
 800bb62:	e7ef      	b.n	800bb44 <__ieee754_sqrt+0x138>
 800bb64:	46a0      	mov	r8, r4
 800bb66:	e7bf      	b.n	800bae8 <__ieee754_sqrt+0xdc>
 800bb68:	7ff00000 	.word	0x7ff00000
 800bb6c:	00000000 	.word	0x00000000

0800bb70 <atan>:
 800bb70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb74:	ec55 4b10 	vmov	r4, r5, d0
 800bb78:	4bc3      	ldr	r3, [pc, #780]	; (800be88 <atan+0x318>)
 800bb7a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bb7e:	429e      	cmp	r6, r3
 800bb80:	46ab      	mov	fp, r5
 800bb82:	dd18      	ble.n	800bbb6 <atan+0x46>
 800bb84:	4bc1      	ldr	r3, [pc, #772]	; (800be8c <atan+0x31c>)
 800bb86:	429e      	cmp	r6, r3
 800bb88:	dc01      	bgt.n	800bb8e <atan+0x1e>
 800bb8a:	d109      	bne.n	800bba0 <atan+0x30>
 800bb8c:	b144      	cbz	r4, 800bba0 <atan+0x30>
 800bb8e:	4622      	mov	r2, r4
 800bb90:	462b      	mov	r3, r5
 800bb92:	4620      	mov	r0, r4
 800bb94:	4629      	mov	r1, r5
 800bb96:	f7f4 fb89 	bl	80002ac <__adddf3>
 800bb9a:	4604      	mov	r4, r0
 800bb9c:	460d      	mov	r5, r1
 800bb9e:	e006      	b.n	800bbae <atan+0x3e>
 800bba0:	f1bb 0f00 	cmp.w	fp, #0
 800bba4:	f340 8131 	ble.w	800be0a <atan+0x29a>
 800bba8:	a59b      	add	r5, pc, #620	; (adr r5, 800be18 <atan+0x2a8>)
 800bbaa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bbae:	ec45 4b10 	vmov	d0, r4, r5
 800bbb2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbb6:	4bb6      	ldr	r3, [pc, #728]	; (800be90 <atan+0x320>)
 800bbb8:	429e      	cmp	r6, r3
 800bbba:	dc14      	bgt.n	800bbe6 <atan+0x76>
 800bbbc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bbc0:	429e      	cmp	r6, r3
 800bbc2:	dc0d      	bgt.n	800bbe0 <atan+0x70>
 800bbc4:	a396      	add	r3, pc, #600	; (adr r3, 800be20 <atan+0x2b0>)
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	ee10 0a10 	vmov	r0, s0
 800bbce:	4629      	mov	r1, r5
 800bbd0:	f7f4 fb6c 	bl	80002ac <__adddf3>
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	4baf      	ldr	r3, [pc, #700]	; (800be94 <atan+0x324>)
 800bbd8:	f7f4 ffae 	bl	8000b38 <__aeabi_dcmpgt>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d1e6      	bne.n	800bbae <atan+0x3e>
 800bbe0:	f04f 3aff 	mov.w	sl, #4294967295
 800bbe4:	e02b      	b.n	800bc3e <atan+0xce>
 800bbe6:	f000 f963 	bl	800beb0 <fabs>
 800bbea:	4bab      	ldr	r3, [pc, #684]	; (800be98 <atan+0x328>)
 800bbec:	429e      	cmp	r6, r3
 800bbee:	ec55 4b10 	vmov	r4, r5, d0
 800bbf2:	f300 80bf 	bgt.w	800bd74 <atan+0x204>
 800bbf6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bbfa:	429e      	cmp	r6, r3
 800bbfc:	f300 80a0 	bgt.w	800bd40 <atan+0x1d0>
 800bc00:	ee10 2a10 	vmov	r2, s0
 800bc04:	ee10 0a10 	vmov	r0, s0
 800bc08:	462b      	mov	r3, r5
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	f7f4 fb4e 	bl	80002ac <__adddf3>
 800bc10:	2200      	movs	r2, #0
 800bc12:	4ba0      	ldr	r3, [pc, #640]	; (800be94 <atan+0x324>)
 800bc14:	f7f4 fb48 	bl	80002a8 <__aeabi_dsub>
 800bc18:	2200      	movs	r2, #0
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	460f      	mov	r7, r1
 800bc1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc22:	4620      	mov	r0, r4
 800bc24:	4629      	mov	r1, r5
 800bc26:	f7f4 fb41 	bl	80002ac <__adddf3>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	4630      	mov	r0, r6
 800bc30:	4639      	mov	r1, r7
 800bc32:	f7f4 fe1b 	bl	800086c <__aeabi_ddiv>
 800bc36:	f04f 0a00 	mov.w	sl, #0
 800bc3a:	4604      	mov	r4, r0
 800bc3c:	460d      	mov	r5, r1
 800bc3e:	4622      	mov	r2, r4
 800bc40:	462b      	mov	r3, r5
 800bc42:	4620      	mov	r0, r4
 800bc44:	4629      	mov	r1, r5
 800bc46:	f7f4 fce7 	bl	8000618 <__aeabi_dmul>
 800bc4a:	4602      	mov	r2, r0
 800bc4c:	460b      	mov	r3, r1
 800bc4e:	4680      	mov	r8, r0
 800bc50:	4689      	mov	r9, r1
 800bc52:	f7f4 fce1 	bl	8000618 <__aeabi_dmul>
 800bc56:	a374      	add	r3, pc, #464	; (adr r3, 800be28 <atan+0x2b8>)
 800bc58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5c:	4606      	mov	r6, r0
 800bc5e:	460f      	mov	r7, r1
 800bc60:	f7f4 fcda 	bl	8000618 <__aeabi_dmul>
 800bc64:	a372      	add	r3, pc, #456	; (adr r3, 800be30 <atan+0x2c0>)
 800bc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6a:	f7f4 fb1f 	bl	80002ac <__adddf3>
 800bc6e:	4632      	mov	r2, r6
 800bc70:	463b      	mov	r3, r7
 800bc72:	f7f4 fcd1 	bl	8000618 <__aeabi_dmul>
 800bc76:	a370      	add	r3, pc, #448	; (adr r3, 800be38 <atan+0x2c8>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	f7f4 fb16 	bl	80002ac <__adddf3>
 800bc80:	4632      	mov	r2, r6
 800bc82:	463b      	mov	r3, r7
 800bc84:	f7f4 fcc8 	bl	8000618 <__aeabi_dmul>
 800bc88:	a36d      	add	r3, pc, #436	; (adr r3, 800be40 <atan+0x2d0>)
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	f7f4 fb0d 	bl	80002ac <__adddf3>
 800bc92:	4632      	mov	r2, r6
 800bc94:	463b      	mov	r3, r7
 800bc96:	f7f4 fcbf 	bl	8000618 <__aeabi_dmul>
 800bc9a:	a36b      	add	r3, pc, #428	; (adr r3, 800be48 <atan+0x2d8>)
 800bc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca0:	f7f4 fb04 	bl	80002ac <__adddf3>
 800bca4:	4632      	mov	r2, r6
 800bca6:	463b      	mov	r3, r7
 800bca8:	f7f4 fcb6 	bl	8000618 <__aeabi_dmul>
 800bcac:	a368      	add	r3, pc, #416	; (adr r3, 800be50 <atan+0x2e0>)
 800bcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb2:	f7f4 fafb 	bl	80002ac <__adddf3>
 800bcb6:	4642      	mov	r2, r8
 800bcb8:	464b      	mov	r3, r9
 800bcba:	f7f4 fcad 	bl	8000618 <__aeabi_dmul>
 800bcbe:	a366      	add	r3, pc, #408	; (adr r3, 800be58 <atan+0x2e8>)
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	4680      	mov	r8, r0
 800bcc6:	4689      	mov	r9, r1
 800bcc8:	4630      	mov	r0, r6
 800bcca:	4639      	mov	r1, r7
 800bccc:	f7f4 fca4 	bl	8000618 <__aeabi_dmul>
 800bcd0:	a363      	add	r3, pc, #396	; (adr r3, 800be60 <atan+0x2f0>)
 800bcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd6:	f7f4 fae7 	bl	80002a8 <__aeabi_dsub>
 800bcda:	4632      	mov	r2, r6
 800bcdc:	463b      	mov	r3, r7
 800bcde:	f7f4 fc9b 	bl	8000618 <__aeabi_dmul>
 800bce2:	a361      	add	r3, pc, #388	; (adr r3, 800be68 <atan+0x2f8>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 fade 	bl	80002a8 <__aeabi_dsub>
 800bcec:	4632      	mov	r2, r6
 800bcee:	463b      	mov	r3, r7
 800bcf0:	f7f4 fc92 	bl	8000618 <__aeabi_dmul>
 800bcf4:	a35e      	add	r3, pc, #376	; (adr r3, 800be70 <atan+0x300>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	f7f4 fad5 	bl	80002a8 <__aeabi_dsub>
 800bcfe:	4632      	mov	r2, r6
 800bd00:	463b      	mov	r3, r7
 800bd02:	f7f4 fc89 	bl	8000618 <__aeabi_dmul>
 800bd06:	a35c      	add	r3, pc, #368	; (adr r3, 800be78 <atan+0x308>)
 800bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0c:	f7f4 facc 	bl	80002a8 <__aeabi_dsub>
 800bd10:	4632      	mov	r2, r6
 800bd12:	463b      	mov	r3, r7
 800bd14:	f7f4 fc80 	bl	8000618 <__aeabi_dmul>
 800bd18:	4602      	mov	r2, r0
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4640      	mov	r0, r8
 800bd1e:	4649      	mov	r1, r9
 800bd20:	f7f4 fac4 	bl	80002ac <__adddf3>
 800bd24:	4622      	mov	r2, r4
 800bd26:	462b      	mov	r3, r5
 800bd28:	f7f4 fc76 	bl	8000618 <__aeabi_dmul>
 800bd2c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800bd30:	4602      	mov	r2, r0
 800bd32:	460b      	mov	r3, r1
 800bd34:	d14b      	bne.n	800bdce <atan+0x25e>
 800bd36:	4620      	mov	r0, r4
 800bd38:	4629      	mov	r1, r5
 800bd3a:	f7f4 fab5 	bl	80002a8 <__aeabi_dsub>
 800bd3e:	e72c      	b.n	800bb9a <atan+0x2a>
 800bd40:	ee10 0a10 	vmov	r0, s0
 800bd44:	2200      	movs	r2, #0
 800bd46:	4b53      	ldr	r3, [pc, #332]	; (800be94 <atan+0x324>)
 800bd48:	4629      	mov	r1, r5
 800bd4a:	f7f4 faad 	bl	80002a8 <__aeabi_dsub>
 800bd4e:	2200      	movs	r2, #0
 800bd50:	4606      	mov	r6, r0
 800bd52:	460f      	mov	r7, r1
 800bd54:	4b4f      	ldr	r3, [pc, #316]	; (800be94 <atan+0x324>)
 800bd56:	4620      	mov	r0, r4
 800bd58:	4629      	mov	r1, r5
 800bd5a:	f7f4 faa7 	bl	80002ac <__adddf3>
 800bd5e:	4602      	mov	r2, r0
 800bd60:	460b      	mov	r3, r1
 800bd62:	4630      	mov	r0, r6
 800bd64:	4639      	mov	r1, r7
 800bd66:	f7f4 fd81 	bl	800086c <__aeabi_ddiv>
 800bd6a:	f04f 0a01 	mov.w	sl, #1
 800bd6e:	4604      	mov	r4, r0
 800bd70:	460d      	mov	r5, r1
 800bd72:	e764      	b.n	800bc3e <atan+0xce>
 800bd74:	4b49      	ldr	r3, [pc, #292]	; (800be9c <atan+0x32c>)
 800bd76:	429e      	cmp	r6, r3
 800bd78:	dc1d      	bgt.n	800bdb6 <atan+0x246>
 800bd7a:	ee10 0a10 	vmov	r0, s0
 800bd7e:	2200      	movs	r2, #0
 800bd80:	4b47      	ldr	r3, [pc, #284]	; (800bea0 <atan+0x330>)
 800bd82:	4629      	mov	r1, r5
 800bd84:	f7f4 fa90 	bl	80002a8 <__aeabi_dsub>
 800bd88:	2200      	movs	r2, #0
 800bd8a:	4606      	mov	r6, r0
 800bd8c:	460f      	mov	r7, r1
 800bd8e:	4b44      	ldr	r3, [pc, #272]	; (800bea0 <atan+0x330>)
 800bd90:	4620      	mov	r0, r4
 800bd92:	4629      	mov	r1, r5
 800bd94:	f7f4 fc40 	bl	8000618 <__aeabi_dmul>
 800bd98:	2200      	movs	r2, #0
 800bd9a:	4b3e      	ldr	r3, [pc, #248]	; (800be94 <atan+0x324>)
 800bd9c:	f7f4 fa86 	bl	80002ac <__adddf3>
 800bda0:	4602      	mov	r2, r0
 800bda2:	460b      	mov	r3, r1
 800bda4:	4630      	mov	r0, r6
 800bda6:	4639      	mov	r1, r7
 800bda8:	f7f4 fd60 	bl	800086c <__aeabi_ddiv>
 800bdac:	f04f 0a02 	mov.w	sl, #2
 800bdb0:	4604      	mov	r4, r0
 800bdb2:	460d      	mov	r5, r1
 800bdb4:	e743      	b.n	800bc3e <atan+0xce>
 800bdb6:	462b      	mov	r3, r5
 800bdb8:	ee10 2a10 	vmov	r2, s0
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	4939      	ldr	r1, [pc, #228]	; (800bea4 <atan+0x334>)
 800bdc0:	f7f4 fd54 	bl	800086c <__aeabi_ddiv>
 800bdc4:	f04f 0a03 	mov.w	sl, #3
 800bdc8:	4604      	mov	r4, r0
 800bdca:	460d      	mov	r5, r1
 800bdcc:	e737      	b.n	800bc3e <atan+0xce>
 800bdce:	4b36      	ldr	r3, [pc, #216]	; (800bea8 <atan+0x338>)
 800bdd0:	4e36      	ldr	r6, [pc, #216]	; (800beac <atan+0x33c>)
 800bdd2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800bdd6:	4456      	add	r6, sl
 800bdd8:	449a      	add	sl, r3
 800bdda:	e9da 2300 	ldrd	r2, r3, [sl]
 800bdde:	f7f4 fa63 	bl	80002a8 <__aeabi_dsub>
 800bde2:	4622      	mov	r2, r4
 800bde4:	462b      	mov	r3, r5
 800bde6:	f7f4 fa5f 	bl	80002a8 <__aeabi_dsub>
 800bdea:	4602      	mov	r2, r0
 800bdec:	460b      	mov	r3, r1
 800bdee:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bdf2:	f7f4 fa59 	bl	80002a8 <__aeabi_dsub>
 800bdf6:	f1bb 0f00 	cmp.w	fp, #0
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	460d      	mov	r5, r1
 800bdfe:	f6bf aed6 	bge.w	800bbae <atan+0x3e>
 800be02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be06:	461d      	mov	r5, r3
 800be08:	e6d1      	b.n	800bbae <atan+0x3e>
 800be0a:	a51d      	add	r5, pc, #116	; (adr r5, 800be80 <atan+0x310>)
 800be0c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800be10:	e6cd      	b.n	800bbae <atan+0x3e>
 800be12:	bf00      	nop
 800be14:	f3af 8000 	nop.w
 800be18:	54442d18 	.word	0x54442d18
 800be1c:	3ff921fb 	.word	0x3ff921fb
 800be20:	8800759c 	.word	0x8800759c
 800be24:	7e37e43c 	.word	0x7e37e43c
 800be28:	e322da11 	.word	0xe322da11
 800be2c:	3f90ad3a 	.word	0x3f90ad3a
 800be30:	24760deb 	.word	0x24760deb
 800be34:	3fa97b4b 	.word	0x3fa97b4b
 800be38:	a0d03d51 	.word	0xa0d03d51
 800be3c:	3fb10d66 	.word	0x3fb10d66
 800be40:	c54c206e 	.word	0xc54c206e
 800be44:	3fb745cd 	.word	0x3fb745cd
 800be48:	920083ff 	.word	0x920083ff
 800be4c:	3fc24924 	.word	0x3fc24924
 800be50:	5555550d 	.word	0x5555550d
 800be54:	3fd55555 	.word	0x3fd55555
 800be58:	2c6a6c2f 	.word	0x2c6a6c2f
 800be5c:	bfa2b444 	.word	0xbfa2b444
 800be60:	52defd9a 	.word	0x52defd9a
 800be64:	3fadde2d 	.word	0x3fadde2d
 800be68:	af749a6d 	.word	0xaf749a6d
 800be6c:	3fb3b0f2 	.word	0x3fb3b0f2
 800be70:	fe231671 	.word	0xfe231671
 800be74:	3fbc71c6 	.word	0x3fbc71c6
 800be78:	9998ebc4 	.word	0x9998ebc4
 800be7c:	3fc99999 	.word	0x3fc99999
 800be80:	54442d18 	.word	0x54442d18
 800be84:	bff921fb 	.word	0xbff921fb
 800be88:	440fffff 	.word	0x440fffff
 800be8c:	7ff00000 	.word	0x7ff00000
 800be90:	3fdbffff 	.word	0x3fdbffff
 800be94:	3ff00000 	.word	0x3ff00000
 800be98:	3ff2ffff 	.word	0x3ff2ffff
 800be9c:	40037fff 	.word	0x40037fff
 800bea0:	3ff80000 	.word	0x3ff80000
 800bea4:	bff00000 	.word	0xbff00000
 800bea8:	0800c260 	.word	0x0800c260
 800beac:	0800c240 	.word	0x0800c240

0800beb0 <fabs>:
 800beb0:	ec51 0b10 	vmov	r0, r1, d0
 800beb4:	ee10 2a10 	vmov	r2, s0
 800beb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bebc:	ec43 2b10 	vmov	d0, r2, r3
 800bec0:	4770      	bx	lr

0800bec2 <matherr>:
 800bec2:	2000      	movs	r0, #0
 800bec4:	4770      	bx	lr
	...

0800bec8 <nan>:
 800bec8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bed0 <nan+0x8>
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	00000000 	.word	0x00000000
 800bed4:	7ff80000 	.word	0x7ff80000

0800bed8 <_init>:
 800bed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beda:	bf00      	nop
 800bedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bede:	bc08      	pop	{r3}
 800bee0:	469e      	mov	lr, r3
 800bee2:	4770      	bx	lr

0800bee4 <_fini>:
 800bee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee6:	bf00      	nop
 800bee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beea:	bc08      	pop	{r3}
 800beec:	469e      	mov	lr, r3
 800beee:	4770      	bx	lr
