Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:38:22 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_8_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.979ns (30.169%)  route 2.266ns (69.830%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.952ns = ( 6.952 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.602ns (routing 1.379ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.292ns (routing 1.252ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=6108, routed)        2.602     3.553    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X130Y285       FDCE                                         r  Delay1No18_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y285       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.632 r  Delay1No18_instance/Y_reg[20]/Q
                         net (fo=4, routed)           0.303     3.935    Delay1No17_instance/Y_reg[33]_0[20]
    SLICE_X128Y277       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     4.080 r  Delay1No17_instance/geqOp_carry__0_i_14/O
                         net (fo=1, routed)           0.021     4.101    SumTree0_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[2]
    SLICE_X128Y277       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.262 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.288    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y278       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.340 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.495     4.835    Delay1No17_instance/CO[0]
    SLICE_X126Y277       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.945 r  Delay1No17_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.184     5.129    Delay1No17_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X125Y278       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.225 r  Delay1No17_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.107     5.332    Delay1No17_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X125Y278       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.431 r  Delay1No17_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.376     5.807    Delay1No18_instance/shiftVal__5[0]
    SLICE_X127Y274       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     5.842 r  Delay1No18_instance/shiftedFracY_d1[36]_i_2/O
                         net (fo=4, routed)           0.353     6.195    Delay1No18_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X126Y273       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     6.345 r  Delay1No18_instance/shiftedFracY_d1[28]_i_3/O
                         net (fo=2, routed)           0.342     6.687    Delay1No17_instance/Y_reg[26]_0[5]
    SLICE_X128Y272       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     6.739 r  Delay1No17_instance/shiftedFracY_d1[28]_i_1/O
                         net (fo=1, routed)           0.059     6.798    SumTree0_0_impl_instance/FPAddSubOp_instance/D[17]
    SLICE_X128Y272       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=6108, routed)        2.292     6.952    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y272       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/C
                         clock pessimism              0.479     7.430    
                         clock uncertainty           -0.035     7.395    
    SLICE_X128Y272       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.420    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  0.622    




