component sm
	port (
		R: in STD_LOGIC;
		S: in STD_LOGIC;
		INV_U: out STD_LOGIC;
		U: out STD_LOGIC);
end component;


instance_name : sm
( INV_U => ,
  R => ,
  S => ,
  U => );
