// Seed: 172962624
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    output id_14
);
  type_24(
      1'b0, id_11, id_0
  );
  reg   id_15;
  logic id_16;
  always @(posedge 1'b0 * 1 * SystemTFIdentifier(1
  ) - 1'b0 or 1)
  begin
    if (1'b0) id_15 <= 1;
  end
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output logic id_7
    , id_15,
    output logic id_8,
    output id_9,
    output id_10,
    output logic id_11,
    output id_12
);
  logic id_16;
  logic id_17;
  initial begin
    id_8  = 1'b0;
    id_15 = 1'h0;
  end
endmodule
