Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Wed May 31 08:29:17 2023

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.42 sec.
Pre global placement takes 2.17 sec.
Global placement takes 0.30 sec.
Macro cell placement takes 0.02 sec.
Post global placement takes 0.33 sec.
Legalization takes 0.05 sec.
Timing-driven detailed placement takes 0.34 sec.
Placement done.
Total placement takes 3.38 sec.

Routing started.
Building routing graph takes 1.70 sec.
Processing design graph takes 0.30 sec.
Total nets for routing : 264.
Global routing takes 0.25 sec.
Detailed routing takes 0.27 sec.
Finish routing takes 0.11 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 3.23 sec.

IO Port Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT              | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_in            | input         | B5      | BANKL0     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| clk_out           | output        | L18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| dis_seg[0]        | output        | B15     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[1]        | output        | A15     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[2]        | output        | B16     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[3]        | output        | E18     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[4]        | output        | D17     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[5]        | output        | D18     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_seg[6]        | output        | E17     | BANKR0     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_shu[0]        | output        | G13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_shu[1]        | output        | H14     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| dis_shu[2]        | output        | H13     | BANKR1     | 3.3       | LVCMOS33       | 4         | NONE           | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| en_score          | input         | U11     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_column[0]     | input         | R14     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_column[1]     | input         | P13     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_column[2]     | input         | P14     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_row[0]        | input         | R13     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| key_row[3]        | input         | T11     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst_n             | input         | U16     | BANKR2     | 3.3       | LVTTL33        | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| score[0]          | output        | K14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[10]         | output        | H17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[11]         | output        | H18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[12]         | output        | J17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[13]         | output        | J18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[14]         | output        | L17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[15]         | output        | G18     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[1]          | output        | J15     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[2]          | output        | H16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[3]          | output        | K15     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[4]          | output        | G17     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[5]          | output        | J14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[6]          | output        | G16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[7]          | output        | G14     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[8]          | output        | J16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| score[9]          | output        | F16     | BANKR1     | 3.3       | LVCMOS33       | 8         | PULLUP         | S        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 43       | 3274          | 1                   
|   FF                     | 34       | 19644         | 1                   
|   LUT                    | 79       | 13096         | 1                   
|   LUT-FF pairs           | 11       | 13096         | 1                   
| Use of CLMS              | 18       | 1110          | 2                   
|   FF                     | 42       | 6660          | 1                   
|   LUT                    | 54       | 4440          | 1                   
|   LUT-FF pairs           | 7        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 35       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 35       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst             | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_104        | ntclkbufg_0         | 59         | clk_in_ibuf/opit_1     | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_basketball       | 130     | 76     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 35     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + s0                 | 32      | 25     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + s1                 | 79      | 30     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + s2                 | 19      | 21     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                            
+------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball_map.adf      
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/device_map/top_basketball.pcf          
| Output     | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/top_basketball_pnr.adf     
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/top_basketball.prr         
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/top_basketball_prr.prt     
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/clock_utilization.txt      
|            | C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/place_route/top_basketball_plc.adf     
+------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 372,293,632 bytes
Total CPU  time to pnr completion : 14.922 sec
Total real time to pnr completion : 16.000 sec
