============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  9 23:50:29 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 10 trigger nets, 10 data nets.
KIT-1004 : Chipwatcher code = 1110100000000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=54) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=54) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=54)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=54)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=10,BUS_CTRL_NUM=32,BUS_WIDTH='{32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb011010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1754/13 useful/useless nets, 1013/8 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1575/20 useful/useless nets, 1272/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 216 better
SYN-1014 : Optimize round 2
SYN-1032 : 1433/15 useful/useless nets, 1130/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1445/78 useful/useless nets, 1150/15 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 102 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1751/5 useful/useless nets, 1456/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.92), #lev = 5 (2.20)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 154 (3.90), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 340 instances into 154 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 213 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.459007s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (79.2%)

RUN-1004 : used memory is 142 MB, reserved memory is 107 MB, peak memory is 147 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (127 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1027 instances
RUN-0007 : 421 luts, 422 seqs, 92 mslices, 56 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1333 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 790 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     240     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     174     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1025 instances, 421 luts, 422 seqs, 148 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 315620
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1025.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204439, overlap = 38.25
PHY-3002 : Step(2): len = 147345, overlap = 38.25
PHY-3002 : Step(3): len = 97834.2, overlap = 38.25
PHY-3002 : Step(4): len = 82541.4, overlap = 36
PHY-3002 : Step(5): len = 66649.8, overlap = 33.75
PHY-3002 : Step(6): len = 55540.1, overlap = 33.75
PHY-3002 : Step(7): len = 53142.9, overlap = 33.75
PHY-3002 : Step(8): len = 46459.7, overlap = 33.75
PHY-3002 : Step(9): len = 45979.5, overlap = 33.75
PHY-3002 : Step(10): len = 44268.1, overlap = 33.75
PHY-3002 : Step(11): len = 43452.8, overlap = 38.25
PHY-3002 : Step(12): len = 38521.3, overlap = 38.25
PHY-3002 : Step(13): len = 36132.9, overlap = 38.25
PHY-3002 : Step(14): len = 35273.6, overlap = 38.25
PHY-3002 : Step(15): len = 33289, overlap = 38.25
PHY-3002 : Step(16): len = 32478.7, overlap = 38.25
PHY-3002 : Step(17): len = 31280.7, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.89835e-06
PHY-3002 : Step(18): len = 33531.7, overlap = 36
PHY-3002 : Step(19): len = 33858.5, overlap = 36
PHY-3002 : Step(20): len = 34581.3, overlap = 36
PHY-3002 : Step(21): len = 34770.3, overlap = 36
PHY-3002 : Step(22): len = 33026.1, overlap = 33.75
PHY-3002 : Step(23): len = 32111.5, overlap = 33.75
PHY-3002 : Step(24): len = 32470.2, overlap = 33.75
PHY-3002 : Step(25): len = 32623.7, overlap = 33.75
PHY-3002 : Step(26): len = 32630.5, overlap = 33.75
PHY-3002 : Step(27): len = 32486.4, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17967e-05
PHY-3002 : Step(28): len = 33921.6, overlap = 33.75
PHY-3002 : Step(29): len = 34022, overlap = 33.75
PHY-3002 : Step(30): len = 34148.1, overlap = 33.75
PHY-3002 : Step(31): len = 34157.9, overlap = 33.75
PHY-3002 : Step(32): len = 34141.6, overlap = 33.75
PHY-3002 : Step(33): len = 34521.4, overlap = 33.75
PHY-3002 : Step(34): len = 34092, overlap = 36
PHY-3002 : Step(35): len = 33388.5, overlap = 36
PHY-3002 : Step(36): len = 32987.6, overlap = 36
PHY-3002 : Step(37): len = 33013.1, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.35934e-05
PHY-3002 : Step(38): len = 34454.7, overlap = 36
PHY-3002 : Step(39): len = 34681.5, overlap = 36
PHY-3002 : Step(40): len = 34769.3, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.71868e-05
PHY-3002 : Step(41): len = 35573.5, overlap = 36
PHY-3002 : Step(42): len = 35645.4, overlap = 36
PHY-3002 : Step(43): len = 36231.2, overlap = 36
PHY-3002 : Step(44): len = 36291.3, overlap = 36
PHY-3002 : Step(45): len = 36217.8, overlap = 31.5
PHY-3002 : Step(46): len = 36309.4, overlap = 31.5
PHY-3002 : Step(47): len = 36385, overlap = 31.5
PHY-3002 : Step(48): len = 36264.5, overlap = 31.5
PHY-3002 : Step(49): len = 36074.2, overlap = 31.5
PHY-3002 : Step(50): len = 35852.3, overlap = 31.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.43736e-05
PHY-3002 : Step(51): len = 36071.9, overlap = 31.5
PHY-3002 : Step(52): len = 36088.7, overlap = 31.5
PHY-3002 : Step(53): len = 36118.1, overlap = 31.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000188747
PHY-3002 : Step(54): len = 36193.4, overlap = 31.5
PHY-3002 : Step(55): len = 36184.6, overlap = 31.5
PHY-3002 : Step(56): len = 36182.4, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020848s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(57): len = 43034.4, overlap = 13.3438
PHY-3002 : Step(58): len = 43053.3, overlap = 12.9062
PHY-3002 : Step(59): len = 41216.3, overlap = 12.3438
PHY-3002 : Step(60): len = 40959.5, overlap = 12.125
PHY-3002 : Step(61): len = 39193.8, overlap = 16.0625
PHY-3002 : Step(62): len = 38660.7, overlap = 15.8125
PHY-3002 : Step(63): len = 37316.2, overlap = 18.875
PHY-3002 : Step(64): len = 36880.9, overlap = 20.1875
PHY-3002 : Step(65): len = 36325.5, overlap = 20.2188
PHY-3002 : Step(66): len = 35855.8, overlap = 21.4375
PHY-3002 : Step(67): len = 35882.9, overlap = 21.8438
PHY-3002 : Step(68): len = 35468.9, overlap = 21.5625
PHY-3002 : Step(69): len = 35327.6, overlap = 22.125
PHY-3002 : Step(70): len = 35237.9, overlap = 22.4062
PHY-3002 : Step(71): len = 35298.9, overlap = 21.7812
PHY-3002 : Step(72): len = 35271.2, overlap = 20.5938
PHY-3002 : Step(73): len = 35040.4, overlap = 21.4062
PHY-3002 : Step(74): len = 34940.3, overlap = 21
PHY-3002 : Step(75): len = 34715.2, overlap = 20.9688
PHY-3002 : Step(76): len = 34622.5, overlap = 28.7812
PHY-3002 : Step(77): len = 34406.9, overlap = 28.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000270473
PHY-3002 : Step(78): len = 34568, overlap = 25.5625
PHY-3002 : Step(79): len = 34568, overlap = 25.5625
PHY-3002 : Step(80): len = 34287.7, overlap = 25.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000540947
PHY-3002 : Step(81): len = 34513.6, overlap = 24.8438
PHY-3002 : Step(82): len = 34513.6, overlap = 24.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06068e-05
PHY-3002 : Step(83): len = 35196.7, overlap = 47
PHY-3002 : Step(84): len = 35426.9, overlap = 46.9062
PHY-3002 : Step(85): len = 36091.6, overlap = 35.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12136e-05
PHY-3002 : Step(86): len = 35625.2, overlap = 31.0312
PHY-3002 : Step(87): len = 35785.3, overlap = 31.0312
PHY-3002 : Step(88): len = 36047.9, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.24272e-05
PHY-3002 : Step(89): len = 36482.6, overlap = 30.0312
PHY-3002 : Step(90): len = 36713.6, overlap = 28.3438
PHY-3002 : Step(91): len = 37083.6, overlap = 31.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.48543e-05
PHY-3002 : Step(92): len = 36282.4, overlap = 30.875
PHY-3002 : Step(93): len = 36419, overlap = 30.9375
PHY-3002 : Step(94): len = 36419, overlap = 30.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 61.78 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1333.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42136, over cnt = 135(0%), over = 520, worst = 15
PHY-1001 : End global iterations;  0.104025s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 32.07, top5 = 17.28, top10 = 10.74, top15 = 7.68.
PHY-1001 : End incremental global routing;  0.171544s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (45.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5291, tnet num: 1331, tinst num: 1025, tnode num: 6923, tedge num: 8868.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.174017s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (71.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.368463s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (59.4%)

OPT-1001 : Current memory(MB): used = 197, reserve = 163, peak = 197.
OPT-1001 : End physical optimization;  0.384581s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (60.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 421 LUT to BLE ...
SYN-4008 : Packed 421 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 217 remaining SEQ's ...
SYN-4005 : Packed 122 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 95 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 516/834 primitive instances ...
PHY-3001 : End packing;  0.041901s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 475 instances
RUN-1001 : 219 mslices, 220 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1133 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 473 instances, 439 slices, 22 macros(148 instances: 92 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 36742.8, Over = 37.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24248e-05
PHY-3002 : Step(95): len = 36067.3, overlap = 36.5
PHY-3002 : Step(96): len = 36067.3, overlap = 36.5
PHY-3002 : Step(97): len = 35765, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.48496e-05
PHY-3002 : Step(98): len = 36256.7, overlap = 37.75
PHY-3002 : Step(99): len = 36256.7, overlap = 37.75
PHY-3002 : Step(100): len = 35999.4, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.96993e-05
PHY-3002 : Step(101): len = 36819.6, overlap = 34.75
PHY-3002 : Step(102): len = 37014.9, overlap = 35
PHY-3002 : Step(103): len = 37119.6, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.207430s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (45.2%)

PHY-3001 : Trial Legalized: Len = 47853.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00879171
PHY-3002 : Step(104): len = 46050.5, overlap = 0.75
PHY-3002 : Step(105): len = 44476.8, overlap = 3.75
PHY-3002 : Step(106): len = 42427.8, overlap = 7.75
PHY-3002 : Step(107): len = 41504.1, overlap = 10.5
PHY-3002 : Step(108): len = 41659.9, overlap = 11.25
PHY-3002 : Step(109): len = 40553.3, overlap = 13
PHY-3002 : Step(110): len = 40193.9, overlap = 13.5
PHY-3002 : Step(111): len = 40111.3, overlap = 13.25
PHY-3002 : Step(112): len = 39666.3, overlap = 14
PHY-3002 : Step(113): len = 39483, overlap = 14.5
PHY-3002 : Step(114): len = 39254.2, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0175834
PHY-3002 : Step(115): len = 39243, overlap = 14.75
PHY-3002 : Step(116): len = 38972.5, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0351668
PHY-3002 : Step(117): len = 38916.7, overlap = 16
PHY-3002 : Step(118): len = 38816.5, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006591s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (237.1%)

PHY-3001 : Legalized: Len = 43251.4, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 43355.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/1133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51304, over cnt = 128(0%), over = 220, worst = 5
PHY-1002 : len = 52504, over cnt = 55(0%), over = 72, worst = 5
PHY-1002 : len = 53248, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 53328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 53344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.190805s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.3%)

PHY-1001 : Congestion index: top1 = 27.37, top5 = 19.03, top10 = 13.21, top15 = 9.80.
PHY-1001 : End incremental global routing;  0.258517s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (60.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4557, tnet num: 1131, tinst num: 473, tnode num: 5768, tedge num: 7989.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.198657s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (86.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.478190s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (75.2%)

OPT-1001 : Current memory(MB): used = 201, reserve = 165, peak = 201.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001720s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (908.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 955/1133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007847s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.1%)

PHY-1001 : Congestion index: top1 = 27.37, top5 = 19.03, top10 = 13.21, top15 = 9.80.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001891s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.557898s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (75.6%)

RUN-1003 : finish command "place" in  6.479817s wall, 2.046875s user + 1.828125s system = 3.875000s CPU (59.8%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 201 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 475 instances
RUN-1001 : 219 mslices, 220 lslices, 18 pads, 13 brams, 0 dsps
RUN-1001 : There are total 1133 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 406 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4557, tnet num: 1131, tinst num: 473, tnode num: 5768, tedge num: 7989.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 219 mslices, 220 lslices, 18 pads, 13 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 594 clock pins, and constraint 1211 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50984, over cnt = 128(0%), over = 218, worst = 4
PHY-1002 : len = 52120, over cnt = 53(0%), over = 68, worst = 4
PHY-1002 : len = 52832, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 52960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198622s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (7.9%)

PHY-1001 : Congestion index: top1 = 27.31, top5 = 19.03, top10 = 13.16, top15 = 9.72.
PHY-1001 : End global routing;  0.262922s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (29.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 194, peak = 243.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 494, reserve = 464, peak = 494.
PHY-1001 : End build detailed router design. 4.380566s wall, 3.687500s user + 0.140625s system = 3.828125s CPU (87.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.190661s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 1; 1.201880s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (89.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 157312, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End initial routed; 4.632324s wall, 3.812500s user + 0.031250s system = 3.843750s CPU (83.0%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 2; 4.632384s wall, 3.812500s user + 0.031250s system = 3.843750s CPU (83.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 157160, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.034414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 157184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.025295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.164833s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.8%)

PHY-1001 : Current memory(MB): used = 539, reserve = 509, peak = 539.
PHY-1001 : End phase 3; 0.361239s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (90.8%)

PHY-1003 : Routed, final wirelength = 157184
PHY-1001 : Current memory(MB): used = 539, reserve = 509, peak = 539.
PHY-1001 : End export database. 0.015333s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.9%)

PHY-1001 : End detail routing;  10.867457s wall, 9.125000s user + 0.203125s system = 9.328125s CPU (85.8%)

RUN-1003 : finish command "route" in  11.439627s wall, 9.437500s user + 0.234375s system = 9.671875s CPU (84.5%)

RUN-1004 : used memory is 472 MB, reserved memory is 442 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      740   out of  19600    3.78%
#reg                      443   out of  19600    2.26%
#le                       835
  #lut only               392   out of    835   46.95%
  #reg only                95   out of    835   11.38%
  #lut&reg                348   out of    835   41.68%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di             215
#2        config_inst_syn_9    GCLK               config             config_inst.jtck         75
#3        adc/clk_adc          GCLK               lslice             type/a_b[7]_syn_27.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |835    |592     |148     |458     |13      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |143    |88      |45      |55      |4       |0       |
|    fifo_list                       |fifo           |102    |56      |36      |44      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |55     |47      |6       |35      |0       |0       |
|  tx                                |uart_tx        |78     |61      |8       |41      |0       |0       |
|  type                              |type_choice    |117    |109     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |389    |242     |75      |213     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |389    |242     |75      |213     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |135    |72      |0       |122     |0       |0       |
|        reg_inst                    |register       |132    |69      |0       |119     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |254    |170     |75      |91      |0       |0       |
|        bus_inst                    |bus_top        |29     |16      |10      |5       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |16      |10      |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |142    |109     |33      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       567   
    #2         2       276   
    #3         3        88   
    #4         4        42   
    #5        5-10      78   
    #6       11-50      49   
    #7       51-100     2    
  Average     2.80           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 9350d36a77c8f9d23b0475c1e30c681850d2a14bff0a4f96c30bb36231a7201c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 473
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1133, pip num: 10904
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1262 valid insts, and 29955 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100111110100000000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.375303s wall, 14.546875s user + 0.171875s system = 14.718750s CPU (436.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 448 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230309_235029.log"
