// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_g_kernel_ap_uint_10_5_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [9:0] p_read;
input  [9:0] p_read1;
input  [9:0] p_read2;
input  [9:0] p_read3;
input  [9:0] p_read4;
input  [9:0] p_read5;
input  [9:0] p_read6;
input  [9:0] p_read7;
input  [9:0] p_read8;
output  [12:0] ap_return;
input   ap_ce;

reg[12:0] ap_return;

wire   [11:0] ret_V_fu_182_p2;
reg   [11:0] ret_V_reg_307;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] sub_ln61_fu_200_p2;
reg   [12:0] sub_ln61_reg_312;
reg   [0:0] tmp_reg_317;
reg   [11:0] trunc_ln64_1_reg_322;
reg   [11:0] trunc_ln64_2_reg_327;
wire    ap_block_pp0_stage0;
wire   [10:0] zext_ln232_18_fu_104_p1;
wire   [10:0] zext_ln232_fu_100_p1;
wire   [10:0] ret_V_43_fu_108_p2;
wire   [10:0] zext_ln1541_fu_118_p1;
wire   [10:0] zext_ln1541_22_fu_122_p1;
wire   [10:0] add_ln1541_fu_126_p2;
wire   [11:0] zext_ln1541_23_fu_132_p1;
wire   [11:0] zext_ln232_19_fu_114_p1;
wire   [11:0] ret_V_44_fu_136_p2;
wire   [10:0] zext_ln232_21_fu_150_p1;
wire   [10:0] zext_ln232_20_fu_146_p1;
wire   [10:0] ret_V_45_fu_154_p2;
wire   [10:0] zext_ln1541_24_fu_164_p1;
wire   [10:0] zext_ln1541_25_fu_168_p1;
wire   [10:0] add_ln1541_15_fu_172_p2;
wire   [11:0] zext_ln1541_26_fu_178_p1;
wire   [11:0] zext_ln232_22_fu_160_p1;
wire   [11:0] shl_ln61_1_fu_188_p3;
wire   [12:0] zext_ln61_1_fu_196_p1;
wire   [12:0] zext_ln1542_fu_142_p1;
wire   [12:0] shl_ln_fu_206_p3;
wire  signed [14:0] sext_ln64_fu_217_p1;
wire   [14:0] zext_ln61_fu_213_p1;
wire   [14:0] add_ln64_fu_220_p2;
wire   [14:0] sub_ln64_fu_234_p2;
wire  signed [12:0] sext_ln64_1_fu_260_p1;
wire   [13:0] zext_ln64_fu_263_p1;
wire  signed [12:0] sext_ln64_2_fu_273_p1;
wire   [13:0] sub_ln64_1_fu_267_p2;
wire   [13:0] zext_ln64_1_fu_276_p1;
wire   [13:0] res_fu_280_p3;
wire   [0:0] tmp_46_fu_291_p3;
wire   [12:0] trunc_ln61_fu_287_p1;
wire   [12:0] select_ln65_fu_299_p3;
reg    ap_ce_reg;
reg   [9:0] p_read_int_reg;
reg   [9:0] p_read1_int_reg;
reg   [9:0] p_read2_int_reg;
reg   [9:0] p_read3_int_reg;
reg   [9:0] p_read4_int_reg;
reg   [9:0] p_read5_int_reg;
reg   [9:0] p_read6_int_reg;
reg   [9:0] p_read7_int_reg;
reg   [9:0] p_read8_int_reg;
reg   [12:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln65_fu_299_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read_int_reg <= p_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ret_V_reg_307 <= ret_V_fu_182_p2;
        sub_ln61_reg_312 <= sub_ln61_fu_200_p2;
        tmp_reg_317 <= add_ln64_fu_220_p2[32'd14];
        trunc_ln64_1_reg_322 <= {{sub_ln64_fu_234_p2[14:3]}};
        trunc_ln64_2_reg_327 <= {{add_ln64_fu_220_p2[14:3]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln65_fu_299_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln1541_15_fu_172_p2 = (zext_ln1541_24_fu_164_p1 + zext_ln1541_25_fu_168_p1);

assign add_ln1541_fu_126_p2 = (zext_ln1541_fu_118_p1 + zext_ln1541_22_fu_122_p1);

assign add_ln64_fu_220_p2 = ($signed(sext_ln64_fu_217_p1) + $signed(zext_ln61_fu_213_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign res_fu_280_p3 = ((tmp_reg_317[0:0] == 1'b1) ? sub_ln64_1_fu_267_p2 : zext_ln64_1_fu_276_p1);

assign ret_V_43_fu_108_p2 = (zext_ln232_18_fu_104_p1 + zext_ln232_fu_100_p1);

assign ret_V_44_fu_136_p2 = (zext_ln1541_23_fu_132_p1 + zext_ln232_19_fu_114_p1);

assign ret_V_45_fu_154_p2 = (zext_ln232_21_fu_150_p1 + zext_ln232_20_fu_146_p1);

assign ret_V_fu_182_p2 = (zext_ln1541_26_fu_178_p1 + zext_ln232_22_fu_160_p1);

assign select_ln65_fu_299_p3 = ((tmp_46_fu_291_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln61_fu_287_p1);

assign sext_ln64_1_fu_260_p1 = $signed(trunc_ln64_1_reg_322);

assign sext_ln64_2_fu_273_p1 = $signed(trunc_ln64_2_reg_327);

assign sext_ln64_fu_217_p1 = $signed(sub_ln61_reg_312);

assign shl_ln61_1_fu_188_p3 = {{p_read4_int_reg}, {2'd0}};

assign shl_ln_fu_206_p3 = {{ret_V_reg_307}, {1'd0}};

assign sub_ln61_fu_200_p2 = (zext_ln61_1_fu_196_p1 - zext_ln1542_fu_142_p1);

assign sub_ln64_1_fu_267_p2 = (14'd0 - zext_ln64_fu_263_p1);

assign sub_ln64_fu_234_p2 = (15'd0 - add_ln64_fu_220_p2);

assign tmp_46_fu_291_p3 = res_fu_280_p3[32'd13];

assign trunc_ln61_fu_287_p1 = res_fu_280_p3[12:0];

assign zext_ln1541_22_fu_122_p1 = p_read8_int_reg;

assign zext_ln1541_23_fu_132_p1 = add_ln1541_fu_126_p2;

assign zext_ln1541_24_fu_164_p1 = p_read5_int_reg;

assign zext_ln1541_25_fu_168_p1 = p_read7_int_reg;

assign zext_ln1541_26_fu_178_p1 = add_ln1541_15_fu_172_p2;

assign zext_ln1541_fu_118_p1 = p_read6_int_reg;

assign zext_ln1542_fu_142_p1 = ret_V_44_fu_136_p2;

assign zext_ln232_18_fu_104_p1 = p_read2_int_reg;

assign zext_ln232_19_fu_114_p1 = ret_V_43_fu_108_p2;

assign zext_ln232_20_fu_146_p1 = p_read1_int_reg;

assign zext_ln232_21_fu_150_p1 = p_read3_int_reg;

assign zext_ln232_22_fu_160_p1 = ret_V_45_fu_154_p2;

assign zext_ln232_fu_100_p1 = p_read_int_reg;

assign zext_ln61_1_fu_196_p1 = shl_ln61_1_fu_188_p3;

assign zext_ln61_fu_213_p1 = shl_ln_fu_206_p3;

assign zext_ln64_1_fu_276_p1 = $unsigned(sext_ln64_2_fu_273_p1);

assign zext_ln64_fu_263_p1 = $unsigned(sext_ln64_1_fu_260_p1);

endmodule //ISPPipeline_accel_g_kernel_ap_uint_10_5_s
