-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Aug 02 20:53:26 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v7
  Current state: schedule
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                    2768  323077     323082            0  0        ? 
    Design Total:                           2768  323077     323082            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /inPlaceNTT_DIF/core     
    
  I/O Data Ranges
    Port                         Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                          IN   Unsigned         1                                     
    rst                          IN   Unsigned         1                                     
    vec:rsc(0)(0).q              IN   Unsigned        64                                     
    vec:rsc(0)(1).q              IN   Unsigned        64                                     
    vec:rsc(0)(2).q              IN   Unsigned        64                                     
    vec:rsc(0)(3).q              IN   Unsigned        64                                     
    vec:rsc(0)(4).q              IN   Unsigned        64                                     
    vec:rsc(0)(5).q              IN   Unsigned        64                                     
    vec:rsc(0)(6).q              IN   Unsigned        64                                     
    vec:rsc(0)(7).q              IN   Unsigned        64                                     
    vec:rsc(0)(8).q              IN   Unsigned        64                                     
    vec:rsc(0)(9).q              IN   Unsigned        64                                     
    vec:rsc(0)(10).q             IN   Unsigned        64                                     
    vec:rsc(0)(11).q             IN   Unsigned        64                                     
    vec:rsc(0)(12).q             IN   Unsigned        64                                     
    vec:rsc(0)(13).q             IN   Unsigned        64                                     
    vec:rsc(0)(14).q             IN   Unsigned        64                                     
    vec:rsc(0)(15).q             IN   Unsigned        64                                     
    p:rsc.dat                    IN   Unsigned        64                                     
    r:rsc.dat                    IN   Unsigned        64                                     
    twiddle:rsc(0)(0).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(1).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(2).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(3).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(4).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(5).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(6).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(7).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(8).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(9).q          IN   Unsigned        64                                     
    twiddle:rsc(0)(10).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(11).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(12).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(13).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(14).q         IN   Unsigned        64                                     
    twiddle:rsc(0)(15).q         IN   Unsigned        64                                     
    vec:rsc(0)(0).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(0).d              OUT  Unsigned        64                                     
    vec:rsc(0)(0).we             OUT  Unsigned         1                                     
    vec:rsc(0)(0).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(0).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(1).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(1).d              OUT  Unsigned        64                                     
    vec:rsc(0)(1).we             OUT  Unsigned         1                                     
    vec:rsc(0)(1).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(1).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(2).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(2).d              OUT  Unsigned        64                                     
    vec:rsc(0)(2).we             OUT  Unsigned         1                                     
    vec:rsc(0)(2).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(2).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(3).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(3).d              OUT  Unsigned        64                                     
    vec:rsc(0)(3).we             OUT  Unsigned         1                                     
    vec:rsc(0)(3).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(3).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(4).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(4).d              OUT  Unsigned        64                                     
    vec:rsc(0)(4).we             OUT  Unsigned         1                                     
    vec:rsc(0)(4).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(4).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(5).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(5).d              OUT  Unsigned        64                                     
    vec:rsc(0)(5).we             OUT  Unsigned         1                                     
    vec:rsc(0)(5).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(5).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(6).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(6).d              OUT  Unsigned        64                                     
    vec:rsc(0)(6).we             OUT  Unsigned         1                                     
    vec:rsc(0)(6).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(6).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(7).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(7).d              OUT  Unsigned        64                                     
    vec:rsc(0)(7).we             OUT  Unsigned         1                                     
    vec:rsc(0)(7).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(7).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(8).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(8).d              OUT  Unsigned        64                                     
    vec:rsc(0)(8).we             OUT  Unsigned         1                                     
    vec:rsc(0)(8).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(8).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(9).wadr           OUT  Unsigned         6                                     
    vec:rsc(0)(9).d              OUT  Unsigned        64                                     
    vec:rsc(0)(9).we             OUT  Unsigned         1                                     
    vec:rsc(0)(9).radr           OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(9).lz      OUT  Unsigned         1                                     
    vec:rsc(0)(10).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(10).d             OUT  Unsigned        64                                     
    vec:rsc(0)(10).we            OUT  Unsigned         1                                     
    vec:rsc(0)(10).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(10).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(11).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(11).d             OUT  Unsigned        64                                     
    vec:rsc(0)(11).we            OUT  Unsigned         1                                     
    vec:rsc(0)(11).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(11).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(12).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(12).d             OUT  Unsigned        64                                     
    vec:rsc(0)(12).we            OUT  Unsigned         1                                     
    vec:rsc(0)(12).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(12).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(13).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(13).d             OUT  Unsigned        64                                     
    vec:rsc(0)(13).we            OUT  Unsigned         1                                     
    vec:rsc(0)(13).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(13).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(14).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(14).d             OUT  Unsigned        64                                     
    vec:rsc(0)(14).we            OUT  Unsigned         1                                     
    vec:rsc(0)(14).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(14).lz     OUT  Unsigned         1                                     
    vec:rsc(0)(15).wadr          OUT  Unsigned         6                                     
    vec:rsc(0)(15).d             OUT  Unsigned        64                                     
    vec:rsc(0)(15).we            OUT  Unsigned         1                                     
    vec:rsc(0)(15).radr          OUT  Unsigned         6                                     
    vec:rsc.triosy(0)(15).lz     OUT  Unsigned         1                                     
    p:rsc.triosy.lz              OUT  Unsigned         1                                     
    r:rsc.triosy.lz              OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(0).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(1).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(2).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(3).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(4).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(4).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(5).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(5).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(6).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(6).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(7).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(7).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(8).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(8).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(9).radr       OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(9).lz  OUT  Unsigned         1                                     
    twiddle:rsc(0)(10).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(10).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(11).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(11).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(12).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(12).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(13).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(13).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(14).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(14).lz OUT  Unsigned         1                                     
    twiddle:rsc(0)(15).radr      OUT  Unsigned         6                                     
    twiddle:rsc.triosy(0)(15).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /inPlaceNTT_DIF/modulo/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                    Indices Phys Memory Address     
      --------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /inPlaceNTT_DIF/modulo/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/return:rsc
      Memory Component: mgc_out_dreg                 Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                      Indices Phys Memory Address     
      ----------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/modulo/ccs_ccore_start:rsc
      Memory Component: ccs_in                       Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                               Indices Phys Memory Address     
      -------------------------------------- ------- -----------------------
      /inPlaceNTT_DIF/modulo/ccs_ccore_start     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/vec:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /inPlaceNTT_DIF/vec    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block          Original Addresses  
      -------------- -------------------
      vec:rsc(0)(0)    0, 16, ..., 1008  
      vec:rsc(0)(1)    1, 17, ..., 1009  
      vec:rsc(0)(2)    2, 18, ..., 1010  
      vec:rsc(0)(3)    3, 19, ..., 1011  
      vec:rsc(0)(4)    4, 20, ..., 1012  
      vec:rsc(0)(5)    5, 21, ..., 1013  
      vec:rsc(0)(6)    6, 22, ..., 1014  
      vec:rsc(0)(7)    7, 23, ..., 1015  
      vec:rsc(0)(8)    8, 24, ..., 1016  
      vec:rsc(0)(9)    9, 25, ..., 1017  
      vec:rsc(0)(10)   10, 26, ..., 1018 
      vec:rsc(0)(11)   11, 27, ..., 1019 
      vec:rsc(0)(12)   12, 28, ..., 1020 
      vec:rsc(0)(13)   13, 29, ..., 1021 
      vec:rsc(0)(14)   14, 30, ..., 1022 
      vec:rsc(0)(15)   15, 31, ..., 1023 
      
    Resource Name: /inPlaceNTT_DIF/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/r:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /inPlaceNTT_DIF/r    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /inPlaceNTT_DIF/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address        
      ----------------------- ------- --------------------------
      /inPlaceNTT_DIF/twiddle    0:63 000003ff-00000000 (1023-0) 
      
      Splitting: 
      Block              Original Addresses  
      ------------------ -------------------
      twiddle:rsc(0)(0)    0, 16, ..., 1008  
      twiddle:rsc(0)(1)    1, 17, ..., 1009  
      twiddle:rsc(0)(2)    2, 18, ..., 1010  
      twiddle:rsc(0)(3)    3, 19, ..., 1011  
      twiddle:rsc(0)(4)    4, 20, ..., 1012  
      twiddle:rsc(0)(5)    5, 21, ..., 1013  
      twiddle:rsc(0)(6)    6, 22, ..., 1014  
      twiddle:rsc(0)(7)    7, 23, ..., 1015  
      twiddle:rsc(0)(8)    8, 24, ..., 1016  
      twiddle:rsc(0)(9)    9, 25, ..., 1017  
      twiddle:rsc(0)(10)   10, 26, ..., 1018 
      twiddle:rsc(0)(11)   11, 27, ..., 1019 
      twiddle:rsc(0)(12)   12, 28, ..., 1020 
      twiddle:rsc(0)(13)   13, 29, ..., 1021 
      twiddle:rsc(0)(14)   14, 30, ..., 1022 
      twiddle:rsc(0)(15)   15, 31, ..., 1023 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /inPlaceNTT_DIF/core core:rlp           Infinite       0     323082 ?    6.46 ms                       
    /inPlaceNTT_DIF/core  main              Infinite       2     323082 ?    6.46 ms                       
    /inPlaceNTT_DIF/core   STAGE_LOOP             10       2     323080 ?    6.46 ms                       
    /inPlaceNTT_DIF/core    VEC_LOOP               ?       1      32306 ?  646.12 us                       
    /inPlaceNTT_DIF/core     COMP_LOOP            65     497      32305 ?  646.10 us      16               
    
  Loop Execution Profile
    Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ---------------- ------------ -------------------------- ----------------- --------
    /inPlaceNTT_DIF/core core:rlp                 0 ?                        0.00         323082 ?           
    /inPlaceNTT_DIF/core  main                    2 ?                        0.00         323082 ?           
    /inPlaceNTT_DIF/core   STAGE_LOOP            20 ?                        0.01         323080 ?           
    /inPlaceNTT_DIF/core    VEC_LOOP             10 ?                        0.00         323060 ?           
    /inPlaceNTT_DIF/core     COMP_LOOP       323050 ?                       99.99         323050 ?           
    
  End of Report
