[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_SRAM"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SRAM8BIT9|SRAM8BIT9>io_dataOut",
    "sources":[
      "~SRAM8BIT9|SRAM8BIT9>io_readEnable",
      "~SRAM8BIT9|SRAM8BIT9>io_addr"
    ]
  }
]