

================================================================
== Vivado HLS Report for 'Filter2D_32_32_int_int_1080_1920_3_3_s'
================================================================
* Date:           Sat Jul  4 10:35:21 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   71|  2086561|   71|  2086561|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_borderInterpolate_fu_745  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_753  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_761  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_769  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_777  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_785  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_793  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_801  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_809  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_817  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_825  |borderInterpolate  |    3|    3|    1|    1| function |
        |grp_borderInterpolate_fu_833  |borderInterpolate  |    3|    3|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |   70|  2086560| 14 ~ 1932 |          -|          -| 5 ~ 1080 |    no    |
        | + loop_width  |   11|     1929|         11|          1|          1| 2 ~ 1920 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    751|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    2016|   4932|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|    1100|      -|
|ShiftMemory      |        -|      -|       0|     45|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|    3116|   5872|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       2|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+-------------------+---------+-------+-----+-----+
    |grp_borderInterpolate_fu_745  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_753  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_761  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_769  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_777  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_785  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_793  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_801  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_809  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_817  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_825  |borderInterpolate  |        0|      0|  168|  411|
    |grp_borderInterpolate_fu_833  |borderInterpolate  |        0|      0|  168|  411|
    +------------------------------+-------------------+---------+-------+-----+-----+
    |Total                         |                   |        0|      0| 2016| 4932|
    +------------------------------+-------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------------+------------------------------------------------------+---------+------+-----+------+-------------+
    |      Memory     |                        Module                        | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------+---------+------+-----+------+-------------+
    |k_buf_0_val_0_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_1_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_2_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_0_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_1_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_2_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_0_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_1_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_2_U  |Filter2D_32_32_int_int_1080_1920_3_3_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    +-----------------+------------------------------------------------------+---------+------+-----+------+-------------+
    |Total            |                                                      |        9| 17280|   72|     9|       138240|
    +-----------------+------------------------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |brmerge_reg_2870           |  0|   1|    1|          0|
    |col_assign_1_reg_2916      |  0|   2|    2|          0|
    |col_assign_4_0_1_reg_2955  |  0|   2|    2|          0|
    |col_assign_4_1_1_reg_2959  |  0|   2|    2|          0|
    |col_assign_4_1_reg_2947    |  0|   2|    2|          0|
    |col_assign_4_2_1_reg_2963  |  0|   2|    2|          0|
    |col_assign_4_2_reg_2951    |  0|   2|    2|          0|
    |col_assign_4_reg_2943      |  0|   2|    2|          0|
    |col_assign_reg_2893        |  0|   2|    2|          0|
    |col_assign_s_reg_2939      |  0|   2|    2|          0|
    |locy_0_2_reg_2992          |  0|   2|    2|          0|
    |locy_1_2_reg_3006          |  0|   2|    2|          0|
    |locy_2_2_reg_3020          |  0|   2|    2|          0|
    |or_cond217_i_reg_2849      |  0|   1|    1|          0|
    |or_cond3_1_reg_2901        |  0|   1|    1|          0|
    |or_cond3_2_reg_2924        |  0|   1|    1|          0|
    |or_cond3_reg_2878          |  0|   1|    1|          0|
    |tmp_13_reg_2874            |  0|   1|    1|          0|
    |tmp_14_reg_2886            |  0|   1|    1|          0|
    |tmp_17_reg_2882            |  0|   1|    1|          0|
    |tmp_30_reg_2905            |  0|   1|    1|          0|
    |tmp_39_1_reg_2897          |  0|   1|    1|          0|
    |tmp_39_2_reg_2920          |  0|   1|    1|          0|
    |tmp_40_reg_2928            |  0|   1|    1|          0|
    |tmp_42_0_pr1_reg_570       |  0|   1|    1|          0|
    |tmp_42_0_pr_reg_630        |  0|   1|    1|          0|
    |tmp_42_1_pr1_reg_590       |  0|   1|    1|          0|
    |tmp_42_1_pr_reg_646        |  0|   1|    1|          0|
    |tmp_42_1_reg_2909          |  0|   1|    1|          0|
    |tmp_42_2_pr1_reg_610       |  0|   1|    1|          0|
    |tmp_42_2_pr_reg_662        |  0|   1|    1|          0|
    |tmp_42_2_reg_2932          |  0|   1|    1|          0|
    |tmp_7_reg_2840             |  0|   1|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  0|  45|   45|          0|
    +---------------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_1104_p2                   |     +    |      0|  0|  13|          13|           2|
    |ImagLoc_y_fu_1002_p2                   |     +    |      0|  0|  13|          13|           4|
    |col_assign_1_fu_1203_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_1_fu_1335_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_2_fu_1349_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_fu_1321_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_0_1_fu_1263_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_1_fu_1267_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_fu_1255_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_1_fu_1271_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_fu_1259_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_fu_1251_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_1160_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_s_fu_1246_p2                |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_943_p2                   |     +    |      0|  0|  13|          13|           3|
    |i_V_fu_990_p2                          |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_1077_p2                         |     +    |      0|  0|  12|          12|           1|
    |p_Val2_1_fu_2171_p2                    |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_0_1_2_fu_1974_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_1_2_fu_2046_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_1_2_fu_2118_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_4_fu_2222_p2                    |     +    |      0|  0|  11|          11|          11|
    |p_Val2_s_fu_2273_p2                    |     +    |      0|  0|  11|          11|          11|
    |ref_fu_971_p2                          |     +    |      0|  0|  13|          13|           2|
    |tmp_1_fu_955_p2                        |     +    |      0|  0|  13|          13|           3|
    |widthloop_fu_949_p2                    |     +    |      0|  0|  13|          13|           2|
    |y_1_2_1_fu_1062_p2                     |     +    |      0|  0|  13|          13|           4|
    |y_1_2_fu_1056_p2                       |     +    |      0|  0|  13|          13|           4|
    |locy_0_1_fu_1640_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_0_2_fu_1291_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_1_fu_1740_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_2_fu_1299_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_fu_1708_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_1_fu_1840_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_2_2_fu_1307_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_2_fu_1808_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_fu_1608_p2                        |     -    |      0|  0|   2|           2|           2|
    |p_Val2_2_0_0_2_fu_1934_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_0_1_fu_1956_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_0_2_fu_2163_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_0_2_fu_2006_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_1_1_fu_2028_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_2_fu_2214_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_0_2_fu_2078_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_2_1_fu_2100_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_2_fu_2265_p2                |     -    |      0|  0|  11|          11|          11|
    |p_dst_data_stream_0_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_i_2_cast_cast_fu_1049_p3             |  Select  |      0|  0|   3|           1|           3|
    |sel_tmp10_fu_1751_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp13_fu_1819_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp16_fu_1851_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp1_fu_1619_p3                    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_1651_p3                    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_1719_p3                    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_1_3_fu_1632_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_1_3_fu_1664_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_0_1_3_fu_1732_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_1_1_3_fu_1764_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_0_1_3_fu_1832_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_1_1_3_fu_1864_p3  |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_1084                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1088                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1095                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1106                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1110                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1117                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1128                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1132                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1139                        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_618                         |    and   |      0|  0|   2|           1|           1|
    |or_cond217_i_fu_1099_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond3_1_fu_1184_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond3_2_fu_1227_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_1141_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_2_fu_1035_p2                   |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_2333_p2                  |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_2353_p2                  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_2313_p2                    |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1093_p2                       |   icmp   |      0|  0|  13|          11|           1|
    |icmp_fu_1024_p2                        |   icmp   |      0|  0|  14|          12|           1|
    |not_i_i_i1_fu_2256_p2                  |   icmp   |      0|  0|   3|           3|           1|
    |not_i_i_i2_fu_2307_p2                  |   icmp   |      0|  0|   3|           3|           1|
    |not_i_i_i_fu_2205_p2                   |   icmp   |      0|  0|   3|           3|           1|
    |sel_tmp11_fu_1758_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp12_fu_1815_p2                   |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp14_fu_1826_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp15_fu_1847_p2                   |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp17_fu_1858_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp2_fu_1626_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp3_fu_1726_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp4_fu_1647_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp6_fu_1658_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp7_fu_1747_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp8_fu_1715_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp_fu_1615_p2                     |   icmp   |      0|  0|   2|           2|           2|
    |tmp_13_fu_1136_p2                      |   icmp   |      0|  0|  17|          14|          14|
    |tmp_14_fu_1155_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_34_2_fu_1030_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_39_1_fu_1179_p2                    |   icmp   |      0|  0|  17|          14|          14|
    |tmp_39_2_fu_1222_p2                    |   icmp   |      0|  0|  17|          14|          14|
    |tmp_3_fu_985_p2                        |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_1_fu_1198_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_2_fu_1241_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_4_fu_996_p2                        |   icmp   |      0|  0|  14|          12|           3|
    |tmp_6_fu_1008_p2                       |   icmp   |      0|  0|  16|          13|           2|
    |tmp_7_fu_1072_p2                       |   icmp   |      0|  0|  16|          13|          13|
    |ap_sig_bdd_123                         |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_97                          |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1118_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i1_99_fu_2340_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i2_101_fu_2360_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_98_fu_2320_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_neg218_i_cast_fu_965_p2              |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_1173_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1216_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1130_p2                         |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i1_fu_2250_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i2_fu_2301_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_2199_p2                     |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 751|         578|         536|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7  |   8|          4|    8|         32|
    |p_012_0_i_reg_548                                         |  12|          2|   12|         24|
    |p_025_0_i_reg_559                                         |  12|          2|   12|         24|
    |src_kernel_win_0_val_0_1_fu_134                           |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_1_fu_150                           |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_146                           |   8|          6|    8|         48|
    |src_kernel_win_1_val_0_1_fu_170                           |   8|          3|    8|         24|
    |src_kernel_win_1_val_1_1_fu_186                           |   8|          3|    8|         24|
    |src_kernel_win_1_val_2_1_fu_182                           |   8|          6|    8|         48|
    |src_kernel_win_2_val_0_1_fu_206                           |   8|          3|    8|         24|
    |src_kernel_win_2_val_1_1_fu_222                           |   8|          3|    8|         24|
    |src_kernel_win_2_val_2_1_fu_218                           |   8|          6|    8|         48|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 144|         64|  144|        528|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+-----+-----------+
    |                           Name                           | FF | Bits| Const Bits|
    +----------------------------------------------------------+----+-----+-----------+
    |ImagLoc_x_reg_2853                                        |  13|   13|          0|
    |ImagLoc_y_reg_2786                                        |  13|   13|          0|
    |ap_CS_fsm                                                 |   2|    2|          0|
    |ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_678pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_689pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_700pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_711pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_722pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_733pp0_it7  |   8|    8|          0|
    |ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1              |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_0_pr_reg_630pp0_it2               |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_1_pr1_reg_590pp0_it1              |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_1_pr_reg_646pp0_it2               |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_2_pr1_reg_610pp0_it1              |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_2_pr_reg_662pp0_it2               |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10                                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9                                     |   1|    1|          0|
    |ap_reg_ppstg_col_assign_3_1_reg_3064_pp0_it6              |   2|    2|          0|
    |ap_reg_ppstg_col_assign_3_2_reg_3086_pp0_it6              |   2|    2|          0|
    |ap_reg_ppstg_col_assign_3_reg_3042_pp0_it6                |   2|    2|          0|
    |ap_reg_ppstg_tmp_12_reg_2860_pp0_it1                      |   2|    2|          0|
    |brmerge_reg_2870                                          |   1|    1|          0|
    |col_assign_1_reg_2916                                     |   2|    2|          0|
    |col_assign_3_1_reg_3064                                   |   2|    2|          0|
    |col_assign_3_2_reg_3086                                   |   2|    2|          0|
    |col_assign_3_reg_3042                                     |   2|    2|          0|
    |col_assign_4_0_1_reg_2955                                 |   2|    2|          0|
    |col_assign_4_1_1_reg_2959                                 |   2|    2|          0|
    |col_assign_4_1_reg_2947                                   |   2|    2|          0|
    |col_assign_4_2_1_reg_2963                                 |   2|    2|          0|
    |col_assign_4_2_reg_2951                                   |   2|    2|          0|
    |col_assign_4_reg_2943                                     |   2|    2|          0|
    |col_assign_reg_2893                                       |   2|    2|          0|
    |col_assign_s_reg_2939                                     |   2|    2|          0|
    |col_buf_0_val_0_0_1_fu_254                                |   8|    8|          0|
    |col_buf_0_val_0_0_2_fu_258                                |   8|    8|          0|
    |col_buf_0_val_0_0_3_fu_262                                |   8|    8|          0|
    |col_buf_0_val_0_0_fu_350                                  |   8|    8|          0|
    |col_buf_1_val_0_0_1_fu_214                                |   8|    8|          0|
    |col_buf_1_val_0_0_2_fu_230                                |   8|    8|          0|
    |col_buf_1_val_0_0_3_fu_238                                |   8|    8|          0|
    |col_buf_1_val_0_0_fu_354                                  |   8|    8|          0|
    |col_buf_2_val_0_0_1_fu_142                                |   8|    8|          0|
    |col_buf_2_val_0_0_2_fu_158                                |   8|    8|          0|
    |col_buf_2_val_0_0_3_fu_166                                |   8|    8|          0|
    |col_buf_2_val_0_0_fu_358                                  |   8|    8|          0|
    |cols_cast1_reg_2723                                       |  12|   14|          2|
    |heightloop_reg_2730                                       |  13|   13|          0|
    |i_V_reg_2776                                              |  12|   12|          0|
    |isneg_1_reg_3387                                          |   1|    1|          0|
    |isneg_2_reg_3408                                          |   1|    1|          0|
    |isneg_reg_3366                                            |   1|    1|          0|
    |k_buf_0_val_0_addr_reg_3024                               |  11|   11|          0|
    |k_buf_0_val_1_addr_reg_3030                               |  11|   11|          0|
    |k_buf_0_val_2_addr_reg_3036                               |  11|   11|          0|
    |k_buf_1_val_0_addr_reg_3046                               |  11|   11|          0|
    |k_buf_1_val_1_addr_reg_3052                               |  11|   11|          0|
    |k_buf_1_val_2_addr_reg_3058                               |  11|   11|          0|
    |k_buf_2_val_0_addr_reg_3068                               |  11|   11|          0|
    |k_buf_2_val_1_addr_reg_3074                               |  11|   11|          0|
    |k_buf_2_val_2_addr_reg_3080                               |  11|   11|          0|
    |locy_0_2_reg_2992                                         |   2|    2|          0|
    |locy_1_2_reg_3006                                         |   2|    2|          0|
    |locy_2_2_reg_3020                                         |   2|    2|          0|
    |not_i_i_i1_reg_3403                                       |   1|    1|          0|
    |not_i_i_i2_reg_3424                                       |   1|    1|          0|
    |not_i_i_i_reg_3382                                        |   1|    1|          0|
    |or_cond217_i_reg_2849                                     |   1|    1|          0|
    |or_cond3_1_reg_2901                                       |   1|    1|          0|
    |or_cond3_2_reg_2924                                       |   1|    1|          0|
    |or_cond3_reg_2878                                         |   1|    1|          0|
    |or_cond_2_reg_2798                                        |   1|    1|          0|
    |p_012_0_i_reg_548                                         |  12|   12|          0|
    |p_025_0_i_reg_559                                         |  12|   12|          0|
    |p_Val2_2_0_1_2_reg_3331                                   |  11|   11|          0|
    |p_Val2_2_1_1_2_reg_3346                                   |  11|   11|          0|
    |p_Val2_2_2_1_2_reg_3361                                   |  11|   11|          0|
    |p_Val2_2_reg_3371                                         |   8|    8|          0|
    |p_Val2_5_reg_3392                                         |   8|    8|          0|
    |p_Val2_7_reg_3413                                         |   8|    8|          0|
    |p_i_2_cast_cast_reg_2807                                  |   2|    2|          0|
    |p_neg218_i_cast_reg_2747                                  |   2|    2|          0|
    |ref_reg_2763                                              |  13|   13|          0|
    |right_border_buf_0_val_0_0_fu_314                         |   8|    8|          0|
    |right_border_buf_0_val_0_1_fu_318                         |   8|    8|          0|
    |right_border_buf_0_val_0_2_fu_322                         |   8|    8|          0|
    |right_border_buf_0_val_1_0_reg_3185                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_1_fu_246                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_2_fu_250                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_fu_242                         |   8|    8|          0|
    |right_border_buf_0_val_2_0_reg_3180                       |   8|    8|          0|
    |right_border_buf_1_val_0_0_fu_326                         |   8|    8|          0|
    |right_border_buf_1_val_0_1_fu_330                         |   8|    8|          0|
    |right_border_buf_1_val_0_2_fu_334                         |   8|    8|          0|
    |right_border_buf_1_val_1_0_reg_3217                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_1_fu_270                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_2_fu_274                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_fu_266                         |   8|    8|          0|
    |right_border_buf_1_val_2_0_reg_3212                       |   8|    8|          0|
    |right_border_buf_2_val_0_0_fu_338                         |   8|    8|          0|
    |right_border_buf_2_val_0_1_fu_342                         |   8|    8|          0|
    |right_border_buf_2_val_0_2_fu_346                         |   8|    8|          0|
    |right_border_buf_2_val_1_0_reg_3249                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_1_fu_194                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_2_fu_202                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_fu_178                         |   8|    8|          0|
    |right_border_buf_2_val_2_0_reg_3244                       |   8|    8|          0|
    |src_kernel_win_0_val_0_1_6_reg_3276                       |   8|    8|          0|
    |src_kernel_win_0_val_0_1_fu_134                           |   8|    8|          0|
    |src_kernel_win_0_val_0_1_load_reg_3321                    |   8|    8|          0|
    |src_kernel_win_0_val_0_2_fu_138                           |   8|    8|          0|
    |src_kernel_win_0_val_0_2_load_reg_3326                    |   8|    8|          0|
    |src_kernel_win_0_val_1_1_6_reg_3286                       |   8|    8|          0|
    |src_kernel_win_0_val_1_1_fu_150                           |   8|    8|          0|
    |src_kernel_win_0_val_1_2_fu_154                           |   8|    8|          0|
    |src_kernel_win_0_val_2_0_reg_3193                         |   8|    8|          0|
    |src_kernel_win_0_val_2_1_9_reg_3281                       |   8|    8|          0|
    |src_kernel_win_0_val_2_1_fu_146                           |   8|    8|          0|
    |src_kernel_win_0_val_2_2_fu_162                           |   8|    8|          0|
    |src_kernel_win_1_val_0_1_6_reg_3291                       |   8|    8|          0|
    |src_kernel_win_1_val_0_1_fu_170                           |   8|    8|          0|
    |src_kernel_win_1_val_0_1_load_reg_3336                    |   8|    8|          0|
    |src_kernel_win_1_val_0_2_fu_174                           |   8|    8|          0|
    |src_kernel_win_1_val_0_2_load_reg_3341                    |   8|    8|          0|
    |src_kernel_win_1_val_1_1_6_reg_3301                       |   8|    8|          0|
    |src_kernel_win_1_val_1_1_fu_186                           |   8|    8|          0|
    |src_kernel_win_1_val_1_2_fu_190                           |   8|    8|          0|
    |src_kernel_win_1_val_2_0_reg_3225                         |   8|    8|          0|
    |src_kernel_win_1_val_2_1_9_reg_3296                       |   8|    8|          0|
    |src_kernel_win_1_val_2_1_fu_182                           |   8|    8|          0|
    |src_kernel_win_1_val_2_2_fu_198                           |   8|    8|          0|
    |src_kernel_win_2_val_0_1_6_reg_3306                       |   8|    8|          0|
    |src_kernel_win_2_val_0_1_fu_206                           |   8|    8|          0|
    |src_kernel_win_2_val_0_1_load_reg_3351                    |   8|    8|          0|
    |src_kernel_win_2_val_0_2_fu_210                           |   8|    8|          0|
    |src_kernel_win_2_val_0_2_load_reg_3356                    |   8|    8|          0|
    |src_kernel_win_2_val_1_1_6_reg_3316                       |   8|    8|          0|
    |src_kernel_win_2_val_1_1_fu_222                           |   8|    8|          0|
    |src_kernel_win_2_val_1_2_fu_226                           |   8|    8|          0|
    |src_kernel_win_2_val_2_0_reg_3257                         |   8|    8|          0|
    |src_kernel_win_2_val_2_1_9_reg_3311                       |   8|    8|          0|
    |src_kernel_win_2_val_2_1_fu_218                           |   8|    8|          0|
    |src_kernel_win_2_val_2_2_fu_234                           |   8|    8|          0|
    |tmp_12_reg_2860                                           |   2|    2|          0|
    |tmp_13_reg_2874                                           |   1|    1|          0|
    |tmp_14_reg_2886                                           |   1|    1|          0|
    |tmp_15_reg_2987                                           |   2|    2|          0|
    |tmp_17_reg_2882                                           |   1|    1|          0|
    |tmp_18_reg_3200                                           |   2|    2|          0|
    |tmp_19_reg_3206                                           |   2|    2|          0|
    |tmp_1_reg_2740                                            |  13|   13|          0|
    |tmp_20_reg_2967                                           |   2|    2|          0|
    |tmp_28_reg_3001                                           |   2|    2|          0|
    |tmp_30_reg_2905                                           |   1|    1|          0|
    |tmp_31_reg_3232                                           |   2|    2|          0|
    |tmp_32_reg_3238                                           |   2|    2|          0|
    |tmp_33_reg_2972                                           |   2|    2|          0|
    |tmp_38_reg_3015                                           |   2|    2|          0|
    |tmp_39_1_reg_2897                                         |   1|    1|          0|
    |tmp_39_2_reg_2920                                         |   1|    1|          0|
    |tmp_40_reg_2928                                           |   1|    1|          0|
    |tmp_41_reg_3264                                           |   2|    2|          0|
    |tmp_42_0_pr1_reg_570                                      |   1|    1|          0|
    |tmp_42_0_pr_reg_630                                       |   1|    1|          0|
    |tmp_42_1_pr1_reg_590                                      |   1|    1|          0|
    |tmp_42_1_pr_reg_646                                       |   1|    1|          0|
    |tmp_42_1_reg_2909                                         |   1|    1|          0|
    |tmp_42_2_pr1_reg_610                                      |   1|    1|          0|
    |tmp_42_2_pr_reg_662                                       |   1|    1|          0|
    |tmp_42_2_reg_2932                                         |   1|    1|          0|
    |tmp_42_reg_3270                                           |   2|    2|          0|
    |tmp_43_reg_2977                                           |   2|    2|          0|
    |tmp_4_reg_2781                                            |   1|    1|          0|
    |tmp_5_reg_2768                                            |   2|    2|          0|
    |tmp_6_reg_2793                                            |   1|    1|          0|
    |tmp_7_reg_2840                                            |   1|    1|          0|
    |tmp_9_reg_2803                                            |   1|    1|          0|
    |tmp_i_i1_reg_3397                                         |   1|    1|          0|
    |tmp_i_i2_reg_3418                                         |   1|    1|          0|
    |tmp_i_i_reg_3376                                          |   1|    1|          0|
    |widthloop_reg_2735                                        |  13|   13|          0|
    |x_1_reg_2996                                              |  15|   15|          0|
    |x_2_reg_3010                                              |  15|   15|          0|
    |x_reg_2982                                                |  15|   15|          0|
    |y_1_2_1_reg_2833                                          |  13|   13|          0|
    |y_1_2_reg_2826                                            |  13|   13|          0|
    +----------------------------------------------------------+----+-----+-----------+
    |Total                                                     |1100| 1102|          2|
    +----------------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,1080,1920,3,3> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |           p_src_rows_V_read           |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |           p_src_cols_V_read           |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_0_V         |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_1_V         |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |         p_src_data_stream_2_V         |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |         p_dst_data_stream_0_V         |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |         p_dst_data_stream_0_V         |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |         p_dst_data_stream_0_V         |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |         p_dst_data_stream_1_V         |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |         p_dst_data_stream_1_V         |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |         p_dst_data_stream_1_V         |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |         p_dst_data_stream_2_V         |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |         p_dst_data_stream_2_V         |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |         p_dst_data_stream_2_V         |    pointer   |
+-------------------------------+-----+-----+------------+---------------------------------------+--------------+

