

================================================================
== Synthesis Summary Report of 'kp_502_7'
================================================================
+ General Information: 
    * Date:           Mon Feb 19 17:45:15 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_7
    * Solution:       sol2_2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules  | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops  | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ kp_502_7  |     -|   0.23|      477|  6.678e+03|         -|      478|     -|        no|     -|  28 (3%)|  3966 (1%)|  3237 (2%)|    -|
    | o Loop     |     -|  13.00|      476|  6.664e+03|       119|        -|     4|        no|     -|        -|          -|          -|    -|
    +------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| A_address0  | 2        |
| A_q0        | 128      |
| B_address0  | 2        |
| B_q0        | 128      |
| C_address0  | 2        |
| C_q0        | 128      |
| D_address0  | 2        |
| D_d0        | 128      |
| X1_address0 | 2        |
| X1_d0       | 128      |
| X1_q0       | 128      |
| X2_address0 | 2        |
| X2_d0       | 128      |
| X2_q0       | 128      |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | double*  |
| B        | in        | double*  |
| C        | in        | double*  |
| X1       | inout     | double*  |
| X2       | inout     | double*  |
| D        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| X1       | X1_address0  | port    | offset   |
| X1       | X1_ce0       | port    |          |
| X1       | X1_we0       | port    |          |
| X1       | X1_d0        | port    |          |
| X1       | X1_q0        | port    |          |
| X2       | X2_address0  | port    | offset   |
| X2       | X2_ce0       | port    |          |
| X2       | X2_we0       | port    |          |
| X2       | X2_d0        | port    |          |
| X2       | X2_q0        | port    |          |
| D        | D_address0   | port    | offset   |
| D        | D_ce0        | port    |          |
| D        | D_we0        | port    |          |
| D        | D_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+-------------------------------------+-----+--------+------------+-------+---------+---------+
| + kp_502_7                          | 28  |        |            |       |         |         |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul        | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul3       | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4  | 11  |        | mul6       | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | x_assign   | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul1       | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U8 | -   |        | temp_D     | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | sub        | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U5  | -   |        | div1       | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U2 | 3   |        | add        | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U6  | -   |        | div2       | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U5  | -   |        | div        | ddiv  | fabric  | 20      |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul_1      | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul3_1     | dmul  | maxdsp  | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U4  | 11  |        | mul6_1     | dmul  | maxdsp  | 3       |
|   dsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | x_assign_1 | dsub  | fulldsp | 3       |
|   dmul_64ns_64ns_64_4_max_dsp_1_U3  | 11  |        | mul33_1    | dmul  | maxdsp  | 3       |
|   dsqrt_64ns_64ns_64_17_no_dsp_1_U8 | -   |        | temp_D_1   | dsqrt | fabric  | 16      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U1 | 3   |        | sub32_1    | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U5  | -   |        | div34_1    | ddiv  | fabric  | 20      |
|   dsub_64ns_64ns_64_4_full_dsp_1_U2 | 3   |        | add_1      | dsub  | fulldsp | 3       |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U6  | -   |        | div39_1    | ddiv  | fabric  | 20      |
|   ddiv_64ns_64ns_64_21_no_dsp_1_U5  | -   |        | div_1      | ddiv  | fabric  | 20      |
|   add_ln8_fu_595_p2                 | -   |        | add_ln8    | add   | fabric  | 0       |
+-------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+-----------------------------------+---------------------------+
| Type          | Options                           | Location                  |
+---------------+-----------------------------------+---------------------------+
| array_reshape | variable=A cyclic factor=2 dim=1  | DIRECTIVE in kp_502_7, A  |
| array_reshape | variable=B cyclic factor=2 dim=1  | DIRECTIVE in kp_502_7, B  |
| array_reshape | variable=C cyclic factor=2 dim=1  | DIRECTIVE in kp_502_7, C  |
| array_reshape | variable=D cyclic factor=2 dim=1  | DIRECTIVE in kp_502_7, D  |
| array_reshape | variable=X1 cyclic factor=2 dim=1 | DIRECTIVE in kp_502_7, X1 |
| array_reshape | variable=X2 cyclic factor=2 dim=1 | DIRECTIVE in kp_502_7, X2 |
| pipeline      | off                               | DIRECTIVE in kp_502_7     |
| unroll        | factor=2                          | DIRECTIVE in kp_502_7     |
+---------------+-----------------------------------+---------------------------+


