{
	"design__instance__displacement__total": 8500.4,
	"design__instance__displacement__mean": 0.568,
	"design__instance__displacement__max": 22.88,
	"route__wirelength__estimated": 183767,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 114,
	"design__die__area": 551731,
	"design__core__area": 527497,
	"design__instance__count": 14071,
	"design__instance__area": 235380,
	"design__instance__count__stdcell": 14070,
	"design__instance__area__stdcell": 70079.7,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.44622,
	"design__instance__utilization__stdcell": 0.193485,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 872,
	"design__instance__count__class:tap_cell": 4884,
	"design__instance__count__class:antenna_cell": 4181,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 83,
	"design__instance__count__class:timing_repair_buffer": 1016,
	"design__instance__count__class:inverter": 557,
	"design__instance__count__class:clock_inverter": 61,
	"design__instance__count__class:sequential_cell": 755,
	"design__instance__count__class:multi_input_combinational_cell": 2531,
	"design__io": 114,
	"design__die__area": 551731,
	"design__core__area": 527497,
	"design__instance__count": 14071,
	"design__instance__area": 235380,
	"design__instance__count__stdcell": 14070,
	"design__instance__area__stdcell": 70079.7,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.44622,
	"design__instance__utilization__stdcell": 0.193485,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}