{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417580594808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417580594808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 23:23:14 2014 " "Processing started: Tue Dec 02 23:23:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417580594808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417580594808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417580594809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417580596018 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project5.v(139) " "Verilog HDL warning at Project5.v(139): extended using \"x\" or \"z\"" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "msclk msClk Project5.v(167) " "Verilog HDL Declaration information at Project5.v(167): object \"msclk\" differs only in case from object \"msClk\" in the same scope" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project5.v(154) " "Verilog HDL Declaration information at Project5.v(154): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR Project5.v(155) " "Verilog HDL Declaration information at Project5.v(155): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG Project5.v(156) " "Verilog HDL Declaration information at Project5.v(156): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5.v 4 4 " "Found 4 design units, including 4 entities, in source file project5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596097 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project5 " "Found entity 2: Project5" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596097 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596097 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TimerDevice.v(55) " "Verilog HDL warning at TimerDevice.v(55): extended using \"x\" or \"z\"" {  } { { "TimerDevice.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/TimerDevice.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerdevice.v 1 1 " "Found 1 design units, including 1 entities, in source file timerdevice.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "TimerDevice.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/TimerDevice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596143 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(65) " "Verilog HDL warning at KeyDevices.v(65): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596168 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(30) " "Verilog HDL warning at LEDandHEXDevices.v(30): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(65) " "Verilog HDL warning at LEDandHEXDevices.v(65): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(94) " "Verilog HDL information at LEDandHEXDevices.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417580596172 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(105) " "Verilog HDL warning at LEDandHEXDevices.v(105): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596172 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596172 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596172 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SwitchDevices.v(89) " "Verilog HDL warning at SwitchDevices.v(89): extended using \"x\" or \"z\"" {  } { { "SwitchDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SwitchDevices.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417580596176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDevices " "Found entity 1: SwitchDevices" {  } { { "SwitchDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SwitchDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key MemoryBus.v(11) " "Verilog HDL Declaration information at MemoryBus.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/MemoryBus.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR MemoryBus.v(12) " "Verilog HDL Declaration information at MemoryBus.v(12): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/MemoryBus.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG MemoryBus.v(13) " "Verilog HDL Declaration information at MemoryBus.v(13): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/MemoryBus.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybus.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/MemoryBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDN idn SystemRegisterFile.v(10) " "Verilog HDL Declaration information at SystemRegisterFile.v(10): object \"IDN\" differs only in case from object \"idn\" in the same scope" {  } { { "SystemRegisterFile.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SystemRegisterFile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idn IDN SystemRegisterFile.v(57) " "Verilog HDL Declaration information at SystemRegisterFile.v(57): object \"idn\" differs only in case from object \"IDN\" in the same scope" {  } { { "SystemRegisterFile.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SystemRegisterFile.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417580596184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemregisterfile.v 2 2 " "Found 2 design units, including 2 entities, in source file systemregisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 SystemRegisterFile " "Found entity 1: SystemRegisterFile" {  } { { "SystemRegisterFile.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SystemRegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596185 ""} { "Info" "ISGN_ENTITY_NAME" "2 SystemRegisterFile2 " "Found entity 2: SystemRegisterFile2" {  } { { "SystemRegisterFile.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/SystemRegisterFile.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580596185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580596185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project5 " "Elaborating entity \"Project5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417580596240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project5.v" "clkdi" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project5.v" "pc" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project5.v" "pcLogic" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project5.v" "muxPcOut" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxIntrPc " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxIntrPc\"" {  } { { "Project5.v" "muxIntrPc" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project5.v" "bac" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project5.v" "instMem" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596308 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1417580596322 "|Project5|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project5.v" "cont" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project5.v" "se" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project5.v" "regFile" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project5.v" "alu1" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project5.v" "bubbler" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project5.v" "pipelineregister" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemRegisterFile2 SystemRegisterFile2:systemReg " "Elaborating entity \"SystemRegisterFile2\" for hierarchy \"SystemRegisterFile2:systemReg\"" {  } { { "Project5.v" "systemReg" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project5.v" "dataMem" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project5.v" "ioCtrl" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider IO_controller:ioCtrl\|ClkDivider:msClk " "Elaborating entity \"ClkDivider\" for hierarchy \"IO_controller:ioCtrl\|ClkDivider:msClk\"" {  } { { "Project5.v" "msClk" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project5.v" "key" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchDevices IO_controller:ioCtrl\|SwitchDevices:switches " "Elaborating entity \"SwitchDevices\" for hierarchy \"IO_controller:ioCtrl\|SwitchDevices:switches\"" {  } { { "Project5.v" "switches" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer IO_controller:ioCtrl\|Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"IO_controller:ioCtrl\|Timer:timer\"" {  } { { "Project5.v" "timer" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr IO_controller:ioCtrl\|Ledr:ledR " "Elaborating entity \"Ledr\" for hierarchy \"IO_controller:ioCtrl\|Ledr:ledR\"" {  } { { "Project5.v" "ledR" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledg IO_controller:ioCtrl\|Ledg:ledG " "Elaborating entity \"Ledg\" for hierarchy \"IO_controller:ioCtrl\|Ledg:ledG\"" {  } { { "Project5.v" "ledG" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex IO_controller:ioCtrl\|Hex:heX " "Elaborating entity \"Hex\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\"" {  } { { "Project5.v" "heX" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580596457 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "DataMemory:dataMem\|data_rtl_0 " "Pass-through logic not created for RAM node \"DataMemory:dataMem\|data_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417580597157 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "InstMemory.v" "data" { Text "X:/Repos/CS3220/Project 5/Quartus/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1417580597158 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "X:/Repos/CS3220/Project 5/Quartus/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1417580597158 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1417580597158 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 2048 0 1 1 " "1 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "15 " "Memory Initialization File Address 15 is not initialized" {  } { { "X:/Repos/CS3220/Project 5/Quartus/Combined.mif" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Combined.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1417580597176 ""}  } { { "X:/Repos/CS3220/Project 5/Quartus/Combined.mif" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Combined.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1417580597176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417580600494 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1417580600494 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1417580600494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417580600563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417580600563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghc1 " "Found entity 1: altsyncram_ghc1" {  } { { "db/altsyncram_ghc1.tdf" "" { Text "X:/Repos/CS3220/Project 5/Quartus/db/altsyncram_ghc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417580600644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417580600644 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[0\] Mux4to1:muxMemOut\|Mux31 " "Converted the fan-out from the tri-state buffer \"DBUS\[0\]\" to the node \"Mux4to1:muxMemOut\|Mux31\" into an OR gate" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 138 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[1\] Mux4to1:muxMemOut\|Mux30 " "Converted the fan-out from the tri-state buffer \"DBUS\[1\]\" to the node \"Mux4to1:muxMemOut\|Mux30\" into an OR gate" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 138 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[2\] Mux4to1:muxMemOut\|Mux29 " "Converted the fan-out from the tri-state buffer \"DBUS\[2\]\" to the node \"Mux4to1:muxMemOut\|Mux29\" into an OR gate" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 138 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[3\] Mux4to1:muxMemOut\|Mux28 " "Converted the fan-out from the tri-state buffer \"DBUS\[3\]\" to the node \"Mux4to1:muxMemOut\|Mux28\" into an OR gate" {  } { { "Project5.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/Project5.v" 138 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\] Mux4to1:muxMemOut\|Mux27 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[4\]\" to the node \"Mux4to1:muxMemOut\|Mux27\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\] Mux4to1:muxMemOut\|Mux26 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[5\]\" to the node \"Mux4to1:muxMemOut\|Mux26\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\] Mux4to1:muxMemOut\|Mux25 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[6\]\" to the node \"Mux4to1:muxMemOut\|Mux25\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\] Mux4to1:muxMemOut\|Mux24 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[7\]\" to the node \"Mux4to1:muxMemOut\|Mux24\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|Ledg:ledG\|dBus\[8\] Mux4to1:muxMemOut\|Mux23 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|Ledg:ledG\|dBus\[8\]\" to the node \"Mux4to1:muxMemOut\|Mux23\" into an OR gate" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/LEDandHEXDevices.v" 43 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\] Mux4to1:muxMemOut\|Mux22 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[9\]\" to the node \"Mux4to1:muxMemOut\|Mux22\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\] Mux4to1:muxMemOut\|Mux21 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[10\]\" to the node \"Mux4to1:muxMemOut\|Mux21\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\] Mux4to1:muxMemOut\|Mux20 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[11\]\" to the node \"Mux4to1:muxMemOut\|Mux20\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\] Mux4to1:muxMemOut\|Mux17 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[14\]\" to the node \"Mux4to1:muxMemOut\|Mux17\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\] Mux4to1:muxMemOut\|Mux18 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[13\]\" to the node \"Mux4to1:muxMemOut\|Mux18\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\] Mux4to1:muxMemOut\|Mux19 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[12\]\" to the node \"Mux4to1:muxMemOut\|Mux19\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\] Mux4to1:muxMemOut\|Mux16 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[15\]\" to the node \"Mux4to1:muxMemOut\|Mux16\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\] Mux4to1:muxMemOut\|Mux15 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[16\]\" to the node \"Mux4to1:muxMemOut\|Mux15\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\] Mux4to1:muxMemOut\|Mux14 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[17\]\" to the node \"Mux4to1:muxMemOut\|Mux14\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\] Mux4to1:muxMemOut\|Mux13 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[18\]\" to the node \"Mux4to1:muxMemOut\|Mux13\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\] Mux4to1:muxMemOut\|Mux12 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[19\]\" to the node \"Mux4to1:muxMemOut\|Mux12\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\] Mux4to1:muxMemOut\|Mux11 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[20\]\" to the node \"Mux4to1:muxMemOut\|Mux11\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\] Mux4to1:muxMemOut\|Mux10 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[21\]\" to the node \"Mux4to1:muxMemOut\|Mux10\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\] Mux4to1:muxMemOut\|Mux9 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[22\]\" to the node \"Mux4to1:muxMemOut\|Mux9\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\] Mux4to1:muxMemOut\|Mux8 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[23\]\" to the node \"Mux4to1:muxMemOut\|Mux8\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\] Mux4to1:muxMemOut\|Mux7 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[24\]\" to the node \"Mux4to1:muxMemOut\|Mux7\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\] Mux4to1:muxMemOut\|Mux6 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[25\]\" to the node \"Mux4to1:muxMemOut\|Mux6\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\] Mux4to1:muxMemOut\|Mux5 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[26\]\" to the node \"Mux4to1:muxMemOut\|Mux5\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\] Mux4to1:muxMemOut\|Mux4 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[27\]\" to the node \"Mux4to1:muxMemOut\|Mux4\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\] Mux4to1:muxMemOut\|Mux3 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[28\]\" to the node \"Mux4to1:muxMemOut\|Mux3\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\] Mux4to1:muxMemOut\|Mux2 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[29\]\" to the node \"Mux4to1:muxMemOut\|Mux2\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\] Mux4to1:muxMemOut\|Mux1 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[30\]\" to the node \"Mux4to1:muxMemOut\|Mux1\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\] Mux4to1:muxMemOut\|Mux0 " "Converted the fan-out from the tri-state buffer \"IO_controller:ioCtrl\|KeyDevices:key\|dBus\[31\]\" to the node \"Mux4to1:muxMemOut\|Mux0\" into an OR gate" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project 5/Quartus/KeyDevices.v" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417580601844 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417580601844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417580614915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Repos/CS3220/Project 5/Quartus/Debug.map.smsg " "Generated suppressed messages file X:/Repos/CS3220/Project 5/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417580615059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417580615395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417580615395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3848 " "Implemented 3848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417580615795 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417580615795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3755 " "Implemented 3755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417580615795 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417580615795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417580615795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417580615840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 23:23:35 2014 " "Processing ended: Tue Dec 02 23:23:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417580615840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417580615840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417580615840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417580615840 ""}
