<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2312" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2312{left:329px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_2312{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2312{left:69px;bottom:68px;letter-spacing:0.1px;}
#t4_2312{left:96px;bottom:68px;letter-spacing:0.1px;}
#t5_2312{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2312{left:69px;bottom:1061px;letter-spacing:0.14px;}
#t7_2312{left:359px;bottom:806px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2312{left:69px;bottom:723px;letter-spacing:-0.13px;}
#t9_2312{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#ta_2312{left:69px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2312{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_2312{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#td_2312{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2312{left:69px;bottom:603px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_2312{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_2312{left:69px;bottom:564px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#th_2312{left:69px;bottom:541px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ti_2312{left:69px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_2312{left:69px;bottom:507px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tk_2312{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#tl_2312{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#tm_2312{left:309px;bottom:1043px;letter-spacing:-0.13px;}
#tn_2312{left:309px;bottom:1028px;letter-spacing:-0.09px;}
#to_2312{left:352px;bottom:1043px;letter-spacing:-0.14px;}
#tp_2312{left:352px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#tq_2312{left:352px;bottom:1013px;letter-spacing:-0.13px;}
#tr_2312{left:425px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ts_2312{left:425px;bottom:1028px;letter-spacing:-0.17px;}
#tt_2312{left:550px;bottom:1043px;letter-spacing:-0.12px;}
#tu_2312{left:78px;bottom:990px;letter-spacing:-0.13px;}
#tv_2312{left:78px;bottom:973px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tw_2312{left:78px;bottom:956px;letter-spacing:-0.17px;}
#tx_2312{left:309px;bottom:990px;}
#ty_2312{left:352px;bottom:990px;letter-spacing:-0.15px;}
#tz_2312{left:425px;bottom:990px;letter-spacing:-0.16px;}
#t10_2312{left:550px;bottom:990px;letter-spacing:-0.11px;}
#t11_2312{left:550px;bottom:973px;letter-spacing:-0.11px;}
#t12_2312{left:550px;bottom:956px;letter-spacing:-0.13px;}
#t13_2312{left:550px;bottom:940px;letter-spacing:-0.12px;}
#t14_2312{left:78px;bottom:917px;letter-spacing:-0.13px;}
#t15_2312{left:78px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t16_2312{left:78px;bottom:883px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t17_2312{left:309px;bottom:917px;}
#t18_2312{left:352px;bottom:917px;letter-spacing:-0.15px;}
#t19_2312{left:425px;bottom:917px;letter-spacing:-0.16px;}
#t1a_2312{left:550px;bottom:917px;letter-spacing:-0.11px;}
#t1b_2312{left:550px;bottom:900px;letter-spacing:-0.11px;}
#t1c_2312{left:550px;bottom:883px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_2312{left:550px;bottom:866px;letter-spacing:-0.11px;}
#t1e_2312{left:81px;bottom:785px;letter-spacing:-0.14px;}
#t1f_2312{left:161px;bottom:785px;letter-spacing:-0.13px;}
#t1g_2312{left:264px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1h_2312{left:416px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1i_2312{left:578px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1j_2312{left:739px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1k_2312{left:96px;bottom:761px;}
#t1l_2312{left:146px;bottom:761px;letter-spacing:-0.14px;}
#t1m_2312{left:247px;bottom:761px;letter-spacing:-0.12px;}
#t1n_2312{left:409px;bottom:761px;letter-spacing:-0.12px;}
#t1o_2312{left:569px;bottom:761px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_2312{left:760px;bottom:761px;letter-spacing:-0.17px;}

.s1_2312{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2312{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2312{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2312{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2312{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2312{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2312{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_2312{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2312" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2312Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2312" style="-webkit-user-select: none;"><object width="935" height="1210" data="2312/2312.svg" type="image/svg+xml" id="pdf2312" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2312" class="t s1_2312">V4FMADDPS/V4FNMADDPS—Packed Single Precision Floating-Point Fused Multiply-Add (4-Iterations) </span>
<span id="t2_2312" class="t s2_2312">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2312" class="t s1_2312">8-4 </span><span id="t4_2312" class="t s1_2312">Vol. 2D </span>
<span id="t5_2312" class="t s3_2312">V4FMADDPS/V4FNMADDPS—Packed Single Precision Floating-Point Fused Multiply-Add </span>
<span id="t6_2312" class="t s3_2312">(4-Iterations) </span>
<span id="t7_2312" class="t s4_2312">Instruction Operand Encoding </span>
<span id="t8_2312" class="t s5_2312">Description </span>
<span id="t9_2312" class="t s6_2312">This instruction computes 4 sequential packed fused single-precision floating-point multiply-add instructions with a </span>
<span id="ta_2312" class="t s6_2312">sequentially selected memory operand in each of the four steps. </span>
<span id="tb_2312" class="t s6_2312">In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based on </span>
<span id="tc_2312" class="t s6_2312">that operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand. </span>
<span id="td_2312" class="t s6_2312">This instruction supports memory fault suppression. The entire memory operand is loaded if any of the 16 lowest </span>
<span id="te_2312" class="t s6_2312">significant mask bits is set to 1 or if a “no masking” encoding is used. </span>
<span id="tf_2312" class="t s6_2312">The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation </span>
<span id="tg_2312" class="t s6_2312">portion of this instruction. </span>
<span id="th_2312" class="t s6_2312">Rounding is performed at every FMA (fused multiply and add) boundary. Exceptions are also taken sequentially. </span>
<span id="ti_2312" class="t s6_2312">Pre- and post-computational exceptions of the first FMA take priority over the pre- and post-computational excep- </span>
<span id="tj_2312" class="t s6_2312">tions of the second FMA, etc. </span>
<span id="tk_2312" class="t s7_2312">Opcode/ </span>
<span id="tl_2312" class="t s7_2312">Instruction </span>
<span id="tm_2312" class="t s7_2312">Op/ </span>
<span id="tn_2312" class="t s7_2312">En </span>
<span id="to_2312" class="t s7_2312">64/32 </span>
<span id="tp_2312" class="t s7_2312">bit Mode </span>
<span id="tq_2312" class="t s7_2312">Support </span>
<span id="tr_2312" class="t s7_2312">CPUID Feature </span>
<span id="ts_2312" class="t s7_2312">Flag </span>
<span id="tt_2312" class="t s7_2312">Description </span>
<span id="tu_2312" class="t s8_2312">EVEX.512.F2.0F38.W0 9A /r </span>
<span id="tv_2312" class="t s8_2312">V4FMADDPS zmm1{k1}{z}, zmm2+3, </span>
<span id="tw_2312" class="t s8_2312">m128 </span>
<span id="tx_2312" class="t s8_2312">A </span><span id="ty_2312" class="t s8_2312">V/V </span><span id="tz_2312" class="t s8_2312">AVX512_4FMAPS </span><span id="t10_2312" class="t s8_2312">Multiply packed single-precision floating-point </span>
<span id="t11_2312" class="t s8_2312">values from source register block indicated by </span>
<span id="t12_2312" class="t s8_2312">zmm2 by values from m128 and accumulate the </span>
<span id="t13_2312" class="t s8_2312">result in zmm1. </span>
<span id="t14_2312" class="t s8_2312">EVEX.512.F2.0F38.W0 AA /r </span>
<span id="t15_2312" class="t s8_2312">V4FNMADDPS zmm1{k1}{z}, </span>
<span id="t16_2312" class="t s8_2312">zmm2+3, m128 </span>
<span id="t17_2312" class="t s8_2312">A </span><span id="t18_2312" class="t s8_2312">V/V </span><span id="t19_2312" class="t s8_2312">AVX512_4FMAPS </span><span id="t1a_2312" class="t s8_2312">Multiply and negate packed single-precision </span>
<span id="t1b_2312" class="t s8_2312">floating-point values from source register block </span>
<span id="t1c_2312" class="t s8_2312">indicated by zmm2 by values from m128 and </span>
<span id="t1d_2312" class="t s8_2312">accumulate the result in zmm1. </span>
<span id="t1e_2312" class="t s7_2312">Op/En </span><span id="t1f_2312" class="t s7_2312">Tuple </span><span id="t1g_2312" class="t s7_2312">Operand 1 </span><span id="t1h_2312" class="t s7_2312">Operand 2 </span><span id="t1i_2312" class="t s7_2312">Operand 3 </span><span id="t1j_2312" class="t s7_2312">Operand 4 </span>
<span id="t1k_2312" class="t s8_2312">A </span><span id="t1l_2312" class="t s8_2312">Tuple1_4X </span><span id="t1m_2312" class="t s8_2312">ModRM:reg (r, w) </span><span id="t1n_2312" class="t s8_2312">EVEX.vvvv (r) </span><span id="t1o_2312" class="t s8_2312">ModRM:r/m (r) </span><span id="t1p_2312" class="t s8_2312">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
