Address code generation for DSP instruction-set architectures