// Seed: 1764459051
module module_0 (
    output supply0 id_0,
    output uwire   id_1,
    input  uwire   id_2
);
  assign id_1 = id_2;
  id_4 :
  assert property (@(posedge 1 == id_4) !1)
  else $display(1, id_2 - 1);
  tri0 id_5, id_6;
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6,
    input uwire id_7,
    input wire id_8,
    output supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wand id_17,
    output tri0 id_18
);
  wand id_20 = 1;
  module_0(
      id_14, id_11, id_15
  );
  wire id_21;
  wire id_22;
  assign id_2 = id_10;
endmodule
