---
layout: post
title: "Performance Analysis of Robust Stable PID Controllers Using Dominant Pole Placement for SOPTD Process Models"
date: 2018-01-28 14:32:28
categories: arXiv_CV
tags: arXiv_CV
author: Saptarshi Das, Kaushik Halder, Amitava Gupta
mathjax: true
---

* content
{:toc}

##### Abstract
This paper derives new formulations for designing dominant pole placement based proportional-integral-derivative (PID) controllers to handle second order processes with time delays (SOPTD). Previously, similar attempts have been made for pole placement in delay-free systems. The presence of the time delay term manifests itself as a higher order system with variable number of interlaced poles and zeros upon Pade approximation, which makes it difficult to achieve precise pole placement control. We here report the analytical expressions to constrain the closed loop dominant and non-dominant poles at the desired locations in the complex s-plane, using a third order Pade approximation for the delay term. However, invariance of the closed loop performance with different time delay approximation has also been verified using increasing order of Pade, representing a closed to reality higher order delay dynamics. The choice of the nature of non-dominant poles e.g. all being complex, real or a combination of them modifies the characteristic equation and influences the achievable stability regions. The effect of different types of non-dominant poles and the corresponding stability regions are obtained for nine test-bench processes indicating different levels of open-loop damping and lag to delay ratio. Next, we investigate which expression yields a wider stability region in the design parameter space by using Monte Carlo simulations while uniformly sampling a chosen design parameter space. Various time and frequency domain control performance parameters are investigated next, as well as their deviations with uncertain process parameters, using thousands of Monte Carlo simulations, around the robust stable solution for each of the nine test-bench processes.

##### Abstract (translated by Google)
本文推导了用于设计基于极点配置的比例 - 积分 - 微分（PID）控制器以处理具有时间延迟的二阶过程（SOPTD）的新公式。以前，类似的尝试已经在非延迟系统中进行极点配置。延时项的存在表现为一个更高阶的系统，在Pade逼近时，交错极点和零点的数量是可变的，这使得难以实现精确的极点配置控制。我们在这里报告解析表达式来约束复杂s平面中的期望位置处的闭环主导和非主导极点，使用延迟项的三阶Pade近似。然而，用不同的时间延迟近似的闭环性能的不变性也已经使用Pade的递增阶数来验证，表示闭合到实际的高阶延迟动态。非主导性极性的选择所有这些都是复杂的，真实的或者它们的组合改变了特征方程并影响了可实现的稳定区域。得到不同类型的非主导极点和相应的稳定区域对9个试验台过程的影响，表明不同的开环阻尼水平和滞后延迟比。接下来，我们通过使用Monte Carlo模拟，同时对选定的设计参数空间进行均匀采样，来研究哪个表达式在设计参数空间中产生更宽的稳定区域。接下来研究各种时间和频率域控制性能参数，以及它们与不确定工艺参数的偏差，使用数千个蒙特卡洛模拟，围绕九个测试台工艺中的每一个的稳健稳定解决方案。

##### URL
[http://arxiv.org/abs/1801.09238](http://arxiv.org/abs/1801.09238)

##### PDF
[http://arxiv.org/pdf/1801.09238](http://arxiv.org/pdf/1801.09238)

