#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1182620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11827b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x118c420 .functor NOT 1, L_0x11b6130, C4<0>, C4<0>, C4<0>;
L_0x11b5e90 .functor XOR 1, L_0x11b5d30, L_0x11b5df0, C4<0>, C4<0>;
L_0x11b6020 .functor XOR 1, L_0x11b5e90, L_0x11b5f50, C4<0>, C4<0>;
v0x11b2930_0 .net *"_ivl_10", 0 0, L_0x11b5f50;  1 drivers
v0x11b2a30_0 .net *"_ivl_12", 0 0, L_0x11b6020;  1 drivers
v0x11b2b10_0 .net *"_ivl_2", 0 0, L_0x11b48e0;  1 drivers
v0x11b2bd0_0 .net *"_ivl_4", 0 0, L_0x11b5d30;  1 drivers
v0x11b2cb0_0 .net *"_ivl_6", 0 0, L_0x11b5df0;  1 drivers
v0x11b2de0_0 .net *"_ivl_8", 0 0, L_0x11b5e90;  1 drivers
v0x11b2ec0_0 .net "a", 0 0, v0x11afd30_0;  1 drivers
v0x11b2f60_0 .net "b", 0 0, v0x11afdd0_0;  1 drivers
v0x11b3000_0 .net "c", 0 0, v0x11afe70_0;  1 drivers
v0x11b30a0_0 .var "clk", 0 0;
v0x11b3140_0 .net "d", 0 0, v0x11affb0_0;  1 drivers
v0x11b31e0_0 .net "q_dut", 0 0, L_0x11b5bd0;  1 drivers
v0x11b3280_0 .net "q_ref", 0 0, L_0x11b3920;  1 drivers
v0x11b3320_0 .var/2u "stats1", 159 0;
v0x11b33c0_0 .var/2u "strobe", 0 0;
v0x11b3460_0 .net "tb_match", 0 0, L_0x11b6130;  1 drivers
v0x11b3520_0 .net "tb_mismatch", 0 0, L_0x118c420;  1 drivers
v0x11b35e0_0 .net "wavedrom_enable", 0 0, v0x11b00a0_0;  1 drivers
v0x11b3680_0 .net "wavedrom_title", 511 0, v0x11b0140_0;  1 drivers
L_0x11b48e0 .concat [ 1 0 0 0], L_0x11b3920;
L_0x11b5d30 .concat [ 1 0 0 0], L_0x11b3920;
L_0x11b5df0 .concat [ 1 0 0 0], L_0x11b5bd0;
L_0x11b5f50 .concat [ 1 0 0 0], L_0x11b3920;
L_0x11b6130 .cmp/eeq 1, L_0x11b48e0, L_0x11b6020;
S_0x1182940 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x11827b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x116eea0 .functor NOT 1, v0x11afd30_0, C4<0>, C4<0>, C4<0>;
L_0x11830a0 .functor XOR 1, L_0x116eea0, v0x11afdd0_0, C4<0>, C4<0>;
L_0x118c490 .functor XOR 1, L_0x11830a0, v0x11afe70_0, C4<0>, C4<0>;
L_0x11b3920 .functor XOR 1, L_0x118c490, v0x11affb0_0, C4<0>, C4<0>;
v0x118c690_0 .net *"_ivl_0", 0 0, L_0x116eea0;  1 drivers
v0x118c730_0 .net *"_ivl_2", 0 0, L_0x11830a0;  1 drivers
v0x116eff0_0 .net *"_ivl_4", 0 0, L_0x118c490;  1 drivers
v0x116f090_0 .net "a", 0 0, v0x11afd30_0;  alias, 1 drivers
v0x11af0f0_0 .net "b", 0 0, v0x11afdd0_0;  alias, 1 drivers
v0x11af200_0 .net "c", 0 0, v0x11afe70_0;  alias, 1 drivers
v0x11af2c0_0 .net "d", 0 0, v0x11affb0_0;  alias, 1 drivers
v0x11af380_0 .net "q", 0 0, L_0x11b3920;  alias, 1 drivers
S_0x11af4e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x11827b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x11afd30_0 .var "a", 0 0;
v0x11afdd0_0 .var "b", 0 0;
v0x11afe70_0 .var "c", 0 0;
v0x11aff10_0 .net "clk", 0 0, v0x11b30a0_0;  1 drivers
v0x11affb0_0 .var "d", 0 0;
v0x11b00a0_0 .var "wavedrom_enable", 0 0;
v0x11b0140_0 .var "wavedrom_title", 511 0;
E_0x117d580/0 .event negedge, v0x11aff10_0;
E_0x117d580/1 .event posedge, v0x11aff10_0;
E_0x117d580 .event/or E_0x117d580/0, E_0x117d580/1;
E_0x117d7d0 .event posedge, v0x11aff10_0;
E_0x11679f0 .event negedge, v0x11aff10_0;
S_0x11af830 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x11af4e0;
 .timescale -12 -12;
v0x11afa30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11afb30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x11af4e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11b02a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x11827b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x11b3a50 .functor NOT 1, v0x11afd30_0, C4<0>, C4<0>, C4<0>;
L_0x11b3ac0 .functor NOT 1, v0x11afdd0_0, C4<0>, C4<0>, C4<0>;
L_0x11b3b50 .functor AND 1, L_0x11b3a50, L_0x11b3ac0, C4<1>, C4<1>;
L_0x11b3c10 .functor NOT 1, v0x11afe70_0, C4<0>, C4<0>, C4<0>;
L_0x11b3cb0 .functor AND 1, L_0x11b3b50, L_0x11b3c10, C4<1>, C4<1>;
L_0x11b3dc0 .functor NOT 1, v0x11affb0_0, C4<0>, C4<0>, C4<0>;
L_0x11b3e70 .functor AND 1, L_0x11b3cb0, L_0x11b3dc0, C4<1>, C4<1>;
L_0x11b3f80 .functor NOT 1, v0x11afd30_0, C4<0>, C4<0>, C4<0>;
L_0x11b4040 .functor NOT 1, v0x11afdd0_0, C4<0>, C4<0>, C4<0>;
L_0x11b40b0 .functor AND 1, L_0x11b3f80, L_0x11b4040, C4<1>, C4<1>;
L_0x11b4220 .functor AND 1, L_0x11b40b0, v0x11afe70_0, C4<1>, C4<1>;
L_0x11b4290 .functor NOT 1, v0x11affb0_0, C4<0>, C4<0>, C4<0>;
L_0x11b4370 .functor AND 1, L_0x11b4220, L_0x11b4290, C4<1>, C4<1>;
L_0x11b4480 .functor OR 1, L_0x11b3e70, L_0x11b4370, C4<0>, C4<0>;
L_0x11b4300 .functor NOT 1, v0x11afd30_0, C4<0>, C4<0>, C4<0>;
L_0x11b4610 .functor AND 1, L_0x11b4300, v0x11afdd0_0, C4<1>, C4<1>;
L_0x11b4760 .functor NOT 1, v0x11afe70_0, C4<0>, C4<0>, C4<0>;
L_0x11b47d0 .functor AND 1, L_0x11b4610, L_0x11b4760, C4<1>, C4<1>;
L_0x11b4980 .functor NOT 1, v0x11affb0_0, C4<0>, C4<0>, C4<0>;
L_0x11b49f0 .functor AND 1, L_0x11b47d0, L_0x11b4980, C4<1>, C4<1>;
L_0x11b4bb0 .functor OR 1, L_0x11b4480, L_0x11b49f0, C4<0>, C4<0>;
L_0x11b4cc0 .functor NOT 1, v0x11afdd0_0, C4<0>, C4<0>, C4<0>;
L_0x11b4f00 .functor AND 1, v0x11afd30_0, L_0x11b4cc0, C4<1>, C4<1>;
L_0x11b50d0 .functor NOT 1, v0x11afe70_0, C4<0>, C4<0>, C4<0>;
L_0x11b5320 .functor AND 1, L_0x11b4f00, L_0x11b50d0, C4<1>, C4<1>;
L_0x11b5430 .functor AND 1, L_0x11b5320, v0x11affb0_0, C4<1>, C4<1>;
L_0x11b56e0 .functor OR 1, L_0x11b4bb0, L_0x11b5430, C4<0>, C4<0>;
L_0x11b57f0 .functor AND 1, v0x11afd30_0, v0x11afdd0_0, C4<1>, C4<1>;
L_0x11b5950 .functor AND 1, L_0x11b57f0, v0x11afe70_0, C4<1>, C4<1>;
L_0x11b5a10 .functor AND 1, L_0x11b5950, v0x11affb0_0, C4<1>, C4<1>;
L_0x11b5bd0 .functor OR 1, L_0x11b56e0, L_0x11b5a10, C4<0>, C4<0>;
v0x11b0590_0 .net *"_ivl_0", 0 0, L_0x11b3a50;  1 drivers
v0x11b0670_0 .net *"_ivl_10", 0 0, L_0x11b3dc0;  1 drivers
v0x11b0750_0 .net *"_ivl_12", 0 0, L_0x11b3e70;  1 drivers
v0x11b0840_0 .net *"_ivl_14", 0 0, L_0x11b3f80;  1 drivers
v0x11b0920_0 .net *"_ivl_16", 0 0, L_0x11b4040;  1 drivers
v0x11b0a50_0 .net *"_ivl_18", 0 0, L_0x11b40b0;  1 drivers
v0x11b0b30_0 .net *"_ivl_2", 0 0, L_0x11b3ac0;  1 drivers
v0x11b0c10_0 .net *"_ivl_20", 0 0, L_0x11b4220;  1 drivers
v0x11b0cf0_0 .net *"_ivl_22", 0 0, L_0x11b4290;  1 drivers
v0x11b0dd0_0 .net *"_ivl_24", 0 0, L_0x11b4370;  1 drivers
v0x11b0eb0_0 .net *"_ivl_26", 0 0, L_0x11b4480;  1 drivers
v0x11b0f90_0 .net *"_ivl_28", 0 0, L_0x11b4300;  1 drivers
v0x11b1070_0 .net *"_ivl_30", 0 0, L_0x11b4610;  1 drivers
v0x11b1150_0 .net *"_ivl_32", 0 0, L_0x11b4760;  1 drivers
v0x11b1230_0 .net *"_ivl_34", 0 0, L_0x11b47d0;  1 drivers
v0x11b1310_0 .net *"_ivl_36", 0 0, L_0x11b4980;  1 drivers
v0x11b13f0_0 .net *"_ivl_38", 0 0, L_0x11b49f0;  1 drivers
v0x11b14d0_0 .net *"_ivl_4", 0 0, L_0x11b3b50;  1 drivers
v0x11b15b0_0 .net *"_ivl_40", 0 0, L_0x11b4bb0;  1 drivers
v0x11b1690_0 .net *"_ivl_42", 0 0, L_0x11b4cc0;  1 drivers
v0x11b1770_0 .net *"_ivl_44", 0 0, L_0x11b4f00;  1 drivers
v0x11b1850_0 .net *"_ivl_46", 0 0, L_0x11b50d0;  1 drivers
v0x11b1930_0 .net *"_ivl_48", 0 0, L_0x11b5320;  1 drivers
v0x11b1a10_0 .net *"_ivl_50", 0 0, L_0x11b5430;  1 drivers
v0x11b1af0_0 .net *"_ivl_52", 0 0, L_0x11b56e0;  1 drivers
v0x11b1bd0_0 .net *"_ivl_54", 0 0, L_0x11b57f0;  1 drivers
v0x11b1cb0_0 .net *"_ivl_56", 0 0, L_0x11b5950;  1 drivers
v0x11b1d90_0 .net *"_ivl_58", 0 0, L_0x11b5a10;  1 drivers
v0x11b1e70_0 .net *"_ivl_6", 0 0, L_0x11b3c10;  1 drivers
v0x11b1f50_0 .net *"_ivl_8", 0 0, L_0x11b3cb0;  1 drivers
v0x11b2030_0 .net "a", 0 0, v0x11afd30_0;  alias, 1 drivers
v0x11b20d0_0 .net "b", 0 0, v0x11afdd0_0;  alias, 1 drivers
v0x11b21c0_0 .net "c", 0 0, v0x11afe70_0;  alias, 1 drivers
v0x11b24c0_0 .net "d", 0 0, v0x11affb0_0;  alias, 1 drivers
v0x11b25b0_0 .net "q", 0 0, L_0x11b5bd0;  alias, 1 drivers
S_0x11b2710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x11827b0;
 .timescale -12 -12;
E_0x117d320 .event anyedge, v0x11b33c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11b33c0_0;
    %nor/r;
    %assign/vec4 v0x11b33c0_0, 0;
    %wait E_0x117d320;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11af4e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11affb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afdd0_0, 0;
    %assign/vec4 v0x11afd30_0, 0;
    %wait E_0x11679f0;
    %wait E_0x117d7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11affb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afdd0_0, 0;
    %assign/vec4 v0x11afd30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117d580;
    %load/vec4 v0x11afd30_0;
    %load/vec4 v0x11afdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11afe70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11affb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11affb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afdd0_0, 0;
    %assign/vec4 v0x11afd30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x11afb30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x117d580;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x11affb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11afdd0_0, 0;
    %assign/vec4 v0x11afd30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x11827b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11b30a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11b33c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x11827b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x11b30a0_0;
    %inv;
    %store/vec4 v0x11b30a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x11827b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11aff10_0, v0x11b3520_0, v0x11b2ec0_0, v0x11b2f60_0, v0x11b3000_0, v0x11b3140_0, v0x11b3280_0, v0x11b31e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11827b0;
T_7 ;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x11827b0;
T_8 ;
    %wait E_0x117d580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11b3320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b3320_0, 4, 32;
    %load/vec4 v0x11b3460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b3320_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11b3320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b3320_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x11b3280_0;
    %load/vec4 v0x11b3280_0;
    %load/vec4 v0x11b31e0_0;
    %xor;
    %load/vec4 v0x11b3280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b3320_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x11b3320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11b3320_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/circuit2/iter3/response0/top_module.sv";
