-- VHDL for IBM SMS ALD page 14.70.04.1
-- Title: A RING 4 TIME
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/2/2020 11:13:21 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_04_1_A_RING_4_TIME is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_CONS_MX_Y3_POS:	 in STD_LOGIC;
		PS_CONS_ADDR_REG_EXIT_GATE:	 in STD_LOGIC;
		MS_CONS_ADDR_REG_EXIT_GATE:	 in STD_LOGIC;
		PS_A_RING_3_TIME:	 in STD_LOGIC;
		PS_A_RING_ADV_A:	 in STD_LOGIC;
		MS_A_RING_3_TIME:	 in STD_LOGIC;
		PS_A_RING_ADV_B:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		PS_A_CYCLE:	 in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES:	 in STD_LOGIC;
		PS_ADDR_SCNR_4_POS:	 out STD_LOGIC;
		MS_A_RING_4_TIME:	 out STD_LOGIC;
		PS_A_RING_4_TIME:	 out STD_LOGIC;
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME:	 out STD_LOGIC;
		LAMP_15A1D04:	 out STD_LOGIC);
end ALD_14_70_04_1_A_RING_4_TIME;

architecture behavioral of ALD_14_70_04_1_A_RING_4_TIME is 

	signal OUT_3D_G: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_1D_A: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_5G_B: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_4H_H: STD_LOGIC;
	signal OUT_3I_E: STD_LOGIC;

begin

	OUT_3D_G <= NOT(PS_CONS_MX_Y3_POS AND PS_CONS_ADDR_REG_EXIT_GATE );
	OUT_2D_K <= NOT(OUT_3D_G AND OUT_3E_C );
	OUT_1D_A <= OUT_2D_K;
	OUT_3E_C <= NOT(OUT_4H_H AND MS_CONS_ADDR_REG_EXIT_GATE );
	OUT_2F_A <= NOT OUT_4G_F;
	LAMP_15A1D04 <= OUT_2F_A;

	SMS_TAM_5G: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON1 => PS_A_RING_3_TIME,	-- Pin A
		ACSET1 => PS_A_RING_ADV_A,	-- Pin D
		GATEOFF2 => MS_A_RING_3_TIME,	-- Pin K
		ACRESET2 => PS_A_RING_ADV_B,	-- Pin L
		DCRESET => MS_PROGRAM_RESET_1,	-- Pin H
		OUTON => OUT_5G_P,
		OUTOFF => OUT_5G_B,
		ACSET2 => OPEN,
		GATEON2 => OPEN,
		DCSET => OPEN,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN );

	OUT_4G_F <= NOT OUT_5G_P;

	SMS_AEK_4H: entity SMS_AEK
	    port map (
		IN1 => OUT_5G_B,	-- Pin P
		OUT1 => OUT_4H_H,
		IN2 => OPEN );

	OUT_3I_E <= NOT(OUT_4H_H AND PS_A_CYCLE AND PS_1401_STORE_AR_OP_CODES );

	PS_ADDR_SCNR_4_POS <= OUT_1D_A;
	MS_A_RING_4_TIME <= OUT_4G_F;
	PS_A_RING_4_TIME <= OUT_4H_H;
	MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME <= OUT_3I_E;


end;
