@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-368] AXI_master port 'gmem' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
@W [SIM-368] AXI_master port 'gmem_offset' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "/opt/Xilinx/Vivado_HLS/2015.4/lnx64/tools/gcc/bin/g++"
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling apatb_backsub.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-1] *** C/RTL co-simulation file generate finished: PASS ***
