module RAM(InSel, Clock, Input, OutSel, Output);

input [7:0] InSel, OutSel;
input Clock;
input [31:0] Input;
output reg [31:0] Output;

reg [31:0] RAM0, RAM1, RAM2, RAM3, RAM4, RAM5, RAM6, RAM7, RAM8, RAM9;
reg [31:0] RAM10, RAM11, RAM12, RAM13, RAM14, RAM15, RAM16, RAM17, RAM18, RAM19;
reg [31:0] RAM20, RAM21, RAM22, RAM23, RAM24, RAM25, RAM26, RAM27, RAM28, RAM29;
reg [31:0] RAM30, RAM31, RAM32, RAM33, RAM34, RAM35, RAM36, RAM37, RAM38, RAM39;
reg [31:0] RAM40, RAM41, RAM42, RAM43, RAM44, RAM45, RAM46, RAM47, RAM48, RAM49;
reg [31:0] RAM50, RAM51, RAM52, RAM53, RAM54, RAM55, RAM56, RAM57, RAM58, RAM59;
reg [31:0] RAM60, RAM61, RAM62, RAM63, RAM64, RAM65, RAM66, RAM67, RAM68, RAM69;
reg [31:0] RAM70, RAM71, RAM72, RAM73, RAM74, RAM75, RAM76, RAM77, RAM78, RAM79;
reg [31:0] RAM80, RAM81, RAM82, RAM83, RAM84, RAM85, RAM86, RAM87, RAM88, RAM89;
reg [31:0] RAM90, RAM91, RAM92, RAM93, RAM94, RAM95, RAM96, RAM97, RAM98, RAM99;
reg [31:0] RAM100, RAM101, RAM102, RAM103, RAM104, RAM105, RAM106, RAM107, RAM108, RAM109;
reg [31:0] RAM110, RAM111, RAM112, RAM113, RAM114, RAM115, RAM116, RAM117, RAM118, RAM119;
reg [31:0] RAM120, RAM121, RAM122, RAM123, RAM124, RAM125, RAM126, RAM127, RAM128, RAM129;
reg [31:0] RAM130, RAM131, RAM132, RAM133, RAM134, RAM135, RAM136, RAM137, RAM138, RAM139;
reg [31:0] RAM140, RAM141, RAM142, RAM143, RAM144, RAM145, RAM146, RAM147, RAM148, RAM149;
reg [31:0] RAM150, RAM151, RAM152, RAM153, RAM154, RAM155, RAM156, RAM157, RAM158, RAM159;
reg [31:0] RAM160, RAM161, RAM162, RAM163, RAM164, RAM165, RAM166, RAM167, RAM168, RAM169;
reg [31:0] RAM170, RAM171, RAM172, RAM173, RAM174, RAM175, RAM176, RAM177, RAM178, RAM179;
reg [31:0] RAM180, RAM181, RAM182, RAM183, RAM184, RAM185, RAM186, RAM187, RAM188, RAM189;
reg [31:0] RAM190, RAM191, RAM192, RAM193, RAM194, RAM195, RAM196, RAM197, RAM198, RAM199;
reg [31:0] RAM200, RAM201, RAM202, RAM203, RAM204, RAM205, RAM206, RAM207, RAM208, RAM209;
reg [31:0] RAM210, RAM211, RAM212, RAM213, RAM214, RAM215, RAM216, RAM217, RAM218, RAM219;
reg [31:0] RAM220, RAM221, RAM222, RAM223, RAM224, RAM225, RAM226, RAM227, RAM228, RAM229;
reg [31:0] RAM230, RAM231, RAM232, RAM233, RAM234, RAM235, RAM236, RAM237, RAM238, RAM239;
reg [31:0] RAM240, RAM241, RAM242, RAM243, RAM244, RAM245, RAM246, RAM247, RAM248, RAM249;
reg [31:0] RAM250, RAM251, RAM252, RAM253, RAM254, RAM255;

always @(posedge Clock)
begin
	case(InSel)
	8'd0 : RAM0 <= Input;
	8'd1 : RAM1 <= Input;
	8'd2 : RAM2 <= Input;
	8'd3 : RAM3 <= Input;
	8'd4 : RAM4 <= Input;
	8'd5 : RAM5 <= Input;
	8'd6 : RAM6 <= Input;
	8'd7 : RAM7 <= Input;
	8'd8 : RAM8 <= Input;
	8'd9 : RAM9 <= Input;
	8'd10 : RAM10 <= Input;
	8'd11 : RAM11 <= Input;
	8'd12 : RAM12 <= Input;
	8'd13 : RAM13 <= Input;
	8'd14 : RAM14 <= Input;
	8'd15 : RAM15 <= Input;
	8'd16 : RAM16 <= Input;
	8'd17 : RAM17 <= Input;
	8'd18 : RAM18 <= Input;
	8'd19 : RAM19 <= Input;
	8'd20 : RAM20 <= Input;
	8'd21 : RAM21 <= Input;
	8'd22 : RAM22 <= Input;
	8'd23 : RAM23 <= Input;
	8'd24 : RAM24 <= Input;
	8'd25 : RAM25 <= Input;
	8'd26 : RAM26 <= Input;
	8'd27 : RAM27 <= Input;
	8'd28 : RAM28 <= Input;
	8'd29 : RAM29 <= Input;
	8'd30 : RAM30 <= Input;
	8'd31 : RAM31 <= Input;
	8'd32 : RAM32 <= Input;
	8'd33 : RAM33 <= Input;
	8'd34 : RAM34 <= Input;
	8'd35 : RAM35 <= Input;
	8'd36 : RAM36 <= Input;
	8'd37 : RAM37 <= Input;
	8'd38 : RAM38 <= Input;
	8'd39 : RAM39 <= Input;
	8'd40 : RAM40 <= Input;
	8'd41 : RAM41 <= Input;
	8'd42 : RAM42 <= Input;
	8'd43 : RAM43 <= Input;
	8'd44 : RAM44 <= Input;
	8'd45 : RAM45 <= Input;
	8'd46 : RAM46 <= Input;
	8'd47 : RAM47 <= Input;
	8'd48 : RAM48 <= Input;
	8'd49 : RAM49 <= Input;
	8'd50 : RAM50 <= Input;
	8'd51 : RAM51 <= Input;
	8'd52 : RAM52 <= Input;
	8'd53 : RAM53 <= Input;
	8'd54 : RAM54 <= Input;
	8'd55 : RAM55 <= Input;
	8'd56 : RAM56 <= Input;
	8'd57 : RAM57 <= Input;
	8'd58 : RAM58 <= Input;
	8'd59 : RAM59 <= Input;
	8'd60 : RAM60 <= Input;
	8'd61 : RAM61 <= Input;
	8'd62 : RAM62 <= Input;
	8'd63 : RAM63 <= Input;
	8'd64 : RAM64 <= Input;
	8'd65 : RAM65 <= Input;
	8'd66 : RAM66 <= Input;
	8'd67 : RAM67 <= Input;
	8'd68 : RAM68 <= Input;
	8'd69 : RAM69 <= Input;
	8'd70 : RAM70 <= Input;
	8'd71 : RAM71 <= Input;
	8'd72 : RAM72 <= Input;
	8'd73 : RAM73 <= Input;
	8'd74 : RAM74 <= Input;
	8'd75 : RAM75 <= Input;
	8'd76 : RAM76 <= Input;
	8'd77 : RAM77 <= Input;
	8'd78 : RAM78 <= Input;
	8'd79 : RAM79 <= Input;
	8'd80 : RAM80 <= Input;
	8'd81 : RAM81 <= Input;
	8'd82 : RAM82 <= Input;
	8'd83 : RAM83 <= Input;
	8'd84 : RAM84 <= Input;
	8'd85 : RAM85 <= Input;
	8'd86 : RAM86 <= Input;
	8'd87 : RAM87 <= Input;
	8'd88 : RAM88 <= Input;
	8'd89 : RAM89 <= Input;
	8'd90 : RAM90 <= Input;
	8'd91 : RAM91 <= Input;
	8'd92 : RAM92 <= Input;
	8'd93 : RAM93 <= Input;
	8'd94 : RAM94 <= Input;
	8'd95 : RAM95 <= Input;
	8'd96 : RAM96 <= Input;
	8'd97 : RAM97 <= Input;
	8'd98 : RAM98 <= Input;
	8'd99 : RAM99 <= Input;
	8'd100 : RAM100 <= Input;
	8'd101 : RAM101 <= Input;
	8'd102 : RAM102 <= Input;
	8'd103 : RAM103 <= Input;
	8'd104 : RAM104 <= Input;
	8'd105 : RAM105 <= Input;
	8'd106 : RAM106 <= Input;
	8'd107 : RAM107 <= Input;
	8'd108 : RAM108 <= Input;
	8'd109 : RAM109 <= Input;
	8'd110 : RAM110 <= Input;
	8'd111 : RAM111 <= Input;
	8'd112 : RAM112 <= Input;
	8'd113 : RAM113 <= Input;
	8'd114 : RAM114 <= Input;
	8'd115 : RAM115 <= Input;
	8'd116 : RAM116 <= Input;
	8'd117 : RAM117 <= Input;
	8'd118 : RAM118 <= Input;
	8'd119 : RAM119 <= Input;
	8'd120 : RAM120 <= Input;
	8'd121 : RAM121 <= Input;
	8'd122 : RAM122 <= Input;
	8'd123 : RAM123 <= Input;
	8'd124 : RAM124 <= Input;
	8'd125 : RAM125 <= Input;
	8'd126 : RAM126 <= Input;
	8'd127 : RAM127 <= Input;
	8'd128 : RAM128 <= Input;
	8'd129 : RAM129 <= Input;
	8'd130 : RAM130 <= Input;
	8'd131 : RAM131 <= Input;
	8'd132 : RAM132 <= Input;
	8'd133 : RAM133 <= Input;
	8'd134 : RAM134 <= Input;
	8'd135 : RAM135 <= Input;
	8'd136 : RAM136 <= Input;
	8'd137 : RAM137 <= Input;
	8'd138 : RAM138 <= Input;
	8'd139 : RAM139 <= Input;
	8'd140 : RAM140 <= Input;
	8'd141 : RAM141 <= Input;
	8'd142 : RAM142 <= Input;
	8'd143 : RAM143 <= Input;
	8'd144 : RAM144 <= Input;
	8'd145 : RAM145 <= Input;
	8'd146 : RAM146 <= Input;
	8'd147 : RAM147 <= Input;
	8'd148 : RAM148 <= Input;
	8'd149 : RAM149 <= Input;
	8'd150 : RAM150 <= Input;
	8'd151 : RAM151 <= Input;
	8'd152 : RAM152 <= Input;
	8'd153 : RAM153 <= Input;
	8'd154 : RAM154 <= Input;
	8'd155 : RAM155 <= Input;
	8'd156 : RAM156 <= Input;
	8'd157 : RAM157 <= Input;
	8'd158 : RAM158 <= Input;
	8'd159 : RAM159 <= Input;
	8'd160 : RAM160 <= Input;
	8'd161 : RAM161 <= Input;
	8'd162 : RAM162 <= Input;
	8'd163 : RAM163 <= Input;
	8'd164 : RAM164 <= Input;
	8'd165 : RAM165 <= Input;
	8'd166 : RAM166 <= Input;
	8'd167 : RAM167 <= Input;
	8'd168 : RAM168 <= Input;
	8'd169 : RAM169 <= Input;
	8'd170 : RAM170 <= Input;
	8'd171 : RAM171 <= Input;
	8'd172 : RAM172 <= Input;
	8'd173 : RAM173 <= Input;
	8'd174 : RAM174 <= Input;
	8'd175 : RAM175 <= Input;
	8'd176 : RAM176 <= Input;
	8'd177 : RAM177 <= Input;
	8'd178 : RAM178 <= Input;
	8'd179 : RAM179 <= Input;
	8'd180 : RAM180 <= Input;
	8'd181 : RAM181 <= Input;
	8'd182 : RAM182 <= Input;
	8'd183 : RAM183 <= Input;
	8'd184 : RAM184 <= Input;
	8'd185 : RAM185 <= Input;
	8'd186 : RAM186 <= Input;
	8'd187 : RAM187 <= Input;
	8'd188 : RAM188 <= Input;
	8'd189 : RAM189 <= Input;
	8'd190 : RAM190 <= Input;
	8'd191 : RAM191 <= Input;
	8'd192 : RAM192 <= Input;
	8'd193 : RAM193 <= Input;
	8'd194 : RAM194 <= Input;
	8'd195 : RAM195 <= Input;
	8'd196 : RAM196 <= Input;
	8'd197 : RAM197 <= Input;
	8'd198 : RAM198 <= Input;
	8'd199 : RAM199 <= Input;
	8'd200 : RAM200 <= Input;
	8'd201 : RAM201 <= Input;
	8'd202 : RAM202 <= Input;
	8'd203 : RAM203 <= Input;
	8'd204 : RAM204 <= Input;
	8'd205 : RAM205 <= Input;
	8'd206 : RAM206 <= Input;
	8'd207 : RAM207 <= Input;
	8'd208 : RAM208 <= Input;
	8'd209 : RAM209 <= Input;
	8'd210 : RAM210 <= Input;
	8'd211 : RAM211 <= Input;
	8'd212 : RAM212 <= Input;
	8'd213 : RAM213 <= Input;
	8'd214 : RAM214 <= Input;
	8'd215 : RAM215 <= Input;
	8'd216 : RAM216 <= Input;
	8'd217 : RAM217 <= Input;
	8'd218 : RAM218 <= Input;
	8'd219 : RAM219 <= Input;
	8'd220 : RAM220 <= Input;
	8'd221 : RAM221 <= Input;
	8'd222 : RAM222 <= Input;
	8'd223 : RAM223 <= Input;
	8'd224 : RAM224 <= Input;
	8'd225 : RAM225 <= Input;
	8'd226 : RAM226 <= Input;
	8'd227 : RAM227 <= Input;
	8'd228 : RAM228 <= Input;
	8'd229 : RAM229 <= Input;
	8'd230 : RAM230 <= Input;
	8'd231 : RAM231 <= Input;
	8'd232 : RAM232 <= Input;
	8'd233 : RAM233 <= Input;
	8'd234 : RAM234 <= Input;
	8'd235 : RAM235 <= Input;
	8'd236 : RAM236 <= Input;
	8'd237 : RAM237 <= Input;
	8'd238 : RAM238 <= Input;
	8'd239 : RAM239 <= Input;
	8'd240 : RAM240 <= Input;
	8'd241 : RAM241 <= Input;
	8'd242 : RAM242 <= Input;
	8'd243 : RAM243 <= Input;
	8'd244 : RAM244 <= Input;
	8'd245 : RAM245 <= Input;
	8'd246 : RAM246 <= Input;
	8'd247 : RAM247 <= Input;
	8'd248 : RAM248 <= Input;
	8'd249 : RAM249 <= Input;
	8'd250 : RAM250 <= Input;
	8'd251 : RAM251 <= Input;
	8'd252 : RAM252 <= Input;
	8'd253 : RAM253 <= Input;
	8'd254 : RAM254 <= Input;
	8'd255 : RAM255 <= Input;
	endcase
end

always @(posedge Clock)
begin
	case(OutSel)
	8'd0:Output <= RAM0;
	8'd1:Output <= RAM1;
	8'd2:Output <= RAM2;
	8'd3:Output <= RAM3;
	8'd4:Output <= RAM4;
	8'd5:Output <= RAM5;
	8'd6:Output <= RAM6;
	8'd7:Output <= RAM7;
	8'd8:Output <= RAM8;
	8'd9:Output <= RAM9;
	8'd10:Output <= RAM10;
	8'd11:Output <= RAM11;
	8'd12:Output <= RAM12;
	8'd13:Output <= RAM13;
	8'd14:Output <= RAM14;
	8'd15:Output <= RAM15;
	8'd16:Output <= RAM16;
	8'd17:Output <= RAM17;
	8'd18:Output <= RAM18;
	8'd19:Output <= RAM19;
	8'd20:Output <= RAM20;
	8'd21:Output <= RAM21;
	8'd22:Output <= RAM22;
	8'd23:Output <= RAM23;
	8'd24:Output <= RAM24;
	8'd25:Output <= RAM25;
	8'd26:Output <= RAM26;
	8'd27:Output <= RAM27;
	8'd28:Output <= RAM28;
	8'd29:Output <= RAM29;
	8'd30:Output <= RAM30;
	8'd31:Output <= RAM31;
	8'd32:Output <= RAM32;
	8'd33:Output <= RAM33;
	8'd34:Output <= RAM34;
	8'd35:Output <= RAM35;
	8'd36:Output <= RAM36;
	8'd37:Output <= RAM37;
	8'd38:Output <= RAM38;
	8'd39:Output <= RAM39;
	8'd40:Output <= RAM40;
	8'd41:Output <= RAM41;
	8'd42:Output <= RAM42;
	8'd43:Output <= RAM43;
	8'd44:Output <= RAM44;
	8'd45:Output <= RAM45;
	8'd46:Output <= RAM46;
	8'd47:Output <= RAM47;
	8'd48:Output <= RAM48;
	8'd49:Output <= RAM49;
	8'd50:Output <= RAM50;
	8'd51:Output <= RAM51;
	8'd52:Output <= RAM52;
	8'd53:Output <= RAM53;
	8'd54:Output <= RAM54;
	8'd55:Output <= RAM55;
	8'd56:Output <= RAM56;
	8'd57:Output <= RAM57;
	8'd58:Output <= RAM58;
	8'd59:Output <= RAM59;
	8'd60:Output <= RAM60;
	8'd61:Output <= RAM61;
	8'd62:Output <= RAM62;
	8'd63:Output <= RAM63;
	8'd64:Output <= RAM64;
	8'd65:Output <= RAM65;
	8'd66:Output <= RAM66;
	8'd67:Output <= RAM67;
	8'd68:Output <= RAM68;
	8'd69:Output <= RAM69;
	8'd70:Output <= RAM70;
	8'd71:Output <= RAM71;
	8'd72:Output <= RAM72;
	8'd73:Output <= RAM73;
	8'd74:Output <= RAM74;
	8'd75:Output <= RAM75;
	8'd76:Output <= RAM76;
	8'd77:Output <= RAM77;
	8'd78:Output <= RAM78;
	8'd79:Output <= RAM79;
	8'd80:Output <= RAM80;
	8'd81:Output <= RAM81;
	8'd82:Output <= RAM82;
	8'd83:Output <= RAM83;
	8'd84:Output <= RAM84;
	8'd85:Output <= RAM85;
	8'd86:Output <= RAM86;
	8'd87:Output <= RAM87;
	8'd88:Output <= RAM88;
	8'd89:Output <= RAM89;
	8'd90:Output <= RAM90;
	8'd91:Output <= RAM91;
	8'd92:Output <= RAM92;
	8'd93:Output <= RAM93;
	8'd94:Output <= RAM94;
	8'd95:Output <= RAM95;
	8'd96:Output <= RAM96;
	8'd97:Output <= RAM97;
	8'd98:Output <= RAM98;
	8'd99:Output <= RAM99;
	8'd100:Output <= RAM100;
	8'd101:Output <= RAM101;
	8'd102:Output <= RAM102;
	8'd103:Output <= RAM103;
	8'd104:Output <= RAM104;
	8'd105:Output <= RAM105;
	8'd106:Output <= RAM106;
	8'd107:Output <= RAM107;
	8'd108:Output <= RAM108;
	8'd109:Output <= RAM109;
	8'd110:Output <= RAM110;
	8'd111:Output <= RAM111;
	8'd112:Output <= RAM112;
	8'd113:Output <= RAM113;
	8'd114:Output <= RAM114;
	8'd115:Output <= RAM115;
	8'd116:Output <= RAM116;
	8'd117:Output <= RAM117;
	8'd118:Output <= RAM118;
	8'd119:Output <= RAM119;
	8'd120:Output <= RAM120;
	8'd121:Output <= RAM121;
	8'd122:Output <= RAM122;
	8'd123:Output <= RAM123;
	8'd124:Output <= RAM124;
	8'd125:Output <= RAM125;
	8'd126:Output <= RAM126;
	8'd127:Output <= RAM127;
	8'd128:Output <= RAM128;
	8'd129:Output <= RAM129;
	8'd130:Output <= RAM130;
	8'd131:Output <= RAM131;
	8'd132:Output <= RAM132;
	8'd133:Output <= RAM133;
	8'd134:Output <= RAM134;
	8'd135:Output <= RAM135;
	8'd136:Output <= RAM136;
	8'd137:Output <= RAM137;
	8'd138:Output <= RAM138;
	8'd139:Output <= RAM139;
	8'd140:Output <= RAM140;
	8'd141:Output <= RAM141;
	8'd142:Output <= RAM142;
	8'd143:Output <= RAM143;
	8'd144:Output <= RAM144;
	8'd145:Output <= RAM145;
	8'd146:Output <= RAM146;
	8'd147:Output <= RAM147;
	8'd148:Output <= RAM148;
	8'd149:Output <= RAM149;
	8'd150:Output <= RAM150;
	8'd151:Output <= RAM151;
	8'd152:Output <= RAM152;
	8'd153:Output <= RAM153;
	8'd154:Output <= RAM154;
	8'd155:Output <= RAM155;
	8'd156:Output <= RAM156;
	8'd157:Output <= RAM157;
	8'd158:Output <= RAM158;
	8'd159:Output <= RAM159;
	8'd160:Output <= RAM160;
	8'd161:Output <= RAM161;
	8'd162:Output <= RAM162;
	8'd163:Output <= RAM163;
	8'd164:Output <= RAM164;
	8'd165:Output <= RAM165;
	8'd166:Output <= RAM166;
	8'd167:Output <= RAM167;
	8'd168:Output <= RAM168;
	8'd169:Output <= RAM169;
	8'd170:Output <= RAM170;
	8'd171:Output <= RAM171;
	8'd172:Output <= RAM172;
	8'd173:Output <= RAM173;
	8'd174:Output <= RAM174;
	8'd175:Output <= RAM175;
	8'd176:Output <= RAM176;
	8'd177:Output <= RAM177;
	8'd178:Output <= RAM178;
	8'd179:Output <= RAM179;
	8'd180:Output <= RAM180;
	8'd181:Output <= RAM181;
	8'd182:Output <= RAM182;
	8'd183:Output <= RAM183;
	8'd184:Output <= RAM184;
	8'd185:Output <= RAM185;
	8'd186:Output <= RAM186;
	8'd187:Output <= RAM187;
	8'd188:Output <= RAM188;
	8'd189:Output <= RAM189;
	8'd190:Output <= RAM190;
	8'd191:Output <= RAM191;
	8'd192:Output <= RAM192;
	8'd193:Output <= RAM193;
	8'd194:Output <= RAM194;
	8'd195:Output <= RAM195;
	8'd196:Output <= RAM196;
	8'd197:Output <= RAM197;
	8'd198:Output <= RAM198;
	8'd199:Output <= RAM199;
	8'd200:Output <= RAM200;
	8'd201:Output <= RAM201;
	8'd202:Output <= RAM202;
	8'd203:Output <= RAM203;
	8'd204:Output <= RAM204;
	8'd205:Output <= RAM205;
	8'd206:Output <= RAM206;
	8'd207:Output <= RAM207;
	8'd208:Output <= RAM208;
	8'd209:Output <= RAM209;
	8'd210:Output <= RAM210;
	8'd211:Output <= RAM211;
	8'd212:Output <= RAM212;
	8'd213:Output <= RAM213;
	8'd214:Output <= RAM214;
	8'd215:Output <= RAM215;
	8'd216:Output <= RAM216;
	8'd217:Output <= RAM217;
	8'd218:Output <= RAM218;
	8'd219:Output <= RAM219;
	8'd220:Output <= RAM220;
	8'd221:Output <= RAM221;
	8'd222:Output <= RAM222;
	8'd223:Output <= RAM223;
	8'd224:Output <= RAM224;
	8'd225:Output <= RAM225;
	8'd226:Output <= RAM226;
	8'd227:Output <= RAM227;
	8'd228:Output <= RAM228;
	8'd229:Output <= RAM229;
	8'd230:Output <= RAM230;
	8'd231:Output <= RAM231;
	8'd232:Output <= RAM232;
	8'd233:Output <= RAM233;
	8'd234:Output <= RAM234;
	8'd235:Output <= RAM235;
	8'd236:Output <= RAM236;
	8'd237:Output <= RAM237;
	8'd238:Output <= RAM238;
	8'd239:Output <= RAM239;
	8'd240:Output <= RAM240;
	8'd241:Output <= RAM241;
	8'd242:Output <= RAM242;
	8'd243:Output <= RAM243;
	8'd244:Output <= RAM244;
	8'd245:Output <= RAM245;
	8'd246:Output <= RAM246;
	8'd247:Output <= RAM247;
	8'd248:Output <= RAM248;
	8'd249:Output <= RAM249;
	8'd250:Output <= RAM250;
	8'd251:Output <= RAM251;
	8'd252:Output <= RAM252;
	8'd253:Output <= RAM253;
	8'd254:Output <= RAM254;
	8'd255:Output <= RAM255;
	endcase
end

endmodule
