{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 19:35:50 2018 " "Info: Processing started: Wed Jun 06 19:35:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PegaLadrao -c PegaLadrao --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PegaLadrao -c PegaLadrao --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DEZ\[0\] " "Info: Detected ripple clock \"DEZ\[0\]\" as buffer" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DEZ\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ladrao\[5\] register LEDG\[0\]~reg0 135.48 MHz 7.381 ns Internal " "Info: Clock \"clk\" has Internal fmax of 135.48 MHz between source register \"ladrao\[5\]\" and destination register \"LEDG\[0\]~reg0\" (period= 7.381 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.088 ns + Longest register register " "Info: + Longest register to register delay is 2.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ladrao\[5\] 1 REG LCFF_X49_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y5_N25; Fanout = 3; REG Node = 'ladrao\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ladrao[5] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.415 ns) 0.927 ns Equal5~2 2 COMB LCCOMB_X48_Y5_N20 1 " "Info: 2: + IC(0.512 ns) + CELL(0.415 ns) = 0.927 ns; Loc. = LCCOMB_X48_Y5_N20; Fanout = 1; COMB Node = 'Equal5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { ladrao[5] Equal5~2 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.410 ns) 1.606 ns Equal5~4 3 COMB LCCOMB_X48_Y5_N12 1 " "Info: 3: + IC(0.269 ns) + CELL(0.410 ns) = 1.606 ns; Loc. = LCCOMB_X48_Y5_N12; Fanout = 1; COMB Node = 'Equal5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Equal5~2 Equal5~4 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.004 ns Equal5~11 4 COMB LCCOMB_X48_Y5_N18 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 2.004 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 1; COMB Node = 'Equal5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Equal5~4 Equal5~11 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.088 ns LEDG\[0\]~reg0 5 REG LCFF_X48_Y5_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.088 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.059 ns ( 50.72 % ) " "Info: Total cell delay = 1.059 ns ( 50.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 49.28 % ) " "Info: Total interconnect delay = 1.029 ns ( 49.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { ladrao[5] Equal5~2 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { ladrao[5] {} Equal5~2 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.512ns 0.269ns 0.248ns 0.000ns } { 0.000ns 0.415ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.079 ns - Smallest " "Info: - Smallest clock skew is -5.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.652 ns LEDG\[0\]~reg0 3 REG LCFF_X48_Y5_N19 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.16 % ) " "Info: Total cell delay = 1.516 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.731 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.787 ns) 3.975 ns DEZ\[0\] 2 REG LCFF_X42_Y3_N9 12 " "Info: 2: + IC(2.209 ns) + CELL(0.787 ns) = 3.975 ns; Loc. = LCFF_X42_Y3_N9; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { clk DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.000 ns) 6.175 ns DEZ\[0\]~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(2.200 ns) + CELL(0.000 ns) = 6.175 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'DEZ\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { DEZ[0] DEZ[0]~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.731 ns ladrao\[5\] 4 REG LCFF_X49_Y5_N25 3 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 7.731 ns; Loc. = LCFF_X49_Y5_N25; Fanout = 3; REG Node = 'ladrao\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { DEZ[0]~clkctrl ladrao[5] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 29.79 % ) " "Info: Total cell delay = 2.303 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.428 ns ( 70.21 % ) " "Info: Total interconnect delay = 5.428 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[5] {} } { 0.000ns 0.000ns 2.209ns 2.200ns 1.019ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[5] {} } { 0.000ns 0.000ns 2.209ns 2.200ns 1.019ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 126 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { ladrao[5] Equal5~2 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { ladrao[5] {} Equal5~2 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.512ns 0.269ns 0.248ns 0.000ns } { 0.000ns 0.415ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[5] {} } { 0.000ns 0.000ns 2.209ns 2.200ns 1.019ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDG\[0\]~reg0 SW\[14\] clk 6.247 ns register " "Info: tsu for register \"LEDG\[0\]~reg0\" (data pin = \"SW\[14\]\", clock pin = \"clk\") is 6.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.935 ns + Longest pin register " "Info: + Longest pin to register delay is 8.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.389 ns) + CELL(0.413 ns) 7.644 ns Equal5~9 2 COMB LCCOMB_X48_Y5_N16 1 " "Info: 2: + IC(6.389 ns) + CELL(0.413 ns) = 7.644 ns; Loc. = LCCOMB_X48_Y5_N16; Fanout = 1; COMB Node = 'Equal5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.802 ns" { SW[14] Equal5~9 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.410 ns) 8.321 ns Equal5~10 3 COMB LCCOMB_X48_Y5_N24 1 " "Info: 3: + IC(0.267 ns) + CELL(0.410 ns) = 8.321 ns; Loc. = LCCOMB_X48_Y5_N24; Fanout = 1; COMB Node = 'Equal5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Equal5~9 Equal5~10 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.851 ns Equal5~11 4 COMB LCCOMB_X48_Y5_N18 1 " "Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 8.851 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 1; COMB Node = 'Equal5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { Equal5~10 Equal5~11 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.935 ns LEDG\[0\]~reg0 5 REG LCFF_X48_Y5_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.935 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 22.65 % ) " "Info: Total cell delay = 2.024 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.911 ns ( 77.35 % ) " "Info: Total interconnect delay = 6.911 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.935 ns" { SW[14] Equal5~9 Equal5~10 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.935 ns" { SW[14] {} SW[14]~combout {} Equal5~9 {} Equal5~10 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 6.389ns 0.267ns 0.255ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.652 ns LEDG\[0\]~reg0 3 REG LCFF_X48_Y5_N19 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.16 % ) " "Info: Total cell delay = 1.516 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.935 ns" { SW[14] Equal5~9 Equal5~10 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.935 ns" { SW[14] {} SW[14]~combout {} Equal5~9 {} Equal5~10 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 6.389ns 0.267ns 0.255ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segE1 DEZ\[0\] 10.273 ns register " "Info: tco from clock \"clk\" to destination pin \"segE1\" through register \"DEZ\[0\]\" is 10.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.725 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.537 ns) 3.725 ns DEZ\[0\] 2 REG LCFF_X42_Y3_N9 12 " "Info: 2: + IC(2.209 ns) + CELL(0.537 ns) = 3.725 ns; Loc. = LCFF_X42_Y3_N9; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { clk DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 40.70 % ) " "Info: Total cell delay = 1.516 ns ( 40.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.209 ns ( 59.30 % ) " "Info: Total interconnect delay = 2.209 ns ( 59.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { clk DEZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { clk {} clk~combout {} DEZ[0] {} } { 0.000ns 0.000ns 2.209ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.298 ns + Longest register pin " "Info: + Longest register to pin delay is 6.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DEZ\[0\] 1 REG LCFF_X42_Y3_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y3_N9; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.438 ns) 1.777 ns WideOr11~0 2 COMB LCCOMB_X49_Y6_N6 1 " "Info: 2: + IC(1.339 ns) + CELL(0.438 ns) = 1.777 ns; Loc. = LCCOMB_X49_Y6_N6; Fanout = 1; COMB Node = 'WideOr11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { DEZ[0] WideOr11~0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(2.642 ns) 6.298 ns segE1 3 PIN PIN_AA24 0 " "Info: 3: + IC(1.879 ns) + CELL(2.642 ns) = 6.298 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'segE1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { WideOr11~0 segE1 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 48.90 % ) " "Info: Total cell delay = 3.080 ns ( 48.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 51.10 % ) " "Info: Total interconnect delay = 3.218 ns ( 51.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { DEZ[0] WideOr11~0 segE1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { DEZ[0] {} WideOr11~0 {} segE1 {} } { 0.000ns 1.339ns 1.879ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { clk DEZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { clk {} clk~combout {} DEZ[0] {} } { 0.000ns 0.000ns 2.209ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.298 ns" { DEZ[0] WideOr11~0 segE1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.298 ns" { DEZ[0] {} WideOr11~0 {} segE1 {} } { 0.000ns 1.339ns 1.879ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDG\[0\]~reg0 SW\[6\] clk -0.937 ns register " "Info: th for register \"LEDG\[0\]~reg0\" (data pin = \"SW\[6\]\", clock pin = \"clk\") is -0.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.652 ns LEDG\[0\]~reg0 3 REG LCFF_X48_Y5_N19 1 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.16 % ) " "Info: Total cell delay = 1.516 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.410 ns) 2.847 ns Equal5~3 2 COMB LCCOMB_X48_Y5_N8 1 " "Info: 2: + IC(1.448 ns) + CELL(0.410 ns) = 2.847 ns; Loc. = LCCOMB_X48_Y5_N8; Fanout = 1; COMB Node = 'Equal5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { SW[6] Equal5~3 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.373 ns Equal5~4 3 COMB LCCOMB_X48_Y5_N12 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 3.373 ns; Loc. = LCCOMB_X48_Y5_N12; Fanout = 1; COMB Node = 'Equal5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Equal5~3 Equal5~4 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.771 ns Equal5~11 4 COMB LCCOMB_X48_Y5_N18 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 3.771 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 1; COMB Node = 'Equal5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Equal5~4 Equal5~11 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.855 ns LEDG\[0\]~reg0 5 REG LCFF_X48_Y5_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.855 ns; Loc. = LCFF_X48_Y5_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 49.49 % ) " "Info: Total cell delay = 1.908 ns ( 49.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 50.51 % ) " "Info: Total interconnect delay = 1.947 ns ( 50.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[6] Equal5~3 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[6] {} SW[6]~combout {} Equal5~3 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 1.448ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.989ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.023ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.855 ns" { SW[6] Equal5~3 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.855 ns" { SW[6] {} SW[6]~combout {} Equal5~3 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 1.448ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.989ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 19:35:50 2018 " "Info: Processing ended: Wed Jun 06 19:35:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
