###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       843597   # Number of WRITE/WRITEP commands
num_reads_done                 =      1225982   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1041323   # Number of read row buffer hits
num_read_cmds                  =      1225968   # Number of READ/READP commands
num_writes_done                =       843611   # Number of read requests issued
num_write_row_hits             =       727255   # Number of write row buffer hits
num_act_cmds                   =       304416   # Number of ACT commands
num_pre_cmds                   =       304388   # Number of PRE commands
num_ondemand_pres              =       277455   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643433   # Cyles of rank active rank.0
rank_active_cycles.1           =      9554488   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356567   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       445512   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2004158   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29156   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4628   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2248   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1881   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1504   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1493   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1487   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1642   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2326   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19087   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          421   # Write cmd latency (cycles)
write_latency[20-39]           =         6105   # Write cmd latency (cycles)
write_latency[40-59]           =         7419   # Write cmd latency (cycles)
write_latency[60-79]           =        11166   # Write cmd latency (cycles)
write_latency[80-99]           =        14088   # Write cmd latency (cycles)
write_latency[100-119]         =        16633   # Write cmd latency (cycles)
write_latency[120-139]         =        19064   # Write cmd latency (cycles)
write_latency[140-159]         =        21564   # Write cmd latency (cycles)
write_latency[160-179]         =        24487   # Write cmd latency (cycles)
write_latency[180-199]         =        27350   # Write cmd latency (cycles)
write_latency[200-]            =       695300   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       211517   # Read request latency (cycles)
read_latency[40-59]            =       102825   # Read request latency (cycles)
read_latency[60-79]            =        94353   # Read request latency (cycles)
read_latency[80-99]            =        67199   # Read request latency (cycles)
read_latency[100-119]          =        54843   # Read request latency (cycles)
read_latency[120-139]          =        46053   # Read request latency (cycles)
read_latency[140-159]          =        38944   # Read request latency (cycles)
read_latency[160-179]          =        33414   # Read request latency (cycles)
read_latency[180-199]          =        29949   # Read request latency (cycles)
read_latency[200-]             =       546871   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.21124e+09   # Write energy
read_energy                    =   4.9431e+09   # Read energy
act_energy                     =  8.32882e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71152e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.13846e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0175e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.962e+09   # Active standby energy rank.1
average_read_latency           =      338.142   # Average read request latency (cycles)
average_interarrival           =      4.83178   # Average request interarrival latency (cycles)
total_energy                   =  2.30564e+10   # Total energy (pJ)
average_power                  =      2305.64   # Average power (mW)
average_bandwidth              =      17.6605   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       849058   # Number of WRITE/WRITEP commands
num_reads_done                 =      1227624   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1027305   # Number of read row buffer hits
num_read_cmds                  =      1227619   # Number of READ/READP commands
num_writes_done                =       849128   # Number of read requests issued
num_write_row_hits             =       715901   # Number of write row buffer hits
num_act_cmds                   =       336892   # Number of ACT commands
num_pre_cmds                   =       336864   # Number of PRE commands
num_ondemand_pres              =       310244   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618665   # Cyles of rank active rank.0
rank_active_cycles.1           =      9586239   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381335   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       413761   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2011275   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29855   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4114   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2169   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1901   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1458   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1477   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1545   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1617   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2328   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19055   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          384   # Write cmd latency (cycles)
write_latency[20-39]           =         4915   # Write cmd latency (cycles)
write_latency[40-59]           =         6445   # Write cmd latency (cycles)
write_latency[60-79]           =         9933   # Write cmd latency (cycles)
write_latency[80-99]           =        13128   # Write cmd latency (cycles)
write_latency[100-119]         =        16266   # Write cmd latency (cycles)
write_latency[120-139]         =        19768   # Write cmd latency (cycles)
write_latency[140-159]         =        23501   # Write cmd latency (cycles)
write_latency[160-179]         =        27604   # Write cmd latency (cycles)
write_latency[180-199]         =        31061   # Write cmd latency (cycles)
write_latency[200-]            =       696053   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       195429   # Read request latency (cycles)
read_latency[40-59]            =        98472   # Read request latency (cycles)
read_latency[60-79]            =        96482   # Read request latency (cycles)
read_latency[80-99]            =        66384   # Read request latency (cycles)
read_latency[100-119]          =        55125   # Read request latency (cycles)
read_latency[120-139]          =        47295   # Read request latency (cycles)
read_latency[140-159]          =        40795   # Read request latency (cycles)
read_latency[160-179]          =        35665   # Read request latency (cycles)
read_latency[180-199]          =        31728   # Read request latency (cycles)
read_latency[200-]             =       560244   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.2385e+09   # Write energy
read_energy                    =  4.94976e+09   # Read energy
act_energy                     =  9.21737e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83041e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98605e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00205e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98181e+09   # Active standby energy rank.1
average_read_latency           =      325.805   # Average read request latency (cycles)
average_interarrival           =      4.81507   # Average request interarrival latency (cycles)
total_energy                   =  2.31801e+10   # Total energy (pJ)
average_power                  =      2318.01   # Average power (mW)
average_bandwidth              =      17.7216   # Average bandwidth
