<module name="DSS_L3_MAIN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS_REVISION" acronym="DSS_REVISION" offset="0x0" width="32" description="This register contains the DSS revision number.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS_SYSSTATUS" acronym="DSS_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" id="rstact" token="RESETDONE_0_r" description="Internal module reset is ongoing."/>
      <bitenum value="1" id="rstcomp" token="RESETDONE_1_r" description="Reset complete"/>
    </bitfield>
  </register>
  <register id="DSS_CTRL" acronym="DSS_CTRL" offset="0x40" width="32" description="This register contains the DSS control bits.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD3_CLK_SWITCH" width="1" begin="19" end="19" resetval="0x0" description="DSS_CLK/DPLL_DSI1_C_CLK1 clock switch (multiplexer 10) Selects the clock source for the DISPC LCD3_CLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="DSS_CLK_Sel" token="LCD3_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="DPLL_DSI1_C_CLK1_Sel" token="LCD3_CLK_SWITCH_1" description="DPLL_DSI1_C_CLK1 selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARALLEL_SEL" width="2" begin="17" end="16" resetval="0x0" description="Selection between LCD1, LCD2, LCD3 and TV channel out on the parallel output (multiplexer 13)" range="" rwaccess="RW">
      <bitenum value="0" id="HDMI" token="PARALLEL_SEL_0" description="Select HDMI channel output."/>
      <bitenum value="1" id="LCD1" token="PARALLEL_SEL_1" description="Select LCD1 channel output."/>
      <bitenum value="3" id="LCD3" token="PARALLEL_SEL_3" description="Select LCD3 channel output."/>
      <bitenum value="2" id="LCD2" token="PARALLEL_SEL_2" description="Select LCD2 channel output."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD2_CLK_SWITCH" width="1" begin="12" end="12" resetval="0x0" description="DSS_CLK clock switch (multiplexer 3) Selects the clock source for the DISPC LCD2_CLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="DSS_CLK_Sel" token="LCD2_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="DPLL_DSI1_B_CLK1_Sel" token="LCD2_CLK_SWITCH_1" description="DPLL_DSI1_B_CLK1 selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="F_CLK_SWITCH" width="3" begin="9" end="7" resetval="0x0" description="Selects the clock source for the DISPC functional clock F_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="DSS_CLK_selected_(from_PRCM)" token="F_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="DPLL_DSI1_A_CLK1" token="F_CLK_SWITCH_1" description="DPLL_DSI1_A_CLK1"/>
      <bitenum value="2" id="DPLL_DSI1_B_CLK1" token="F_CLK_SWITCH_2" description="DPLL_DSI1_B_CLK1"/>
      <bitenum value="3" id="DPLL_HDMI_CLK1_DPLL_HDMI)_3" token="F_CLK_SWITCH_3" description="DPLL_HDMI_CLK1 selected (from DPLL_HDMI)"/>
      <bitenum value="4" id="DPLL_DSI1_C_CLK1" token="F_CLK_SWITCH_4" description="DPLL_DSI1_C_CLK1"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="6" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD1_CLK_SWITCH" width="1" begin="0" end="0" resetval="0x0" description="DSS_CLK/DPLL_DSI1_A_CLK1 clock switch (multiplexer 2) Selects the clock source for the DISPC LCD1_CLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="DSS_CLK_Sel" token="LCD1_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="DPLL_DSI1_A_CLK1_Sel" token="LCD1_CLK_SWITCH_1" description="DPLL_DSI1_A_CLK1 selected (from VIDEO1 PLL)"/>
    </bitfield>
  </register>
  <register id="DSS_STATUS" acronym="DSS_STATUS" offset="0x5C" width="32" description="This register contains the DSS status.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD3_CLK_STATUS" width="2" begin="25" end="24" resetval="0x1" description="LCD3_CLK clock selection status (multiplexer 10) indicates which clock is used by the glitch free mux selecting the source of LCD3_CLK. It is required to have the current clock and the new selected clock being running in order to be able to switch. Both clocks are used at the same time while the switch is on going." range="" rwaccess="R">
      <bitenum value="2" id="DPLL_DSI1_C_CLK1_Sel" token="LCD3_CLK_STATUS_2_r" description="DPLL_DSI1_C_CLK1 is used by DISPC as LCD3_CLK clock"/>
      <bitenum value="1" id="DSS_CLK_Sel" token="LCD3_CLK_STATUS_1_r" description="DSS_CLK is used as LCD3_CLK"/>
      <bitenum value="0" id="LCD3_CLK_TRANSITION" token="LCD3_CLK_STATUS_0_r" description="LCD3_CLK clock switch is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x4" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="F_CLK_STATUS" width="5" begin="19" end="15" resetval="0x01" description="F_CLK clock selection status (multiplexer 1) indicates which clock is used by the glitch free mux selecting the source of F_CLK. It is required to have the current clock and the new selected clock being running in order to be able to switch. Both clocks are used at the same time while the switch is on going." range="" rwaccess="R">
      <bitenum value="4" id="DPLL_DSI1_B_CLK1_DISPC_F_CLK_4" token="F_CLK_STATUS_4_r" description="DPLL_DSI1_B_CLK1 is used by DISPC as F_CLK clock"/>
      <bitenum value="2" id="DPLL_DSI1_A_CLK1_DISPC_F_CLK_2" token="F_CLK_STATUS_2_r" description="DPLL_DSI1_A_CLK1 is used by DISPC as F_CLK clock"/>
      <bitenum value="0" id="DSS_CLK_clock_switch_is_on-going" token="F_CLK_STATUS_0_r" description="DSS_CLK clock switch is on-going"/>
      <bitenum value="1" id="DSS_CLK_is_used_by_DISPC_as_F_CLK_clock" token="F_CLK_STATUS_1_r" description="DSS_CLK is used by DISPC as F_CLK clock"/>
      <bitenum value="8" id="DPLL_HDMI_CLK1_DISPC_F_CLK_8" token="F_CLK_STATUS_8_r" description="DPLL_HDMI_CLK1 is used by DISPC as F_CLK clock"/>
      <bitenum value="16" id="DPLL_DSI1_C_CLK1_DISPC_F_CLK_16" token="F_CLK_STATUS_16_r" description="DPLL_DSI1_C_CLK1 is used by DISPC as F_CLK clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD2_CLK_STATUS" width="2" begin="12" end="11" resetval="0x1" description="LCD2_CLK clock selection status (multiplexer 3) indicates which clock is used by the glitch free mux selecting the source of LCD2_CLK. It is required to have the current clock and the new selected clock being running in order to be able to switch. Both clocks are used at the same time while the switch is on going." range="" rwaccess="R">
      <bitenum value="2" id="DPLL_DSI1_B_CLK1_Sel" token="LCD2_CLK_STATUS_2_r" description="DPLL_DSI1_B_CLK1 is used by DISPC as LCD2_CLK clock"/>
      <bitenum value="1" id="DSS_CLK_Sel" token="LCD2_CLK_STATUS_1_r" description="DSS_CLK is used as LCD2_CLK"/>
      <bitenum value="0" id="LCD2_CLK_TRANSITION" token="LCD2_CLK_STATUS_0_r" description="LCD2_CLK clock switch is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="10" end="2" resetval="0xA0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD1_CLK_STATUS" width="2" begin="1" end="0" resetval="0x1" description="LCD1_CLK clock selection status (multiplexer 2) indicates which clock is used by the glitch free mux selecting the source of LCD1_CLK. It is required to have the current clock and the new selected clock being running in order to be able to switch. Both clocks are used at the same time while the switch is on going." range="" rwaccess="R">
      <bitenum value="2" id="DPLL_DSI1_A_CLK1_Sel" token="LCD1_CLK_STATUS_2_r" description="DPLL_DSI1_A_CLK1 is used by DISPC as LCD1_CLK clock"/>
      <bitenum value="1" id="DSS_CLK_Sel" token="LCD1_CLK_STATUS_1_r" description="DSS_CLK is used as LCD1_CLK"/>
      <bitenum value="0" id="LCD1_CLK_TRANSITION" token="LCD1_CLK_STATUS_0_r" description="LCD1_CLK clock switch is on-going"/>
    </bitfield>
  </register>
</module>
