// Seed: 288266465
module module_0;
endmodule
module module_1 (
    output uwire id_0
);
  uwire id_2;
  assign id_0 = id_2;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7,
    input wire id_8,
    input tri id_9,
    input tri1 id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13
);
  uwire id_15;
  ;
  assign id_15 = 1;
  static logic [1 : 1] id_16 = 1;
  assign id_11 = -1;
  generate
    always_comb begin : LABEL_0
      id_7 = (1) ? -1 : -1;
    end
  endgenerate
  module_0 modCall_1 ();
  parameter id_17 = 1;
endmodule
