\hypertarget{group___u_a_r_t___exported___macros}{}\section{U\+A\+RT Exported Macros}
\label{group___u_a_r_t___exported___macros}\index{UART Exported Macros@{UART Exported Macros}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset U\+A\+RT handle states. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+F\+L\+U\+S\+H\+\_\+\+D\+R\+R\+E\+G\+I\+S\+T\+ER}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Flush the U\+A\+RT Data registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified U\+A\+RT pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT PE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT FE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT NE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT O\+RE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}})
\begin{DoxyCompactList}\small\item\em Clear the U\+A\+RT I\+D\+LE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified U\+A\+RT interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga89c4cb1b623c15cfdea2c0a864c8b1e4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (1\+U $<$$<$ ((\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)$>$$>$ 8\+U))) != R\+E\+S\+E\+T) ? S\+E\+T \+: R\+E\+S\+E\+T)
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gab53dbf1d75f241330428bf426b2963d1}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified U\+A\+RT interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gaa81e0f2503bd2a699e7e478507946bb2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (uint32\+\_\+t)(\+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified U\+A\+RT I\+SR flag, in setting the proper I\+CR register flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga568a15495a9e2a9d230474b9e8bcc8e4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+E\+N\+D\+\_\+\+R\+EQ}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$R\+QR $\vert$= (uint16\+\_\+t)(\+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set a specific U\+A\+RT request flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})
\begin{DoxyCompactList}\small\item\em Enable the U\+A\+RT one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})
\begin{DoxyCompactList}\small\item\em Disable the U\+A\+RT one bit sample method. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable C\+TS flow control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable R\+TS flow control. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable R\+TS flow control. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}\label{group___u_a_r_t___exported___macros_gae1dfc7777b089a10464841045b524caa}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_FEFLAG@{\_\_HAL\_UART\_CLEAR\_FEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_FEFLAG@{\_\_HAL\_UART\_CLEAR\_FEFLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_FEFLAG}{\_\_HAL\_UART\_CLEAR\_FEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}})}



Clear the U\+A\+RT FE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}\label{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}}
\index{\_\_HAL\_UART\_CLEAR\_FLAG@{\_\_HAL\_UART\_CLEAR\_FLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_FLAG}{\_\_HAL\_UART\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))}



Clear the specified U\+A\+RT pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to check. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}} Parity Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}} Framing Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}} Noise detected Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}} Overrun Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}} I\+D\+LE line detected Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}} Transmission Complete Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}} L\+IN Break Detection Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}} C\+TS Interrupt Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}} Character Match Clear Flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}\label{group___u_a_r_t___exported___macros_ga1345aa0af53d82269b13835c225e91d0}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_IDLEFLAG@{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_IDLEFLAG@{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}{\_\_HAL\_UART\_CLEAR\_IDLEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}})}



Clear the U\+A\+RT I\+D\+LE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaa81e0f2503bd2a699e7e478507946bb2}\label{group___u_a_r_t___exported___macros_gaa81e0f2503bd2a699e7e478507946bb2}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_IT@{\_\_HAL\_UART\_CLEAR\_IT}}
\index{\_\_HAL\_UART\_CLEAR\_IT@{\_\_HAL\_UART\_CLEAR\_IT}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_IT}{\_\_HAL\_UART\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+CR = (uint32\+\_\+t)(\+\_\+\+\_\+\+I\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+\_\+))}



Clear the specified U\+A\+RT I\+SR flag, in setting the proper I\+CR register flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+I\+T\+\_\+\+C\+L\+E\+A\+R$<$/strong$>$} & specifies the interrupt clear register flag that needs to be set to clear the corresponding interrupt This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}} Parity Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}} Framing Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}} Noise detected Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}} Overrun Error Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}} I\+D\+LE line detected Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}} Transmission Complete Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}} L\+IN Break Detection Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}} C\+TS Interrupt Clear Flag \item \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}} Character Match Clear Flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}\label{group___u_a_r_t___exported___macros_gaa1f69421585b3ada4d2b81d502a3ae6b}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_NEFLAG@{\_\_HAL\_UART\_CLEAR\_NEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_NEFLAG@{\_\_HAL\_UART\_CLEAR\_NEFLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_NEFLAG}{\_\_HAL\_UART\_CLEAR\_NEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}})}



Clear the U\+A\+RT NE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}\label{group___u_a_r_t___exported___macros_ga9cdc2f2d55eaaa7895996bf6848df42e}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_OREFLAG@{\_\_HAL\_UART\_CLEAR\_OREFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_OREFLAG@{\_\_HAL\_UART\_CLEAR\_OREFLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_OREFLAG}{\_\_HAL\_UART\_CLEAR\_OREFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}})}



Clear the U\+A\+RT O\+RE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}\label{group___u_a_r_t___exported___macros_gaba5e19c60e0f37341b1585a380b84d49}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_CLEAR\_PEFLAG@{\_\_HAL\_UART\_CLEAR\_PEFLAG}}
\index{\_\_HAL\_UART\_CLEAR\_PEFLAG@{\_\_HAL\_UART\_CLEAR\_PEFLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_CLEAR\_PEFLAG}{\_\_HAL\_UART\_CLEAR\_PEFLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+E\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___u_a_r_t___exported___macros_ga9bd035161d41cde4f2568c7af06493bf}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}})}



Clear the U\+A\+RT PE pending flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}\label{group___u_a_r_t___exported___macros_gad2f9fbdb4adf3a09939e201eaeea072f}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_DISABLE@{\_\_HAL\_UART\_DISABLE}}
\index{\_\_HAL\_UART\_DISABLE@{\_\_HAL\_UART\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_DISABLE}{\_\_HAL\_UART\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})}



Disable U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}\label{group___u_a_r_t___exported___macros_ga3c29b33f38658acbf592e9aaf84c6f33}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}}
\index{\_\_HAL\_UART\_DISABLE\_IT@{\_\_HAL\_UART\_DISABLE\_IT}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_DISABLE\_IT}{\_\_HAL\_UART\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 1U)? ((\_\_HANDLE\_\_)->Instance->CR1 \&= ~ (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))): \(\backslash\)}
\DoxyCodeLine{                                                           ((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 2U)? ((\_\_HANDLE\_\_)->Instance->CR2 \&= ~ (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))): \(\backslash\)}
\DoxyCodeLine{                                                           ((\_\_HANDLE\_\_)->Instance->CR3 \&= ~ (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))))}

\end{DoxyCode}


Disable the specified U\+A\+RT interrupt. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to disable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM}} Character match interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}} C\+TS change interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}} L\+IN Break detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}} Transmit Data Register empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}} Transmission complete interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}} Receive Data register not empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}} Idle line detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}} Parity Error interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}} Error interrupt (Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}\label{group___u_a_r_t___exported___macros_ga49eb5ea4996a957afeb8be2793ba3fe9}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ENABLE@{\_\_HAL\_UART\_ENABLE}}
\index{\_\_HAL\_UART\_ENABLE@{\_\_HAL\_UART\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_ENABLE}{\_\_HAL\_UART\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+UE}})}



Enable U\+A\+RT. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}\label{group___u_a_r_t___exported___macros_gaba94165ed584d49c1ec12df9819bd4bb}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}}
\index{\_\_HAL\_UART\_ENABLE\_IT@{\_\_HAL\_UART\_ENABLE\_IT}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_ENABLE\_IT}{\_\_HAL\_UART\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 1U)? ((\_\_HANDLE\_\_)->Instance->CR1 |= (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))): \(\backslash\)}
\DoxyCodeLine{                                                           ((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 2U)? ((\_\_HANDLE\_\_)->Instance->CR2 |= (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))): \(\backslash\)}
\DoxyCodeLine{                                                           ((\_\_HANDLE\_\_)->Instance->CR3 |= (1U << ((\_\_INTERRUPT\_\_) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}}))))}

\end{DoxyCode}


Enable the specified U\+A\+RT interrupt. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to enable. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM}} Character match interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}} C\+TS change interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}} L\+IN Break detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}} Transmit Data Register empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}} Transmission complete interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}} Receive Data register not empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}} Idle line detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}} Parity Error interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}} Error interrupt (frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}\label{group___u_a_r_t___exported___macros_gafc4f20cb0f29ba146c9bc14167c52744}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
\index{\_\_HAL\_UART\_FLUSH\_DRREGISTER@{\_\_HAL\_UART\_FLUSH\_DRREGISTER}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_FLUSH\_DRREGISTER}{\_\_HAL\_UART\_FLUSH\_DRREGISTER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+F\+L\+U\+S\+H\+\_\+\+D\+R\+R\+E\+G\+I\+S\+T\+ER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                \(\backslash\)}
\DoxyCodeLine{      SET\_BIT((\_\_HANDLE\_\_)->Instance->RQR, \mbox{\hyperlink{group___u_a_r_t___request___parameters_gaf2ee2d4b1bdcbc7772ddc0da89566936}{UART\_RXDATA\_FLUSH\_REQUEST}}); \(\backslash\)}
\DoxyCodeLine{      SET\_BIT((\_\_HANDLE\_\_)->Instance->RQR, \mbox{\hyperlink{group___u_a_r_t___request___parameters_gafecbd800f456ed666a42ac0842cd2c4b}{UART\_TXDATA\_FLUSH\_REQUEST}}); \(\backslash\)}
\DoxyCodeLine{    \}  \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Flush the U\+A\+RT Data registers. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}\label{group___u_a_r_t___exported___macros_ga261fe8a2afe84ec048113654266c5bf6}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}}
\index{\_\_HAL\_UART\_GET\_FLAG@{\_\_HAL\_UART\_GET\_FLAG}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_FLAG}{\_\_HAL\_UART\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))}



Check whether the specified U\+A\+RT flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+F\+L\+A\+G$<$/strong$>$} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___flags_gaf4a4ade6fd987ea7f22786269317f94a}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+E\+A\+CK}} Transmit enable acknowledge flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga5d5f6f91093bfb222baa277a86f6b75b}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+WU}} Receiver wake up flag (if the U\+A\+RT in mute mode) \item \mbox{\hyperlink{group___u_a_r_t___flags_gaea7a67e1f6a8af78e2adfaed59d1a4be}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+S\+B\+KF}} Send Break flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga01f2c67d8999a9ee8d91ac3cb5e7fbfe}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+MF}} Character match flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga2d1387d412382a345097acb403748ba3}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+B\+U\+SY}} Busy flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga9e309874f2c8f71e4049ae6cb702a2eb}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+A\+B\+RF}} Auto Baud rate detection flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga87853efaab808377c8acb9e8b671a2e8}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+A\+B\+RE}} Auto Baud rate detection error flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga5435edd22ff23de7187654362c48e0b1}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS}} C\+TS Change flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga77b81c3c843b49af940862fe4d6ab933}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+B\+DF}} L\+IN Break detection flag \item \mbox{\hyperlink{group___u_a_r_t___flags_gad39c017d415a7774c82eb07413a9dbe4}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}} Transmit data register empty flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga82e68a0ee4a8b987a47c66fc6f744894}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC}} Transmission Complete flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga9d1b2860d84a87abb05c3b2fed3c108c}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}} Receive data register not empty flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga5d7a320c505672f7508e3bd99f532a69}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE}} Idle Line detection flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga335a5b0f61512223bbc406b38c95b2d6}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE}} Overrun Error flag \item \mbox{\hyperlink{group___u_a_r_t___flags_ga665981434d02ff5296361782c1a7d4b5}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE}} Noise Error flag \item \mbox{\hyperlink{group___u_a_r_t___flags_gafba4891ce21cf5223ca5fede0eac388d}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE}} Framing Error flag \item \mbox{\hyperlink{group___u_a_r_t___flags_gad5b96f73f6d3a0b58f07e2e9d7bf14d9}{U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE}} Parity Error flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{F\+L\+AG}} (T\+R\+UE or F\+A\+L\+SE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga89c4cb1b623c15cfdea2c0a864c8b1e4}\label{group___u_a_r_t___exported___macros_ga89c4cb1b623c15cfdea2c0a864c8b1e4}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_GET\_IT@{\_\_HAL\_UART\_GET\_IT}}
\index{\_\_HAL\_UART\_GET\_IT@{\_\_HAL\_UART\_GET\_IT}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_IT}{\_\_HAL\_UART\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+SR \& (1\+U $<$$<$ ((\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)$>$$>$ 8\+U))) != R\+E\+S\+E\+T) ? S\+E\+T \+: R\+E\+S\+E\+T)}



Check whether the specified U\+A\+RT interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM}} Character match interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}} C\+TS change interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}} L\+IN Break detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}} Transmit Data Register empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}} Transmission complete interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}} Receive Data register not empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}} Idle line detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}} Parity Error interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}} Error interrupt (Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{I\+N\+T\+E\+R\+R\+U\+PT}} (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_gab53dbf1d75f241330428bf426b2963d1}\label{group___u_a_r_t___exported___macros_gab53dbf1d75f241330428bf426b2963d1}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_UART\_GET\_IT\_SOURCE@{\_\_HAL\_UART\_GET\_IT\_SOURCE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_GET\_IT\_SOURCE}{\_\_HAL\_UART\_GET\_IT\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((((((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 1U) ? (\_\_HANDLE\_\_)->Instance->CR1 : \(\backslash\)}
\DoxyCodeLine{                                                               (((((uint8\_t)(\_\_INTERRUPT\_\_)) >> 5U) == 2U) ? (\_\_HANDLE\_\_)->Instance->CR2 : \(\backslash\)}
\DoxyCodeLine{                                                               (\_\_HANDLE\_\_)->Instance->CR3)) \& (1U << (((uint16\_t)(\_\_INTERRUPT\_\_)) \& \mbox{\hyperlink{group___u_a_r_t___interruption___mask_ga869439269c26e8dee93d49b1c7e67448}{UART\_IT\_MASK}})))  != RESET) ? SET : RESET)}

\end{DoxyCode}


Check whether the specified U\+A\+RT interrupt source is enabled or not. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+I\+N\+T\+E\+R\+R\+U\+P\+T$<$/strong$>$} & specifies the U\+A\+RT interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga4c22e866bce68975a180828012489106}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+CM}} Character match interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}} C\+TS change interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}} L\+IN Break detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}} Transmit Data Register empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}} Transmission complete interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}} Receive Data register not empty interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}} Idle line detection interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}} Parity Error interrupt \item \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}} Error interrupt (Frame error, noise error, overrun error) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{I\+N\+T\+E\+R\+R\+U\+PT}} (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}\label{group___u_a_r_t___exported___macros_ga0a26cb3a576c2700f76a7c697c86a499}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}{\_\_HAL\_UART\_HWCONTROL\_CTS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                       \(\backslash\)}
\DoxyCodeLine{    CLEAR\_BIT((\_\_HANDLE\_\_)->Instance->CR3, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}}); \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)->Init.HwFlowCtl \&= ~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});      \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Disable C\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to disable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying C\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}\label{group___u_a_r_t___exported___macros_ga4a77213945844bca4c22ba6a14b7ee4c}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}{\_\_HAL\_UART\_HWCONTROL\_CTS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+T\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                      \(\backslash\)}
\DoxyCodeLine{    SET\_BIT((\_\_HANDLE\_\_)->Instance->CR3, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}});  \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)->Init.HwFlowCtl |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\_CR3\_CTSE}};        \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Enable C\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to enable C\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying C\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}\label{group___u_a_r_t___exported___macros_ga8c034e96ad8f263cafeb5898ff7311fd}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}{\_\_HAL\_UART\_HWCONTROL\_RTS\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                      \(\backslash\)}
\DoxyCodeLine{    CLEAR\_BIT((\_\_HANDLE\_\_)->Instance->CR3, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});\(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)->Init.HwFlowCtl \&= ~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}});     \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Disable R\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to disable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying R\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}\label{group___u_a_r_t___exported___macros_ga017ec9001ff33136f87cc4034b2709a6}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}}
\index{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE@{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}{\_\_HAL\_UART\_HWCONTROL\_RTS\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                     \(\backslash\)}
\DoxyCodeLine{    SET\_BIT((\_\_HANDLE\_\_)->Instance->CR3, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}}); \(\backslash\)}
\DoxyCodeLine{    (\_\_HANDLE\_\_)->Init.HwFlowCtl |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\_CR3\_RTSE}};       \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Enable R\+TS flow control. 

\begin{DoxyNote}{Note}
This macro allows to enable R\+TS hardware flow control for a given U\+A\+RT instance, without need to call H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() function. As involving direct access to U\+A\+RT registers, usage of this macro should be fully endorsed by user. 

As macro is expected to be used for modifying R\+TS Hw flow control feature activation, without need for U\+S\+A\+RT instance Deinit/\+Init, following conditions for macro call should be fulfilled \+:
\begin{DoxyItemize}
\item U\+A\+RT instance should have already been initialised (through call of H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+Init() )
\item macro could only be called when corresponding U\+A\+RT instance is disabled (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+D\+I\+S\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})) and should be followed by an Enable macro (i.\+e. {\bfseries{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+E\+N\+A\+B\+LE(\+\_\+\+\_\+\+H\+A\+N\+D\+LE}})). 
\end{DoxyItemize}
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}\label{group___u_a_r_t___exported___macros_ga2dbd7e6592e8c5999f817b69f0fd24bb}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
\index{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3 \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})}



Disable the U\+A\+RT one bit sample method. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}\label{group___u_a_r_t___exported___macros_ga3524747e5896296ab066d786431503ce}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
\index{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE@{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}{\_\_HAL\_UART\_ONE\_BIT\_SAMPLE\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+O\+N\+E\+\_\+\+B\+I\+T\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R3$\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+O\+N\+E\+B\+IT}})}



Enable the U\+A\+RT one bit sample method. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}\label{group___u_a_r_t___exported___macros_ga19deab848407b106998416c78092fa9b}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
\index{\_\_HAL\_UART\_RESET\_HANDLE\_STATE@{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}{\_\_HAL\_UART\_RESET\_HANDLE\_STATE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{                                                   \(\backslash\)}
\DoxyCodeLine{                                                       (\_\_HANDLE\_\_)->gState = \mbox{\hyperlink{group___u_a_r_t___state___definition_gacd81aeb745b71fc1c121cc686369600d}{HAL\_UART\_STATE\_RESET}};      \(\backslash\)}
\DoxyCodeLine{                                                       (\_\_HANDLE\_\_)->RxState = \mbox{\hyperlink{group___u_a_r_t___state___definition_gacd81aeb745b71fc1c121cc686369600d}{HAL\_UART\_STATE\_RESET}};     \(\backslash\)}
\DoxyCodeLine{                                                     \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Reset U\+A\+RT handle states. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & U\+A\+RT handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___u_a_r_t___exported___macros_ga568a15495a9e2a9d230474b9e8bcc8e4}\label{group___u_a_r_t___exported___macros_ga568a15495a9e2a9d230474b9e8bcc8e4}} 
\index{UART Exported Macros@{UART Exported Macros}!\_\_HAL\_UART\_SEND\_REQ@{\_\_HAL\_UART\_SEND\_REQ}}
\index{\_\_HAL\_UART\_SEND\_REQ@{\_\_HAL\_UART\_SEND\_REQ}!UART Exported Macros@{UART Exported Macros}}
\subsubsection{\texorpdfstring{\_\_HAL\_UART\_SEND\_REQ}{\_\_HAL\_UART\_SEND\_REQ}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+S\+E\+N\+D\+\_\+\+R\+EQ(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$R\+QR $\vert$= (uint16\+\_\+t)(\+\_\+\+\_\+\+R\+E\+Q\+\_\+\+\_\+))}



Set a specific U\+A\+RT request flag. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+A\+N\+D\+L\+E$<$/strong$>$} & specifies the U\+A\+RT Handle. \\
\hline
{\em $<$strong$>$\+R\+E\+Q$<$/strong$>$} & specifies the request flag to set This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___u_a_r_t___request___parameters_ga8cdce81a934ab7d0c2eecb4d85300d4e}{U\+A\+R\+T\+\_\+\+A\+U\+T\+O\+B\+A\+U\+D\+\_\+\+R\+E\+Q\+U\+E\+ST}} Auto-\/\+Baud Rate Request \item \mbox{\hyperlink{group___u_a_r_t___request___parameters_ga52ced88a9f4ce90f3725901cf91f38b3}{U\+A\+R\+T\+\_\+\+S\+E\+N\+D\+B\+R\+E\+A\+K\+\_\+\+R\+E\+Q\+U\+E\+ST}} Send Break Request \item \mbox{\hyperlink{group___u_a_r_t___request___parameters_gadd5f511803928fd042f7fc6ef99f9cfb}{U\+A\+R\+T\+\_\+\+M\+U\+T\+E\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+Q\+U\+E\+ST}} Mute Mode Request \item \mbox{\hyperlink{group___u_a_r_t___request___parameters_gaf2ee2d4b1bdcbc7772ddc0da89566936}{U\+A\+R\+T\+\_\+\+R\+X\+D\+A\+T\+A\+\_\+\+F\+L\+U\+S\+H\+\_\+\+R\+E\+Q\+U\+E\+ST}} Receive Data flush Request \item \mbox{\hyperlink{group___u_a_r_t___request___parameters_gafecbd800f456ed666a42ac0842cd2c4b}{U\+A\+R\+T\+\_\+\+T\+X\+D\+A\+T\+A\+\_\+\+F\+L\+U\+S\+H\+\_\+\+R\+E\+Q\+U\+E\+ST}} Transmit data flush Request \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
