

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Thu Dec  5 22:36:54 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        29|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     32|       -|      -|
|Expression       |        -|      -|       0|   1101|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    418|
|Register         |        -|      -|    1805|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     32|    1819|   1523|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     14|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------------+---------------------------------------+--------------+
    |                  Instance                  |                 Module                |  Expression  |
    +--------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U225  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U226  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U227  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U228  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U229  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U230  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U231  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U232  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U241  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U242  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U243  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U244  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U245  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U246  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U247  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mac_muladd_16ns_9ns_9s_25_3_1_U248  |network_mac_muladd_16ns_9ns_9s_25_3_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_15s_30_3_1_U233         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U234         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U235         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U236         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U237         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U238         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U239         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U240         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U249         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U250         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U251         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U252         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U253         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U254         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U255         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    |network_mul_mul_16s_15s_30_3_1_U256         |network_mul_mul_16s_15s_30_3_1         |    i0 * i1   |
    +--------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        1|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        1|  14|   4|   144|   29|     2|         2144|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |buffer_2_7_fu_1032_p2  |     +    |      0|  0|  16|          16|          16|
    |buffer_2_s_fu_1472_p2  |     +    |      0|  0|  16|          16|          16|
    |in_d_1_15_fu_1241_p2   |     +    |      0|  0|  23|          16|           5|
    |next_mul_fu_504_p2     |     +    |      0|  0|  12|          12|           8|
    |out_d_2_fu_516_p2      |     +    |      0|  0|  15|           5|           1|
    |out_h_2_fu_552_p2      |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_594_p2      |     +    |      0|  0|  13|           4|           1|
    |tmp10_fu_1017_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_989_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_984_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp13_fu_1468_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_1384_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp15_fu_1407_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp16_fu_1463_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_1459_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp18_fu_1454_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp19_fu_1448_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_1028_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_1012_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp8_fu_979_p2         |     +    |      0|  0|  23|          16|          16|
    |tmp9_fu_1023_p2        |     +    |      0|  0|  16|          16|          16|
    |tmp_26_fu_1082_p2      |     +    |      0|  0|  17|          13|          13|
    |tmp_30_fu_604_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_34_10_fu_1109_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_11_fu_1128_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_12_fu_1155_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_13_fu_1174_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_14_fu_1217_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_34_1_fu_633_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_2_fu_679_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_3_fu_660_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_4_fu_733_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_5_fu_702_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_6_fu_795_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_7_fu_756_p2     |     +    |      0|  0|  24|          17|          17|
    |tmp_34_8_fu_1055_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_34_9_fu_1074_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_34_fu_836_p2       |     +    |      0|  0|  24|          17|          17|
    |tmp_34_s_fu_1236_p2    |     +    |      0|  0|  24|          17|          17|
    |tmp_22_fu_582_p2       |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_588_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_546_p2    |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_510_p2    |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_8_fu_1043_p2  |   icmp   |      0|  0|  13|          16|           4|
    |exitcond_fu_613_p2     |   icmp   |      0|  0|  13|          16|           4|
    |in_d_1_10_fu_1114_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_11_fu_1141_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_12_fu_1160_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_13_fu_1203_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_14_fu_1222_p2   |    or    |      0|  0|  16|          16|           4|
    |in_d_1_1_fu_619_p2     |    or    |      0|  0|  16|          16|           1|
    |in_d_1_2_fu_646_p2     |    or    |      0|  0|  16|          16|           2|
    |in_d_1_3_fu_719_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_4_fu_688_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_5_fu_781_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_6_fu_742_p2     |    or    |      0|  0|  16|          16|           3|
    |in_d_1_7_fu_1037_p2    |    or    |      0|  0|  16|          16|           4|
    |in_d_1_8_fu_1060_p2    |    or    |      0|  0|  16|          16|           4|
    |in_d_1_9_fu_1095_p2    |    or    |      0|  0|  16|          16|           4|
    |in_d_1_s_fu_665_p2     |    or    |      0|  0|  16|          16|           2|
    |buffer_1_fu_1489_p3    |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1101|         886|         645|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |SeparableConv2D_3_w_s_address0  |   50|         11|    7|         77|
    |SeparableConv2D_3_w_s_address1  |   38|          7|    7|         49|
    |ap_NS_fsm                       |  161|         36|    1|         36|
    |buffer1_lcssa_reg_456           |    9|          2|   16|         32|
    |buffer1_reg_446                 |    9|          2|   16|         32|
    |in_d_reg_434                    |    9|          2|   16|         32|
    |input_r_address0                |   44|          9|   14|        126|
    |input_r_address1                |   44|          9|   14|        126|
    |out_d_reg_390                   |    9|          2|    5|         10|
    |out_h_reg_412                   |    9|          2|    4|          8|
    |out_w_reg_423                   |    9|          2|    4|          8|
    |phi_mul_reg_401                 |    9|          2|   12|         24|
    |reg_470                         |    9|          2|   15|         30|
    |reg_491                         |    9|          2|   15|         30|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  418|         90|  146|        620|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_w_29_reg_2367  |  15|   0|   15|          0|
    |ap_CS_fsm                        |  35|   0|   35|          0|
    |buffer1_lcssa_reg_456            |  16|   0|   16|          0|
    |buffer1_reg_446                  |  16|   0|   16|          0|
    |buffer_2_7_reg_2181              |  16|   0|   16|          0|
    |buffer_cast_reg_1766             |  16|   0|   16|          0|
    |exitcond_8_reg_2193              |   1|   0|    1|          0|
    |exitcond_reg_1817                |   1|   0|    1|          0|
    |in_d_1_15_reg_2342               |  16|   0|   16|          0|
    |in_d_1_7_reg_2187                |  15|   0|   16|          1|
    |in_d_reg_434                     |  16|   0|   16|          0|
    |next_mul_reg_1723                |  12|   0|   12|          0|
    |out_d_2_reg_1731                 |   5|   0|    5|          0|
    |out_d_reg_390                    |   5|   0|    5|          0|
    |out_h_2_reg_1774                 |   4|   0|    4|          0|
    |out_h_reg_412                    |   4|   0|    4|          0|
    |out_w_2_reg_1787                 |   4|   0|    4|          0|
    |out_w_reg_423                    |   4|   0|    4|          0|
    |phi_mul_cast_reg_1718            |  12|   0|   13|          1|
    |phi_mul_reg_401                  |  12|   0|   12|          0|
    |reg_466                          |  15|   0|   15|          0|
    |reg_470                          |  15|   0|   15|          0|
    |reg_475                          |  16|   0|   16|          0|
    |reg_479                          |  15|   0|   15|          0|
    |reg_483                          |  15|   0|   15|          0|
    |reg_487                          |  16|   0|   16|          0|
    |reg_491                          |  15|   0|   15|          0|
    |reg_496                          |  16|   0|   16|          0|
    |tmp11_reg_2166                   |  16|   0|   16|          0|
    |tmp14_reg_2517                   |  16|   0|   16|          0|
    |tmp15_reg_2537                   |  16|   0|   16|          0|
    |tmp16_reg_2567                   |  16|   0|   16|          0|
    |tmp18_reg_2562                   |  16|   0|   16|          0|
    |tmp7_reg_2171                    |  16|   0|   16|          0|
    |tmp8_reg_2161                    |  16|   0|   16|          0|
    |tmp9_reg_2176                    |  16|   0|   16|          0|
    |tmp_19_cast_reg_1746             |   4|   0|   17|         13|
    |tmp_22_reg_1779                  |   8|   0|    9|          1|
    |tmp_26_reg_2217                  |  13|   0|   13|          0|
    |tmp_30_cast_reg_1797             |  25|   0|   25|          0|
    |tmp_30_reg_1792                  |   9|   0|    9|          0|
    |tmp_31_10_reg_2302               |  25|   0|   25|          0|
    |tmp_31_11_reg_2307               |  25|   0|   25|          0|
    |tmp_31_12_reg_2357               |  25|   0|   25|          0|
    |tmp_31_13_reg_2362               |  25|   0|   25|          0|
    |tmp_31_14_reg_2412               |  25|   0|   25|          0|
    |tmp_31_1_reg_1851                |  25|   0|   25|          0|
    |tmp_31_2_reg_1931                |  25|   0|   25|          0|
    |tmp_31_3_reg_1896                |  25|   0|   25|          0|
    |tmp_31_4_reg_1981                |  25|   0|   25|          0|
    |tmp_31_5_reg_1946                |  25|   0|   25|          0|
    |tmp_31_6_reg_2021                |  25|   0|   25|          0|
    |tmp_31_7_reg_1996                |  25|   0|   25|          0|
    |tmp_31_8_reg_2252                |  25|   0|   25|          0|
    |tmp_31_9_reg_2257                |  25|   0|   25|          0|
    |tmp_31_reg_1881                  |  25|   0|   25|          0|
    |tmp_31_s_reg_2417                |  25|   0|   25|          0|
    |tmp_34_10_reg_2237               |  17|   0|   17|          0|
    |tmp_34_11_reg_2247               |  15|   0|   17|          2|
    |tmp_34_12_reg_2277               |  17|   0|   17|          0|
    |tmp_34_13_reg_2287               |  16|   0|   17|          1|
    |tmp_34_14_reg_2327               |  17|   0|   17|          0|
    |tmp_34_1_reg_1826                |  16|   0|   17|          1|
    |tmp_34_2_reg_1861                |  17|   0|   17|          0|
    |tmp_34_3_reg_1846                |  15|   0|   17|          2|
    |tmp_34_4_reg_1906                |  17|   0|   17|          0|
    |tmp_34_5_reg_1876                |  16|   0|   17|          1|
    |tmp_34_6_reg_1956                |  17|   0|   17|          0|
    |tmp_34_7_reg_1921                |  14|   0|   17|          3|
    |tmp_34_8_reg_2202                |  17|   0|   17|          0|
    |tmp_34_9_reg_2212                |  16|   0|   17|          1|
    |tmp_34_reg_2001                  |  17|   0|   17|          0|
    |tmp_34_s_reg_2337                |  14|   0|   17|          3|
    |tmp_37_10_reg_2487               |  30|   0|   30|          0|
    |tmp_37_11_reg_2492               |  30|   0|   30|          0|
    |tmp_37_12_reg_2527               |  30|   0|   30|          0|
    |tmp_37_13_reg_2532               |  30|   0|   30|          0|
    |tmp_37_14_reg_2552               |  30|   0|   30|          0|
    |tmp_37_1_reg_2036                |  30|   0|   30|          0|
    |tmp_37_2_reg_2106                |  30|   0|   30|          0|
    |tmp_37_3_reg_2071                |  30|   0|   30|          0|
    |tmp_37_4_reg_2136                |  30|   0|   30|          0|
    |tmp_37_5_reg_2116                |  30|   0|   30|          0|
    |tmp_37_6_reg_2156                |  30|   0|   30|          0|
    |tmp_37_7_reg_2146                |  30|   0|   30|          0|
    |tmp_37_8_reg_2452                |  30|   0|   30|          0|
    |tmp_37_9_reg_2457                |  30|   0|   30|          0|
    |tmp_37_reg_2151                  |  30|   0|   30|          0|
    |tmp_37_s_reg_2557                |  30|   0|   30|          0|
    |tmp_39_11_reg_2522               |  16|   0|   16|          0|
    |tmp_39_12_reg_2542               |  16|   0|   16|          0|
    |tmp_39_13_reg_2547               |  16|   0|   16|          0|
    |tmp_39_1_reg_2066                |  16|   0|   16|          0|
    |tmp_39_2_reg_2131                |  16|   0|   16|          0|
    |tmp_39_3_reg_2111                |  16|   0|   16|          0|
    |tmp_39_5_reg_2141                |  16|   0|   16|          0|
    |tmp_39_9_reg_2482                |  16|   0|   16|          0|
    |tmp_reg_1741                     |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1805|   0| 1835|         30|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

