//File packet_data/ingress_port_1 created Fri Jan 08 21:43:54 2016
//
//This is a data file intended to be read in by a Verilog simulation.
//
00000002 // BARRIER
00000000 // Number of Packets
00000002 // BARRIER
00000000 // Number of Packets
