<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="11" e="9"/>
<c f="1" b="31" e="31"/>
<c f="1" b="33" e="31"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="11" e="9"/>
<c f="1" b="31" e="31"/>
<c f="1" b="33" e="31"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="47" e="47"/>
<c f="2" b="49" e="47"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="124db5ff9b4b756244b3a97299b94935_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="47" original="">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="124db5ff9b4b756244b3a97299b94935_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314" file="2" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="124db5ff9b4b756244b3a97299b94935_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582" file="2" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="124db5ff9b4b756244b3a97299b94935_4e073ab275d03ee1a33c7f36dfe72918" file="2" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1" file="2" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="124db5ff9b4b756244b3a97299b94935_85fb6388fd852e64748b49bf30717000" file="2" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="124db5ff9b4b756244b3a97299b94935_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="30" lineend="30"/>
<v namespace="llvm" name="TheAMDGPUTarget" proto="llvm::Target" id="124db5ff9b4b756244b3a97299b94935_cdd13be29e83ce8b98a50532d9b0c808" file="2" linestart="32" lineend="32" storage="extern" access2="none">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createR600MCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_1da6dfa8d21559016bd29389017c68f5" file="2" linestart="34" lineend="36" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIMCCodeEmitter" id="124db5ff9b4b756244b3a97299b94935_abd772fcb4742f87ba45b0fe2d0ed4e1" file="2" linestart="38" lineend="41" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUAsmBackend" id="124db5ff9b4b756244b3a97299b94935_53001191a2dfd60618a7ddf81425e38e" file="2" linestart="43" lineend="44" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUELFObjectWriter" id="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea" file="2" linestart="46" lineend="46" access="none" hasbody="true">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="4a29a1da052f840480bb5ef3d7e57064_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="15" lineend="15"/>
<ns name="" id="4a29a1da052f840480bb5ef3d7e57064_43bdcff846069eec8f780891b4754c4e" file="1" linestart="17" lineend="31">
<cr namespace="anonymous_namespace{amdgpuelfobjectwriter.cpp}" access="none" depth="1" kind="class" name="AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_17b73f1a80fcbeeed02744e2acc2f8d9" file="1" linestart="19" lineend="28">
<base access="public">
<rt>
<cr id="b9142abdda6ca248bbac93f3abe1da5b_9cb4741c953455f9c563ab422e05183c"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_4f4e667b8220fb4266076d0ff4d8893d" file="1" linestart="19" lineend="19"/>
<Decl access="public"/>
<c name="AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_493889acc976f7ebc9c368cbea9ebaaa" file="1" linestart="21" lineend="21" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</c>
<Decl access="protected"/>
<m name="GetRelocType" id="4a29a1da052f840480bb5ef3d7e57064_1b5ead81b3aef044b56bda2698b8f2b0" file="1" linestart="23" lineend="26" access="protected" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Target" proto="const llvm::MCValue &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b9142abdda6ca248bbac93f3abe1da5b_23c62a56b77ff5aca3493abea0aeaa3b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Fixup" proto="const llvm::MCFixup &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="276500ab2a3064a3cdd4ecc61ff8456d_c336ef6dbf69dda20cb52e3c82e226b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="IsPCRel" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="24" cb="54" le="26" ce="3">
<rx lb="25" cb="5" le="25" ce="26" pvirg="true">
<n32 lb="25" cb="12" le="25" ce="26">
<mce lb="25" cb="12" le="25" ce="26" nbparm="0" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4">
<exp pvirg="true"/>
<mex lb="25" cb="12" le="25" ce="18" id="276500ab2a3064a3cdd4ecc61ff8456d_2cff23cdcab5cb710d2295b22569ebe4" nm="getKind" point="1">
<drx lb="25" cb="12" kind="lvalue" nm="Fixup"/>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator=" id="4a29a1da052f840480bb5ef3d7e57064_06fe4fc0dd2b149e9e51304e8f3ec8bb" file="1" linestart="19" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::AMDGPUELFObjectWriter &amp;">
<lrf>
<rt>
<cr id="4a29a1da052f840480bb5ef3d7e57064_17b73f1a80fcbeeed02744e2acc2f8d9"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUELFObjectWriter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a29a1da052f840480bb5ef3d7e57064_17b73f1a80fcbeeed02744e2acc2f8d9"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_183127aa33fd286c2dd7ff009be7d4dd" file="1" linestart="19" lineend="19" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="19" cb="7"/>

</Stmt>
</d>
<c name="AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_7ae229d2a060c71f455be595abbd6fa9" file="1" linestart="19" lineend="19" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::AMDGPUELFObjectWriter &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a29a1da052f840480bb5ef3d7e57064_17b73f1a80fcbeeed02744e2acc2f8d9"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<c name="AMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_493889acc976f7ebc9c368cbea9ebaaa" file="1" linestart="33" lineend="34" previous="4a29a1da052f840480bb5ef3d7e57064_493889acc976f7ebc9c368cbea9ebaaa" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="34" cb="5" le="34" ce="47">
<typeptr id="b9142abdda6ca248bbac93f3abe1da5b_a263dc42acf35d3521966631da7775df"/>
<temp/>
<n9 lb="34" cb="29"/>
<n32 lb="34" cb="36">
<n45 lb="34" cb="36">
<flit/>
</n45>
</n32>
<n32 lb="34" cb="39">
<n45 lb="34" cb="39"/>
</n32>
<n9 lb="34" cb="42"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>

</BaseInit>
<Stmt>
<u lb="34" cb="49" le="34" ce="51"/>

</Stmt>
</c>
<f namespace="llvm" name="createAMDGPUELFObjectWriter" id="4a29a1da052f840480bb5ef3d7e57064_3d22f30bdb4438c02ed1df34ebf497ea" file="1" linestart="36" lineend="39" previous="124db5ff9b4b756244b3a97299b94935_3d22f30bdb4438c02ed1df34ebf497ea" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="124db5ff9b4b756244b3a97299b94935_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="36" cb="68" le="39" ce="1">
<dst lb="37" cb="3" le="37" ce="62">
<exp pvirg="true"/>
<Var nm="MOTW">
<pt>
<rt>
<cr id="b9142abdda6ca248bbac93f3abe1da5b_9cb4741c953455f9c563ab422e05183c"/>
</rt>
</pt>
<n32 lb="37" cb="35" le="37" ce="61">
<new lb="37" cb="35" le="37" ce="61">
<typeptr id="4a29a1da052f840480bb5ef3d7e57064_493889acc976f7ebc9c368cbea9ebaaa"/>
<exp pvirg="true"/>
<n10 lb="37" cb="39" le="37" ce="61">
<typeptr id="4a29a1da052f840480bb5ef3d7e57064_493889acc976f7ebc9c368cbea9ebaaa"/>
<temp/>
</n10>
</new>
</n32>
</Var>
</dst>
<rx lb="38" cb="3" le="38" ce="46" pvirg="true">
<ce lb="38" cb="10" le="38" ce="46" nbparm="3" id="b9142abdda6ca248bbac93f3abe1da5b_88161fe3bbfbed99632978ab82e5c980">
<exp pvirg="true"/>
<n32 lb="38" cb="10">
<drx lb="38" cb="10" kind="lvalue" id="b9142abdda6ca248bbac93f3abe1da5b_88161fe3bbfbed99632978ab82e5c980" nm="createELFObjectWriter"/>
</n32>
<n32 lb="38" cb="32">
<drx lb="38" cb="32" kind="lvalue" nm="MOTW"/>
</n32>
<drx lb="38" cb="38" kind="lvalue" nm="OS"/>
<n9 lb="38" cb="42"/>
</ce>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
