/*  
This is a code snippet written in VERILOG, a hardware description language.  
It creates a 4-input multiplexer using conditional statements and bitwise operations.  
*/  

// Defining the input and select signals  
input wire in0, in1, in2, in3;  
input wire select[1:0];  

// Defining the output signal  
output wire out;  

// Using conditional statements to determine the output based on the select signal  
always @ (in0 or in1 or in2 or in3 or select)  
begin  
    case (select)  
        2'b00: out = in0;  
        2'b01: out = in1;  
        2'b10: out = in2;  
        2'b11: out = in3;  
    endcase  
end  

// Using bitwise operations to generate the select signal  
assign select = in3 & in2 & in1 & in0;  

// Testbench to simulate the 4-input multiplexer  
initial  
begin  
    in0 = 1'b0;  
    in1 = 1'b1;  
    in2 = 1'b0;  
    in3 = 1'b1;  

    #20 select = 2'b01;  

    #20 in1 = 1'b0;  
    in3 = 1'b0;  
end  

// Output of the testbench  
initial  
begin  
    $display("Select = %b, Output = %b", select, out);  
end