// Seed: 87597399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1 < 1;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri id_11
    , id_24,
    input tri id_12,
    input wor id_13,
    input supply1 id_14,
    input uwire id_15,
    output tri1 id_16,
    input wire id_17,
    output supply1 id_18,
    output wor id_19,
    output wor id_20,
    output supply1 id_21,
    input tri0 id_22
);
  assign id_24 = id_9 == id_5;
  module_0(
      id_24, id_24, id_24, id_24
  );
  wire id_25;
  assign id_18 = id_15;
  id_26(
      .id_0(id_14),
      .id_1(id_15),
      .id_2(1),
      .id_3(1),
      .id_4(id_24),
      .id_5(),
      .id_6(1),
      .id_7(1),
      .id_8(id_2),
      .id_9(id_10),
      .id_10(1),
      .id_11(id_2(id_4)),
      .id_12(1),
      .id_13(1),
      .id_14((id_3)),
      .id_15(id_5),
      .id_16(1),
      .id_17(id_3)
  );
endmodule
