
11-TC-RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001bc4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20400000  00401bc4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000090  20400438  00401ffc  00020438  2**2
                  ALLOC
  3 .stack        00002000  204004c8  0040208c  00020438  2**0
                  ALLOC
  4 .heap         00000200  204024c8  0040408c  00020438  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007e99  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001146  00000000  00000000  00028358  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004800  00000000  00000000  0002949e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007c8  00000000  00000000  0002dc9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000728  00000000  00000000  0002e466  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c341  00000000  00000000  0002eb8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000078d5  00000000  00000000  0004aecf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00088ee7  00000000  00000000  000527a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000021f4  00000000  00000000  000db68c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204024c8 	.word	0x204024c8
  400004:	004012f1 	.word	0x004012f1
  400008:	004013a1 	.word	0x004013a1
  40000c:	004013a1 	.word	0x004013a1
  400010:	004013a1 	.word	0x004013a1
  400014:	004013a1 	.word	0x004013a1
  400018:	004013a1 	.word	0x004013a1
	...
  40002c:	004013a1 	.word	0x004013a1
  400030:	004013a1 	.word	0x004013a1
  400034:	00000000 	.word	0x00000000
  400038:	004013a1 	.word	0x004013a1
  40003c:	004013a1 	.word	0x004013a1
  400040:	004013a1 	.word	0x004013a1
  400044:	004013a1 	.word	0x004013a1
  400048:	004017a1 	.word	0x004017a1
  40004c:	004013a1 	.word	0x004013a1
  400050:	004013a1 	.word	0x004013a1
  400054:	004013a1 	.word	0x004013a1
  400058:	004013a1 	.word	0x004013a1
  40005c:	004013a1 	.word	0x004013a1
  400060:	004013a1 	.word	0x004013a1
  400064:	00000000 	.word	0x00000000
  400068:	004008b1 	.word	0x004008b1
  40006c:	004008c9 	.word	0x004008c9
  400070:	004008e1 	.word	0x004008e1
  400074:	004013a1 	.word	0x004013a1
  400078:	004013a1 	.word	0x004013a1
  40007c:	004013a1 	.word	0x004013a1
  400080:	004008f9 	.word	0x004008f9
  400084:	00400911 	.word	0x00400911
  400088:	004013a1 	.word	0x004013a1
  40008c:	004013a1 	.word	0x004013a1
  400090:	004013a1 	.word	0x004013a1
  400094:	004013a1 	.word	0x004013a1
  400098:	004013a1 	.word	0x004013a1
  40009c:	004013a1 	.word	0x004013a1
  4000a0:	0040175d 	.word	0x0040175d
  4000a4:	004013a1 	.word	0x004013a1
  4000a8:	004013a1 	.word	0x004013a1
  4000ac:	004013a1 	.word	0x004013a1
  4000b0:	004013a1 	.word	0x004013a1
  4000b4:	004013a1 	.word	0x004013a1
  4000b8:	004013a1 	.word	0x004013a1
  4000bc:	004013a1 	.word	0x004013a1
  4000c0:	004013a1 	.word	0x004013a1
  4000c4:	004013a1 	.word	0x004013a1
  4000c8:	004013a1 	.word	0x004013a1
  4000cc:	004013a1 	.word	0x004013a1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004013a1 	.word	0x004013a1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004013a1 	.word	0x004013a1
  4000e0:	004013a1 	.word	0x004013a1
  4000e4:	004013a1 	.word	0x004013a1
  4000e8:	004013a1 	.word	0x004013a1
  4000ec:	004013a1 	.word	0x004013a1
  4000f0:	004013a1 	.word	0x004013a1
  4000f4:	004013a1 	.word	0x004013a1
  4000f8:	004013a1 	.word	0x004013a1
  4000fc:	004013a1 	.word	0x004013a1
  400100:	004013a1 	.word	0x004013a1
  400104:	004013a1 	.word	0x004013a1
  400108:	004013a1 	.word	0x004013a1
  40010c:	004013a1 	.word	0x004013a1
  400110:	004013a1 	.word	0x004013a1
	...
  400120:	004013a1 	.word	0x004013a1
  400124:	004013a1 	.word	0x004013a1
  400128:	004013a1 	.word	0x004013a1
  40012c:	004013a1 	.word	0x004013a1
  400130:	004013a1 	.word	0x004013a1
  400134:	00000000 	.word	0x00000000
  400138:	004013a1 	.word	0x004013a1
  40013c:	004013a1 	.word	0x004013a1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400438 	.word	0x20400438
  40015c:	00000000 	.word	0x00000000
  400160:	00401bc4 	.word	0x00401bc4

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	2040043c 	.word	0x2040043c
  400190:	00401bc4 	.word	0x00401bc4
  400194:	00401bc4 	.word	0x00401bc4
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00400a29 	.word	0x00400a29
  40021c:	00400a95 	.word	0x00400a95
  400220:	00400b05 	.word	0x00400b05

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	00400a61 	.word	0x00400a61
  400290:	00400b7d 	.word	0x00400b7d

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	00400b99 	.word	0x00400b99
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	00400bb5 	.word	0x00400bb5
  400408:	00400bd1 	.word	0x00400bd1

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401515 	.word	0x00401515
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400929 	.word	0x00400929
  40050c:	004009a5 	.word	0x004009a5
  400510:	004013a9 	.word	0x004013a9
  400514:	00400489 	.word	0x00400489

00400518 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400518:	b480      	push	{r7}
  40051a:	b085      	sub	sp, #20
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	2b00      	cmp	r3, #0
  400528:	d003      	beq.n	400532 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40052a:	68fb      	ldr	r3, [r7, #12]
  40052c:	68ba      	ldr	r2, [r7, #8]
  40052e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400530:	e002      	b.n	400538 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400532:	68fb      	ldr	r3, [r7, #12]
  400534:	68ba      	ldr	r2, [r7, #8]
  400536:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400538:	bf00      	nop
  40053a:	3714      	adds	r7, #20
  40053c:	46bd      	mov	sp, r7
  40053e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400542:	4770      	bx	lr

00400544 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400544:	b480      	push	{r7}
  400546:	b083      	sub	sp, #12
  400548:	af00      	add	r7, sp, #0
  40054a:	6078      	str	r0, [r7, #4]
  40054c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	683a      	ldr	r2, [r7, #0]
  400552:	631a      	str	r2, [r3, #48]	; 0x30
}
  400554:	bf00      	nop
  400556:	370c      	adds	r7, #12
  400558:	46bd      	mov	sp, r7
  40055a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40055e:	4770      	bx	lr

00400560 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400560:	b480      	push	{r7}
  400562:	b083      	sub	sp, #12
  400564:	af00      	add	r7, sp, #0
  400566:	6078      	str	r0, [r7, #4]
  400568:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40056a:	687b      	ldr	r3, [r7, #4]
  40056c:	683a      	ldr	r2, [r7, #0]
  40056e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400570:	bf00      	nop
  400572:	370c      	adds	r7, #12
  400574:	46bd      	mov	sp, r7
  400576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057a:	4770      	bx	lr

0040057c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b084      	sub	sp, #16
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400588:	68b9      	ldr	r1, [r7, #8]
  40058a:	68f8      	ldr	r0, [r7, #12]
  40058c:	4b19      	ldr	r3, [pc, #100]	; (4005f4 <pio_set_input+0x78>)
  40058e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400590:	687b      	ldr	r3, [r7, #4]
  400592:	f003 0301 	and.w	r3, r3, #1
  400596:	461a      	mov	r2, r3
  400598:	68b9      	ldr	r1, [r7, #8]
  40059a:	68f8      	ldr	r0, [r7, #12]
  40059c:	4b16      	ldr	r3, [pc, #88]	; (4005f8 <pio_set_input+0x7c>)
  40059e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	f003 030a 	and.w	r3, r3, #10
  4005a6:	2b00      	cmp	r3, #0
  4005a8:	d003      	beq.n	4005b2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4005aa:	68fb      	ldr	r3, [r7, #12]
  4005ac:	68ba      	ldr	r2, [r7, #8]
  4005ae:	621a      	str	r2, [r3, #32]
  4005b0:	e002      	b.n	4005b8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4005b2:	68fb      	ldr	r3, [r7, #12]
  4005b4:	68ba      	ldr	r2, [r7, #8]
  4005b6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	f003 0302 	and.w	r3, r3, #2
  4005be:	2b00      	cmp	r3, #0
  4005c0:	d004      	beq.n	4005cc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4005c2:	68fb      	ldr	r3, [r7, #12]
  4005c4:	68ba      	ldr	r2, [r7, #8]
  4005c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4005ca:	e008      	b.n	4005de <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4005cc:	687b      	ldr	r3, [r7, #4]
  4005ce:	f003 0308 	and.w	r3, r3, #8
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d003      	beq.n	4005de <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	68ba      	ldr	r2, [r7, #8]
  4005da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4005de:	68fb      	ldr	r3, [r7, #12]
  4005e0:	68ba      	ldr	r2, [r7, #8]
  4005e2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	68ba      	ldr	r2, [r7, #8]
  4005e8:	601a      	str	r2, [r3, #0]
}
  4005ea:	bf00      	nop
  4005ec:	3710      	adds	r7, #16
  4005ee:	46bd      	mov	sp, r7
  4005f0:	bd80      	pop	{r7, pc}
  4005f2:	bf00      	nop
  4005f4:	00400711 	.word	0x00400711
  4005f8:	00400519 	.word	0x00400519

004005fc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4005fc:	b580      	push	{r7, lr}
  4005fe:	b084      	sub	sp, #16
  400600:	af00      	add	r7, sp, #0
  400602:	60f8      	str	r0, [r7, #12]
  400604:	60b9      	str	r1, [r7, #8]
  400606:	607a      	str	r2, [r7, #4]
  400608:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40060a:	68b9      	ldr	r1, [r7, #8]
  40060c:	68f8      	ldr	r0, [r7, #12]
  40060e:	4b12      	ldr	r3, [pc, #72]	; (400658 <pio_set_output+0x5c>)
  400610:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400612:	69ba      	ldr	r2, [r7, #24]
  400614:	68b9      	ldr	r1, [r7, #8]
  400616:	68f8      	ldr	r0, [r7, #12]
  400618:	4b10      	ldr	r3, [pc, #64]	; (40065c <pio_set_output+0x60>)
  40061a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40061c:	683b      	ldr	r3, [r7, #0]
  40061e:	2b00      	cmp	r3, #0
  400620:	d003      	beq.n	40062a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	68ba      	ldr	r2, [r7, #8]
  400626:	651a      	str	r2, [r3, #80]	; 0x50
  400628:	e002      	b.n	400630 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40062a:	68fb      	ldr	r3, [r7, #12]
  40062c:	68ba      	ldr	r2, [r7, #8]
  40062e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400630:	687b      	ldr	r3, [r7, #4]
  400632:	2b00      	cmp	r3, #0
  400634:	d003      	beq.n	40063e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	68ba      	ldr	r2, [r7, #8]
  40063a:	631a      	str	r2, [r3, #48]	; 0x30
  40063c:	e002      	b.n	400644 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40063e:	68fb      	ldr	r3, [r7, #12]
  400640:	68ba      	ldr	r2, [r7, #8]
  400642:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400644:	68fb      	ldr	r3, [r7, #12]
  400646:	68ba      	ldr	r2, [r7, #8]
  400648:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	68ba      	ldr	r2, [r7, #8]
  40064e:	601a      	str	r2, [r3, #0]
}
  400650:	bf00      	nop
  400652:	3710      	adds	r7, #16
  400654:	46bd      	mov	sp, r7
  400656:	bd80      	pop	{r7, pc}
  400658:	00400711 	.word	0x00400711
  40065c:	00400519 	.word	0x00400519

00400660 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400660:	b480      	push	{r7}
  400662:	b083      	sub	sp, #12
  400664:	af00      	add	r7, sp, #0
  400666:	6078      	str	r0, [r7, #4]
  400668:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40066a:	687b      	ldr	r3, [r7, #4]
  40066c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40066e:	683b      	ldr	r3, [r7, #0]
  400670:	4013      	ands	r3, r2
  400672:	2b00      	cmp	r3, #0
  400674:	d101      	bne.n	40067a <pio_get_output_data_status+0x1a>
		return 0;
  400676:	2300      	movs	r3, #0
  400678:	e000      	b.n	40067c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40067a:	2301      	movs	r3, #1
	}
}
  40067c:	4618      	mov	r0, r3
  40067e:	370c      	adds	r7, #12
  400680:	46bd      	mov	sp, r7
  400682:	f85d 7b04 	ldr.w	r7, [sp], #4
  400686:	4770      	bx	lr

00400688 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400688:	b480      	push	{r7}
  40068a:	b085      	sub	sp, #20
  40068c:	af00      	add	r7, sp, #0
  40068e:	60f8      	str	r0, [r7, #12]
  400690:	60b9      	str	r1, [r7, #8]
  400692:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400694:	687b      	ldr	r3, [r7, #4]
  400696:	f003 0310 	and.w	r3, r3, #16
  40069a:	2b00      	cmp	r3, #0
  40069c:	d020      	beq.n	4006e0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40069e:	68fb      	ldr	r3, [r7, #12]
  4006a0:	68ba      	ldr	r2, [r7, #8]
  4006a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4006a6:	687b      	ldr	r3, [r7, #4]
  4006a8:	f003 0320 	and.w	r3, r3, #32
  4006ac:	2b00      	cmp	r3, #0
  4006ae:	d004      	beq.n	4006ba <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4006b0:	68fb      	ldr	r3, [r7, #12]
  4006b2:	68ba      	ldr	r2, [r7, #8]
  4006b4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4006b8:	e003      	b.n	4006c2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4006c8:	2b00      	cmp	r3, #0
  4006ca:	d004      	beq.n	4006d6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	68ba      	ldr	r2, [r7, #8]
  4006d0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4006d4:	e008      	b.n	4006e8 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4006d6:	68fb      	ldr	r3, [r7, #12]
  4006d8:	68ba      	ldr	r2, [r7, #8]
  4006da:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4006de:	e003      	b.n	4006e8 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4006e0:	68fb      	ldr	r3, [r7, #12]
  4006e2:	68ba      	ldr	r2, [r7, #8]
  4006e4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4006e8:	bf00      	nop
  4006ea:	3714      	adds	r7, #20
  4006ec:	46bd      	mov	sp, r7
  4006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006f2:	4770      	bx	lr

004006f4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4006f4:	b480      	push	{r7}
  4006f6:	b083      	sub	sp, #12
  4006f8:	af00      	add	r7, sp, #0
  4006fa:	6078      	str	r0, [r7, #4]
  4006fc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4006fe:	687b      	ldr	r3, [r7, #4]
  400700:	683a      	ldr	r2, [r7, #0]
  400702:	641a      	str	r2, [r3, #64]	; 0x40
}
  400704:	bf00      	nop
  400706:	370c      	adds	r7, #12
  400708:	46bd      	mov	sp, r7
  40070a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40070e:	4770      	bx	lr

00400710 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400710:	b480      	push	{r7}
  400712:	b083      	sub	sp, #12
  400714:	af00      	add	r7, sp, #0
  400716:	6078      	str	r0, [r7, #4]
  400718:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40071a:	687b      	ldr	r3, [r7, #4]
  40071c:	683a      	ldr	r2, [r7, #0]
  40071e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400720:	bf00      	nop
  400722:	370c      	adds	r7, #12
  400724:	46bd      	mov	sp, r7
  400726:	f85d 7b04 	ldr.w	r7, [sp], #4
  40072a:	4770      	bx	lr

0040072c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40072c:	b480      	push	{r7}
  40072e:	b083      	sub	sp, #12
  400730:	af00      	add	r7, sp, #0
  400732:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400738:	4618      	mov	r0, r3
  40073a:	370c      	adds	r7, #12
  40073c:	46bd      	mov	sp, r7
  40073e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400742:	4770      	bx	lr

00400744 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400744:	b480      	push	{r7}
  400746:	b083      	sub	sp, #12
  400748:	af00      	add	r7, sp, #0
  40074a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40074c:	687b      	ldr	r3, [r7, #4]
  40074e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400750:	4618      	mov	r0, r3
  400752:	370c      	adds	r7, #12
  400754:	46bd      	mov	sp, r7
  400756:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075a:	4770      	bx	lr

0040075c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40075c:	b580      	push	{r7, lr}
  40075e:	b084      	sub	sp, #16
  400760:	af00      	add	r7, sp, #0
  400762:	6078      	str	r0, [r7, #4]
  400764:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400766:	6878      	ldr	r0, [r7, #4]
  400768:	4b26      	ldr	r3, [pc, #152]	; (400804 <pio_handler_process+0xa8>)
  40076a:	4798      	blx	r3
  40076c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40076e:	6878      	ldr	r0, [r7, #4]
  400770:	4b25      	ldr	r3, [pc, #148]	; (400808 <pio_handler_process+0xac>)
  400772:	4798      	blx	r3
  400774:	4602      	mov	r2, r0
  400776:	68fb      	ldr	r3, [r7, #12]
  400778:	4013      	ands	r3, r2
  40077a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40077c:	68fb      	ldr	r3, [r7, #12]
  40077e:	2b00      	cmp	r3, #0
  400780:	d03c      	beq.n	4007fc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400782:	2300      	movs	r3, #0
  400784:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400786:	e034      	b.n	4007f2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400788:	4a20      	ldr	r2, [pc, #128]	; (40080c <pio_handler_process+0xb0>)
  40078a:	68bb      	ldr	r3, [r7, #8]
  40078c:	011b      	lsls	r3, r3, #4
  40078e:	4413      	add	r3, r2
  400790:	681a      	ldr	r2, [r3, #0]
  400792:	683b      	ldr	r3, [r7, #0]
  400794:	429a      	cmp	r2, r3
  400796:	d126      	bne.n	4007e6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400798:	4a1c      	ldr	r2, [pc, #112]	; (40080c <pio_handler_process+0xb0>)
  40079a:	68bb      	ldr	r3, [r7, #8]
  40079c:	011b      	lsls	r3, r3, #4
  40079e:	4413      	add	r3, r2
  4007a0:	3304      	adds	r3, #4
  4007a2:	681a      	ldr	r2, [r3, #0]
  4007a4:	68fb      	ldr	r3, [r7, #12]
  4007a6:	4013      	ands	r3, r2
  4007a8:	2b00      	cmp	r3, #0
  4007aa:	d01c      	beq.n	4007e6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4007ac:	4a17      	ldr	r2, [pc, #92]	; (40080c <pio_handler_process+0xb0>)
  4007ae:	68bb      	ldr	r3, [r7, #8]
  4007b0:	011b      	lsls	r3, r3, #4
  4007b2:	4413      	add	r3, r2
  4007b4:	330c      	adds	r3, #12
  4007b6:	681b      	ldr	r3, [r3, #0]
  4007b8:	4914      	ldr	r1, [pc, #80]	; (40080c <pio_handler_process+0xb0>)
  4007ba:	68ba      	ldr	r2, [r7, #8]
  4007bc:	0112      	lsls	r2, r2, #4
  4007be:	440a      	add	r2, r1
  4007c0:	6810      	ldr	r0, [r2, #0]
  4007c2:	4912      	ldr	r1, [pc, #72]	; (40080c <pio_handler_process+0xb0>)
  4007c4:	68ba      	ldr	r2, [r7, #8]
  4007c6:	0112      	lsls	r2, r2, #4
  4007c8:	440a      	add	r2, r1
  4007ca:	3204      	adds	r2, #4
  4007cc:	6812      	ldr	r2, [r2, #0]
  4007ce:	4611      	mov	r1, r2
  4007d0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4007d2:	4a0e      	ldr	r2, [pc, #56]	; (40080c <pio_handler_process+0xb0>)
  4007d4:	68bb      	ldr	r3, [r7, #8]
  4007d6:	011b      	lsls	r3, r3, #4
  4007d8:	4413      	add	r3, r2
  4007da:	3304      	adds	r3, #4
  4007dc:	681b      	ldr	r3, [r3, #0]
  4007de:	43db      	mvns	r3, r3
  4007e0:	68fa      	ldr	r2, [r7, #12]
  4007e2:	4013      	ands	r3, r2
  4007e4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4007e6:	68bb      	ldr	r3, [r7, #8]
  4007e8:	3301      	adds	r3, #1
  4007ea:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007ec:	68bb      	ldr	r3, [r7, #8]
  4007ee:	2b06      	cmp	r3, #6
  4007f0:	d803      	bhi.n	4007fa <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4007f2:	68fb      	ldr	r3, [r7, #12]
  4007f4:	2b00      	cmp	r3, #0
  4007f6:	d1c7      	bne.n	400788 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4007f8:	e000      	b.n	4007fc <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4007fa:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4007fc:	bf00      	nop
  4007fe:	3710      	adds	r7, #16
  400800:	46bd      	mov	sp, r7
  400802:	bd80      	pop	{r7, pc}
  400804:	0040072d 	.word	0x0040072d
  400808:	00400745 	.word	0x00400745
  40080c:	20400454 	.word	0x20400454

00400810 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400810:	b580      	push	{r7, lr}
  400812:	b086      	sub	sp, #24
  400814:	af00      	add	r7, sp, #0
  400816:	60f8      	str	r0, [r7, #12]
  400818:	60b9      	str	r1, [r7, #8]
  40081a:	607a      	str	r2, [r7, #4]
  40081c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40081e:	4b21      	ldr	r3, [pc, #132]	; (4008a4 <pio_handler_set+0x94>)
  400820:	681b      	ldr	r3, [r3, #0]
  400822:	2b06      	cmp	r3, #6
  400824:	d901      	bls.n	40082a <pio_handler_set+0x1a>
		return 1;
  400826:	2301      	movs	r3, #1
  400828:	e038      	b.n	40089c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40082a:	2300      	movs	r3, #0
  40082c:	75fb      	strb	r3, [r7, #23]
  40082e:	e011      	b.n	400854 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400830:	7dfb      	ldrb	r3, [r7, #23]
  400832:	011b      	lsls	r3, r3, #4
  400834:	4a1c      	ldr	r2, [pc, #112]	; (4008a8 <pio_handler_set+0x98>)
  400836:	4413      	add	r3, r2
  400838:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40083a:	693b      	ldr	r3, [r7, #16]
  40083c:	681a      	ldr	r2, [r3, #0]
  40083e:	68bb      	ldr	r3, [r7, #8]
  400840:	429a      	cmp	r2, r3
  400842:	d104      	bne.n	40084e <pio_handler_set+0x3e>
  400844:	693b      	ldr	r3, [r7, #16]
  400846:	685a      	ldr	r2, [r3, #4]
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	429a      	cmp	r2, r3
  40084c:	d008      	beq.n	400860 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40084e:	7dfb      	ldrb	r3, [r7, #23]
  400850:	3301      	adds	r3, #1
  400852:	75fb      	strb	r3, [r7, #23]
  400854:	7dfa      	ldrb	r2, [r7, #23]
  400856:	4b13      	ldr	r3, [pc, #76]	; (4008a4 <pio_handler_set+0x94>)
  400858:	681b      	ldr	r3, [r3, #0]
  40085a:	429a      	cmp	r2, r3
  40085c:	d9e8      	bls.n	400830 <pio_handler_set+0x20>
  40085e:	e000      	b.n	400862 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400860:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400862:	693b      	ldr	r3, [r7, #16]
  400864:	68ba      	ldr	r2, [r7, #8]
  400866:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400868:	693b      	ldr	r3, [r7, #16]
  40086a:	687a      	ldr	r2, [r7, #4]
  40086c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40086e:	693b      	ldr	r3, [r7, #16]
  400870:	683a      	ldr	r2, [r7, #0]
  400872:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400874:	693b      	ldr	r3, [r7, #16]
  400876:	6a3a      	ldr	r2, [r7, #32]
  400878:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40087a:	7dfa      	ldrb	r2, [r7, #23]
  40087c:	4b09      	ldr	r3, [pc, #36]	; (4008a4 <pio_handler_set+0x94>)
  40087e:	681b      	ldr	r3, [r3, #0]
  400880:	3301      	adds	r3, #1
  400882:	429a      	cmp	r2, r3
  400884:	d104      	bne.n	400890 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400886:	4b07      	ldr	r3, [pc, #28]	; (4008a4 <pio_handler_set+0x94>)
  400888:	681b      	ldr	r3, [r3, #0]
  40088a:	3301      	adds	r3, #1
  40088c:	4a05      	ldr	r2, [pc, #20]	; (4008a4 <pio_handler_set+0x94>)
  40088e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400890:	683a      	ldr	r2, [r7, #0]
  400892:	6879      	ldr	r1, [r7, #4]
  400894:	68f8      	ldr	r0, [r7, #12]
  400896:	4b05      	ldr	r3, [pc, #20]	; (4008ac <pio_handler_set+0x9c>)
  400898:	4798      	blx	r3

	return 0;
  40089a:	2300      	movs	r3, #0
}
  40089c:	4618      	mov	r0, r3
  40089e:	3718      	adds	r7, #24
  4008a0:	46bd      	mov	sp, r7
  4008a2:	bd80      	pop	{r7, pc}
  4008a4:	204004c4 	.word	0x204004c4
  4008a8:	20400454 	.word	0x20400454
  4008ac:	00400689 	.word	0x00400689

004008b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4008b0:	b580      	push	{r7, lr}
  4008b2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4008b4:	210a      	movs	r1, #10
  4008b6:	4802      	ldr	r0, [pc, #8]	; (4008c0 <PIOA_Handler+0x10>)
  4008b8:	4b02      	ldr	r3, [pc, #8]	; (4008c4 <PIOA_Handler+0x14>)
  4008ba:	4798      	blx	r3
}
  4008bc:	bf00      	nop
  4008be:	bd80      	pop	{r7, pc}
  4008c0:	400e0e00 	.word	0x400e0e00
  4008c4:	0040075d 	.word	0x0040075d

004008c8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4008c8:	b580      	push	{r7, lr}
  4008ca:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4008cc:	210b      	movs	r1, #11
  4008ce:	4802      	ldr	r0, [pc, #8]	; (4008d8 <PIOB_Handler+0x10>)
  4008d0:	4b02      	ldr	r3, [pc, #8]	; (4008dc <PIOB_Handler+0x14>)
  4008d2:	4798      	blx	r3
}
  4008d4:	bf00      	nop
  4008d6:	bd80      	pop	{r7, pc}
  4008d8:	400e1000 	.word	0x400e1000
  4008dc:	0040075d 	.word	0x0040075d

004008e0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4008e0:	b580      	push	{r7, lr}
  4008e2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4008e4:	210c      	movs	r1, #12
  4008e6:	4802      	ldr	r0, [pc, #8]	; (4008f0 <PIOC_Handler+0x10>)
  4008e8:	4b02      	ldr	r3, [pc, #8]	; (4008f4 <PIOC_Handler+0x14>)
  4008ea:	4798      	blx	r3
}
  4008ec:	bf00      	nop
  4008ee:	bd80      	pop	{r7, pc}
  4008f0:	400e1200 	.word	0x400e1200
  4008f4:	0040075d 	.word	0x0040075d

004008f8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4008fc:	2110      	movs	r1, #16
  4008fe:	4802      	ldr	r0, [pc, #8]	; (400908 <PIOD_Handler+0x10>)
  400900:	4b02      	ldr	r3, [pc, #8]	; (40090c <PIOD_Handler+0x14>)
  400902:	4798      	blx	r3
}
  400904:	bf00      	nop
  400906:	bd80      	pop	{r7, pc}
  400908:	400e1400 	.word	0x400e1400
  40090c:	0040075d 	.word	0x0040075d

00400910 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400910:	b580      	push	{r7, lr}
  400912:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400914:	2111      	movs	r1, #17
  400916:	4802      	ldr	r0, [pc, #8]	; (400920 <PIOE_Handler+0x10>)
  400918:	4b02      	ldr	r3, [pc, #8]	; (400924 <PIOE_Handler+0x14>)
  40091a:	4798      	blx	r3
}
  40091c:	bf00      	nop
  40091e:	bd80      	pop	{r7, pc}
  400920:	400e1600 	.word	0x400e1600
  400924:	0040075d 	.word	0x0040075d

00400928 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400928:	b480      	push	{r7}
  40092a:	b083      	sub	sp, #12
  40092c:	af00      	add	r7, sp, #0
  40092e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400930:	687b      	ldr	r3, [r7, #4]
  400932:	3b01      	subs	r3, #1
  400934:	2b03      	cmp	r3, #3
  400936:	d81a      	bhi.n	40096e <pmc_mck_set_division+0x46>
  400938:	a201      	add	r2, pc, #4	; (adr r2, 400940 <pmc_mck_set_division+0x18>)
  40093a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40093e:	bf00      	nop
  400940:	00400951 	.word	0x00400951
  400944:	00400957 	.word	0x00400957
  400948:	0040095f 	.word	0x0040095f
  40094c:	00400967 	.word	0x00400967
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400950:	2300      	movs	r3, #0
  400952:	607b      	str	r3, [r7, #4]
			break;
  400954:	e00e      	b.n	400974 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400956:	f44f 7380 	mov.w	r3, #256	; 0x100
  40095a:	607b      	str	r3, [r7, #4]
			break;
  40095c:	e00a      	b.n	400974 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40095e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400962:	607b      	str	r3, [r7, #4]
			break;
  400964:	e006      	b.n	400974 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400966:	f44f 7300 	mov.w	r3, #512	; 0x200
  40096a:	607b      	str	r3, [r7, #4]
			break;
  40096c:	e002      	b.n	400974 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40096e:	2300      	movs	r3, #0
  400970:	607b      	str	r3, [r7, #4]
			break;
  400972:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400974:	490a      	ldr	r1, [pc, #40]	; (4009a0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400976:	4b0a      	ldr	r3, [pc, #40]	; (4009a0 <pmc_mck_set_division+0x78>)
  400978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40097a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40097e:	687b      	ldr	r3, [r7, #4]
  400980:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400982:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400984:	bf00      	nop
  400986:	4b06      	ldr	r3, [pc, #24]	; (4009a0 <pmc_mck_set_division+0x78>)
  400988:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40098a:	f003 0308 	and.w	r3, r3, #8
  40098e:	2b00      	cmp	r3, #0
  400990:	d0f9      	beq.n	400986 <pmc_mck_set_division+0x5e>
}
  400992:	bf00      	nop
  400994:	370c      	adds	r7, #12
  400996:	46bd      	mov	sp, r7
  400998:	f85d 7b04 	ldr.w	r7, [sp], #4
  40099c:	4770      	bx	lr
  40099e:	bf00      	nop
  4009a0:	400e0600 	.word	0x400e0600

004009a4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4009a4:	b480      	push	{r7}
  4009a6:	b085      	sub	sp, #20
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4009ac:	491d      	ldr	r1, [pc, #116]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  4009ae:	4b1d      	ldr	r3, [pc, #116]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  4009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4009b6:	687b      	ldr	r3, [r7, #4]
  4009b8:	4313      	orrs	r3, r2
  4009ba:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009c0:	60fb      	str	r3, [r7, #12]
  4009c2:	e007      	b.n	4009d4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009c4:	68fb      	ldr	r3, [r7, #12]
  4009c6:	2b00      	cmp	r3, #0
  4009c8:	d101      	bne.n	4009ce <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4009ca:	2301      	movs	r3, #1
  4009cc:	e023      	b.n	400a16 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4009ce:	68fb      	ldr	r3, [r7, #12]
  4009d0:	3b01      	subs	r3, #1
  4009d2:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009d4:	4b13      	ldr	r3, [pc, #76]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  4009d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009d8:	f003 0308 	and.w	r3, r3, #8
  4009dc:	2b00      	cmp	r3, #0
  4009de:	d0f1      	beq.n	4009c4 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4009e0:	4a10      	ldr	r2, [pc, #64]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  4009e2:	4b10      	ldr	r3, [pc, #64]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  4009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009e6:	f023 0303 	bic.w	r3, r3, #3
  4009ea:	f043 0302 	orr.w	r3, r3, #2
  4009ee:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009f4:	60fb      	str	r3, [r7, #12]
  4009f6:	e007      	b.n	400a08 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	2b00      	cmp	r3, #0
  4009fc:	d101      	bne.n	400a02 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4009fe:	2301      	movs	r3, #1
  400a00:	e009      	b.n	400a16 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	3b01      	subs	r3, #1
  400a06:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a08:	4b06      	ldr	r3, [pc, #24]	; (400a24 <pmc_switch_mck_to_pllack+0x80>)
  400a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a0c:	f003 0308 	and.w	r3, r3, #8
  400a10:	2b00      	cmp	r3, #0
  400a12:	d0f1      	beq.n	4009f8 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400a14:	2300      	movs	r3, #0
}
  400a16:	4618      	mov	r0, r3
  400a18:	3714      	adds	r7, #20
  400a1a:	46bd      	mov	sp, r7
  400a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a20:	4770      	bx	lr
  400a22:	bf00      	nop
  400a24:	400e0600 	.word	0x400e0600

00400a28 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400a28:	b480      	push	{r7}
  400a2a:	b083      	sub	sp, #12
  400a2c:	af00      	add	r7, sp, #0
  400a2e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400a30:	687b      	ldr	r3, [r7, #4]
  400a32:	2b01      	cmp	r3, #1
  400a34:	d105      	bne.n	400a42 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400a36:	4907      	ldr	r1, [pc, #28]	; (400a54 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a38:	4b06      	ldr	r3, [pc, #24]	; (400a54 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a3a:	689a      	ldr	r2, [r3, #8]
  400a3c:	4b06      	ldr	r3, [pc, #24]	; (400a58 <pmc_switch_sclk_to_32kxtal+0x30>)
  400a3e:	4313      	orrs	r3, r2
  400a40:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400a42:	4b04      	ldr	r3, [pc, #16]	; (400a54 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400a44:	4a05      	ldr	r2, [pc, #20]	; (400a5c <pmc_switch_sclk_to_32kxtal+0x34>)
  400a46:	601a      	str	r2, [r3, #0]
}
  400a48:	bf00      	nop
  400a4a:	370c      	adds	r7, #12
  400a4c:	46bd      	mov	sp, r7
  400a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a52:	4770      	bx	lr
  400a54:	400e1810 	.word	0x400e1810
  400a58:	a5100000 	.word	0xa5100000
  400a5c:	a5000008 	.word	0xa5000008

00400a60 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400a60:	b480      	push	{r7}
  400a62:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400a64:	4b09      	ldr	r3, [pc, #36]	; (400a8c <pmc_osc_is_ready_32kxtal+0x2c>)
  400a66:	695b      	ldr	r3, [r3, #20]
  400a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400a6c:	2b00      	cmp	r3, #0
  400a6e:	d007      	beq.n	400a80 <pmc_osc_is_ready_32kxtal+0x20>
  400a70:	4b07      	ldr	r3, [pc, #28]	; (400a90 <pmc_osc_is_ready_32kxtal+0x30>)
  400a72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400a78:	2b00      	cmp	r3, #0
  400a7a:	d001      	beq.n	400a80 <pmc_osc_is_ready_32kxtal+0x20>
  400a7c:	2301      	movs	r3, #1
  400a7e:	e000      	b.n	400a82 <pmc_osc_is_ready_32kxtal+0x22>
  400a80:	2300      	movs	r3, #0
}
  400a82:	4618      	mov	r0, r3
  400a84:	46bd      	mov	sp, r7
  400a86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a8a:	4770      	bx	lr
  400a8c:	400e1810 	.word	0x400e1810
  400a90:	400e0600 	.word	0x400e0600

00400a94 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400a94:	b480      	push	{r7}
  400a96:	b083      	sub	sp, #12
  400a98:	af00      	add	r7, sp, #0
  400a9a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400a9c:	4915      	ldr	r1, [pc, #84]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400a9e:	4b15      	ldr	r3, [pc, #84]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400aa0:	6a1a      	ldr	r2, [r3, #32]
  400aa2:	4b15      	ldr	r3, [pc, #84]	; (400af8 <pmc_switch_mainck_to_fastrc+0x64>)
  400aa4:	4313      	orrs	r3, r2
  400aa6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400aa8:	bf00      	nop
  400aaa:	4b12      	ldr	r3, [pc, #72]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400aac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ab2:	2b00      	cmp	r3, #0
  400ab4:	d0f9      	beq.n	400aaa <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ab6:	490f      	ldr	r1, [pc, #60]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400ab8:	4b0e      	ldr	r3, [pc, #56]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400aba:	6a1a      	ldr	r2, [r3, #32]
  400abc:	4b0f      	ldr	r3, [pc, #60]	; (400afc <pmc_switch_mainck_to_fastrc+0x68>)
  400abe:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ac0:	687a      	ldr	r2, [r7, #4]
  400ac2:	4313      	orrs	r3, r2
  400ac4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ac8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400aca:	bf00      	nop
  400acc:	4b09      	ldr	r3, [pc, #36]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400ace:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400ad4:	2b00      	cmp	r3, #0
  400ad6:	d0f9      	beq.n	400acc <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400ad8:	4906      	ldr	r1, [pc, #24]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400ada:	4b06      	ldr	r3, [pc, #24]	; (400af4 <pmc_switch_mainck_to_fastrc+0x60>)
  400adc:	6a1a      	ldr	r2, [r3, #32]
  400ade:	4b08      	ldr	r3, [pc, #32]	; (400b00 <pmc_switch_mainck_to_fastrc+0x6c>)
  400ae0:	4013      	ands	r3, r2
  400ae2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400ae6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400ae8:	bf00      	nop
  400aea:	370c      	adds	r7, #12
  400aec:	46bd      	mov	sp, r7
  400aee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af2:	4770      	bx	lr
  400af4:	400e0600 	.word	0x400e0600
  400af8:	00370008 	.word	0x00370008
  400afc:	ffc8ff8f 	.word	0xffc8ff8f
  400b00:	fec8ffff 	.word	0xfec8ffff

00400b04 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400b04:	b480      	push	{r7}
  400b06:	b083      	sub	sp, #12
  400b08:	af00      	add	r7, sp, #0
  400b0a:	6078      	str	r0, [r7, #4]
  400b0c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b0e:	687b      	ldr	r3, [r7, #4]
  400b10:	2b00      	cmp	r3, #0
  400b12:	d008      	beq.n	400b26 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b14:	4913      	ldr	r1, [pc, #76]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b16:	4b13      	ldr	r3, [pc, #76]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b18:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b1a:	4a13      	ldr	r2, [pc, #76]	; (400b68 <pmc_switch_mainck_to_xtal+0x64>)
  400b1c:	401a      	ands	r2, r3
  400b1e:	4b13      	ldr	r3, [pc, #76]	; (400b6c <pmc_switch_mainck_to_xtal+0x68>)
  400b20:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b22:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400b24:	e018      	b.n	400b58 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b26:	490f      	ldr	r1, [pc, #60]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b28:	4b0e      	ldr	r3, [pc, #56]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b2a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b2c:	4b10      	ldr	r3, [pc, #64]	; (400b70 <pmc_switch_mainck_to_xtal+0x6c>)
  400b2e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b30:	683a      	ldr	r2, [r7, #0]
  400b32:	0212      	lsls	r2, r2, #8
  400b34:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b36:	431a      	orrs	r2, r3
  400b38:	4b0e      	ldr	r3, [pc, #56]	; (400b74 <pmc_switch_mainck_to_xtal+0x70>)
  400b3a:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b3c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b3e:	bf00      	nop
  400b40:	4b08      	ldr	r3, [pc, #32]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b44:	f003 0301 	and.w	r3, r3, #1
  400b48:	2b00      	cmp	r3, #0
  400b4a:	d0f9      	beq.n	400b40 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b4c:	4905      	ldr	r1, [pc, #20]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b4e:	4b05      	ldr	r3, [pc, #20]	; (400b64 <pmc_switch_mainck_to_xtal+0x60>)
  400b50:	6a1a      	ldr	r2, [r3, #32]
  400b52:	4b09      	ldr	r3, [pc, #36]	; (400b78 <pmc_switch_mainck_to_xtal+0x74>)
  400b54:	4313      	orrs	r3, r2
  400b56:	620b      	str	r3, [r1, #32]
	}
}
  400b58:	bf00      	nop
  400b5a:	370c      	adds	r7, #12
  400b5c:	46bd      	mov	sp, r7
  400b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b62:	4770      	bx	lr
  400b64:	400e0600 	.word	0x400e0600
  400b68:	fec8fffc 	.word	0xfec8fffc
  400b6c:	01370002 	.word	0x01370002
  400b70:	ffc8fffc 	.word	0xffc8fffc
  400b74:	00370001 	.word	0x00370001
  400b78:	01370000 	.word	0x01370000

00400b7c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400b7c:	b480      	push	{r7}
  400b7e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b80:	4b04      	ldr	r3, [pc, #16]	; (400b94 <pmc_osc_is_ready_mainck+0x18>)
  400b82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400b88:	4618      	mov	r0, r3
  400b8a:	46bd      	mov	sp, r7
  400b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b90:	4770      	bx	lr
  400b92:	bf00      	nop
  400b94:	400e0600 	.word	0x400e0600

00400b98 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400b98:	b480      	push	{r7}
  400b9a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b9c:	4b04      	ldr	r3, [pc, #16]	; (400bb0 <pmc_disable_pllack+0x18>)
  400b9e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ba2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400ba4:	bf00      	nop
  400ba6:	46bd      	mov	sp, r7
  400ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bac:	4770      	bx	lr
  400bae:	bf00      	nop
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400bb4:	b480      	push	{r7}
  400bb6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400bb8:	4b04      	ldr	r3, [pc, #16]	; (400bcc <pmc_is_locked_pllack+0x18>)
  400bba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bbc:	f003 0302 	and.w	r3, r3, #2
}
  400bc0:	4618      	mov	r0, r3
  400bc2:	46bd      	mov	sp, r7
  400bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	400e0600 	.word	0x400e0600

00400bd0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400bd0:	b480      	push	{r7}
  400bd2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400bd4:	4b04      	ldr	r3, [pc, #16]	; (400be8 <pmc_is_locked_upll+0x18>)
  400bd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400bdc:	4618      	mov	r0, r3
  400bde:	46bd      	mov	sp, r7
  400be0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be4:	4770      	bx	lr
  400be6:	bf00      	nop
  400be8:	400e0600 	.word	0x400e0600

00400bec <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400bec:	b480      	push	{r7}
  400bee:	b083      	sub	sp, #12
  400bf0:	af00      	add	r7, sp, #0
  400bf2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400bf4:	687b      	ldr	r3, [r7, #4]
  400bf6:	2b3f      	cmp	r3, #63	; 0x3f
  400bf8:	d901      	bls.n	400bfe <pmc_enable_periph_clk+0x12>
		return 1;
  400bfa:	2301      	movs	r3, #1
  400bfc:	e02f      	b.n	400c5e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400bfe:	687b      	ldr	r3, [r7, #4]
  400c00:	2b1f      	cmp	r3, #31
  400c02:	d813      	bhi.n	400c2c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c04:	4b19      	ldr	r3, [pc, #100]	; (400c6c <pmc_enable_periph_clk+0x80>)
  400c06:	699a      	ldr	r2, [r3, #24]
  400c08:	2101      	movs	r1, #1
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	fa01 f303 	lsl.w	r3, r1, r3
  400c10:	401a      	ands	r2, r3
  400c12:	2101      	movs	r1, #1
  400c14:	687b      	ldr	r3, [r7, #4]
  400c16:	fa01 f303 	lsl.w	r3, r1, r3
  400c1a:	429a      	cmp	r2, r3
  400c1c:	d01e      	beq.n	400c5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c1e:	4a13      	ldr	r2, [pc, #76]	; (400c6c <pmc_enable_periph_clk+0x80>)
  400c20:	2101      	movs	r1, #1
  400c22:	687b      	ldr	r3, [r7, #4]
  400c24:	fa01 f303 	lsl.w	r3, r1, r3
  400c28:	6113      	str	r3, [r2, #16]
  400c2a:	e017      	b.n	400c5c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400c2c:	687b      	ldr	r3, [r7, #4]
  400c2e:	3b20      	subs	r3, #32
  400c30:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c32:	4b0e      	ldr	r3, [pc, #56]	; (400c6c <pmc_enable_periph_clk+0x80>)
  400c34:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c38:	2101      	movs	r1, #1
  400c3a:	687b      	ldr	r3, [r7, #4]
  400c3c:	fa01 f303 	lsl.w	r3, r1, r3
  400c40:	401a      	ands	r2, r3
  400c42:	2101      	movs	r1, #1
  400c44:	687b      	ldr	r3, [r7, #4]
  400c46:	fa01 f303 	lsl.w	r3, r1, r3
  400c4a:	429a      	cmp	r2, r3
  400c4c:	d006      	beq.n	400c5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c4e:	4a07      	ldr	r2, [pc, #28]	; (400c6c <pmc_enable_periph_clk+0x80>)
  400c50:	2101      	movs	r1, #1
  400c52:	687b      	ldr	r3, [r7, #4]
  400c54:	fa01 f303 	lsl.w	r3, r1, r3
  400c58:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c5c:	2300      	movs	r3, #0
}
  400c5e:	4618      	mov	r0, r3
  400c60:	370c      	adds	r7, #12
  400c62:	46bd      	mov	sp, r7
  400c64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c68:	4770      	bx	lr
  400c6a:	bf00      	nop
  400c6c:	400e0600 	.word	0x400e0600

00400c70 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400c70:	b480      	push	{r7}
  400c72:	b083      	sub	sp, #12
  400c74:	af00      	add	r7, sp, #0
  400c76:	6078      	str	r0, [r7, #4]
  400c78:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  400c7a:	683b      	ldr	r3, [r7, #0]
  400c7c:	2b00      	cmp	r3, #0
  400c7e:	d006      	beq.n	400c8e <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400c80:	687b      	ldr	r3, [r7, #4]
  400c82:	685b      	ldr	r3, [r3, #4]
  400c84:	f043 0201 	orr.w	r2, r3, #1
  400c88:	687b      	ldr	r3, [r7, #4]
  400c8a:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  400c8c:	e005      	b.n	400c9a <rtc_set_hour_mode+0x2a>
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400c8e:	687b      	ldr	r3, [r7, #4]
  400c90:	685b      	ldr	r3, [r3, #4]
  400c92:	f023 0201 	bic.w	r2, r3, #1
  400c96:	687b      	ldr	r3, [r7, #4]
  400c98:	605a      	str	r2, [r3, #4]
	}
}
  400c9a:	bf00      	nop
  400c9c:	370c      	adds	r7, #12
  400c9e:	46bd      	mov	sp, r7
  400ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca4:	4770      	bx	lr
  400ca6:	bf00      	nop

00400ca8 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400ca8:	b480      	push	{r7}
  400caa:	b083      	sub	sp, #12
  400cac:	af00      	add	r7, sp, #0
  400cae:	6078      	str	r0, [r7, #4]
  400cb0:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  400cb2:	687b      	ldr	r3, [r7, #4]
  400cb4:	683a      	ldr	r2, [r7, #0]
  400cb6:	621a      	str	r2, [r3, #32]
}
  400cb8:	bf00      	nop
  400cba:	370c      	adds	r7, #12
  400cbc:	46bd      	mov	sp, r7
  400cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc2:	4770      	bx	lr

00400cc4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400cc4:	b480      	push	{r7}
  400cc6:	b087      	sub	sp, #28
  400cc8:	af00      	add	r7, sp, #0
  400cca:	60f8      	str	r0, [r7, #12]
  400ccc:	60b9      	str	r1, [r7, #8]
  400cce:	607a      	str	r2, [r7, #4]
  400cd0:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  400cd2:	2300      	movs	r3, #0
  400cd4:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400cd6:	68fb      	ldr	r3, [r7, #12]
  400cd8:	685b      	ldr	r3, [r3, #4]
  400cda:	f003 0301 	and.w	r3, r3, #1
  400cde:	2b00      	cmp	r3, #0
  400ce0:	d009      	beq.n	400cf6 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  400ce2:	68bb      	ldr	r3, [r7, #8]
  400ce4:	2b0c      	cmp	r3, #12
  400ce6:	d906      	bls.n	400cf6 <rtc_set_time+0x32>
			ul_hour -= 12;
  400ce8:	68bb      	ldr	r3, [r7, #8]
  400cea:	3b0c      	subs	r3, #12
  400cec:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  400cee:	697b      	ldr	r3, [r7, #20]
  400cf0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400cf4:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400cf6:	68bb      	ldr	r3, [r7, #8]
  400cf8:	4a33      	ldr	r2, [pc, #204]	; (400dc8 <rtc_set_time+0x104>)
  400cfa:	fba2 2303 	umull	r2, r3, r2, r3
  400cfe:	08db      	lsrs	r3, r3, #3
  400d00:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400d02:	68b9      	ldr	r1, [r7, #8]
  400d04:	4b30      	ldr	r3, [pc, #192]	; (400dc8 <rtc_set_time+0x104>)
  400d06:	fba3 2301 	umull	r2, r3, r3, r1
  400d0a:	08da      	lsrs	r2, r3, #3
  400d0c:	4613      	mov	r3, r2
  400d0e:	009b      	lsls	r3, r3, #2
  400d10:	4413      	add	r3, r2
  400d12:	005b      	lsls	r3, r3, #1
  400d14:	1aca      	subs	r2, r1, r3
  400d16:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400d18:	4303      	orrs	r3, r0
  400d1a:	697a      	ldr	r2, [r7, #20]
  400d1c:	4313      	orrs	r3, r2
  400d1e:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400d20:	687b      	ldr	r3, [r7, #4]
  400d22:	4a29      	ldr	r2, [pc, #164]	; (400dc8 <rtc_set_time+0x104>)
  400d24:	fba2 2303 	umull	r2, r3, r2, r3
  400d28:	08db      	lsrs	r3, r3, #3
  400d2a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400d2c:	6879      	ldr	r1, [r7, #4]
  400d2e:	4b26      	ldr	r3, [pc, #152]	; (400dc8 <rtc_set_time+0x104>)
  400d30:	fba3 2301 	umull	r2, r3, r3, r1
  400d34:	08da      	lsrs	r2, r3, #3
  400d36:	4613      	mov	r3, r2
  400d38:	009b      	lsls	r3, r3, #2
  400d3a:	4413      	add	r3, r2
  400d3c:	005b      	lsls	r3, r3, #1
  400d3e:	1aca      	subs	r2, r1, r3
  400d40:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400d42:	4303      	orrs	r3, r0
  400d44:	697a      	ldr	r2, [r7, #20]
  400d46:	4313      	orrs	r3, r2
  400d48:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400d4a:	683b      	ldr	r3, [r7, #0]
  400d4c:	4a1e      	ldr	r2, [pc, #120]	; (400dc8 <rtc_set_time+0x104>)
  400d4e:	fba2 2303 	umull	r2, r3, r2, r3
  400d52:	08db      	lsrs	r3, r3, #3
  400d54:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400d56:	6839      	ldr	r1, [r7, #0]
  400d58:	4b1b      	ldr	r3, [pc, #108]	; (400dc8 <rtc_set_time+0x104>)
  400d5a:	fba3 2301 	umull	r2, r3, r3, r1
  400d5e:	08da      	lsrs	r2, r3, #3
  400d60:	4613      	mov	r3, r2
  400d62:	009b      	lsls	r3, r3, #2
  400d64:	4413      	add	r3, r2
  400d66:	005b      	lsls	r3, r3, #1
  400d68:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400d6a:	ea40 0302 	orr.w	r3, r0, r2
  400d6e:	697a      	ldr	r2, [r7, #20]
  400d70:	4313      	orrs	r3, r2
  400d72:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400d74:	68fb      	ldr	r3, [r7, #12]
  400d76:	681b      	ldr	r3, [r3, #0]
  400d78:	f043 0201 	orr.w	r2, r3, #1
  400d7c:	68fb      	ldr	r3, [r7, #12]
  400d7e:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400d80:	bf00      	nop
  400d82:	68fb      	ldr	r3, [r7, #12]
  400d84:	699b      	ldr	r3, [r3, #24]
  400d86:	f003 0301 	and.w	r3, r3, #1
  400d8a:	2b00      	cmp	r3, #0
  400d8c:	d0f9      	beq.n	400d82 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400d8e:	68fb      	ldr	r3, [r7, #12]
  400d90:	2201      	movs	r2, #1
  400d92:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  400d94:	68fb      	ldr	r3, [r7, #12]
  400d96:	697a      	ldr	r2, [r7, #20]
  400d98:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400d9a:	68fb      	ldr	r3, [r7, #12]
  400d9c:	681b      	ldr	r3, [r3, #0]
  400d9e:	f023 0201 	bic.w	r2, r3, #1
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400da6:	68fb      	ldr	r3, [r7, #12]
  400da8:	69db      	ldr	r3, [r3, #28]
  400daa:	f043 0204 	orr.w	r2, r3, #4
  400dae:	68fb      	ldr	r3, [r7, #12]
  400db0:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400db2:	68fb      	ldr	r3, [r7, #12]
  400db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400db6:	f003 0301 	and.w	r3, r3, #1
}
  400dba:	4618      	mov	r0, r3
  400dbc:	371c      	adds	r7, #28
  400dbe:	46bd      	mov	sp, r7
  400dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc4:	4770      	bx	lr
  400dc6:	bf00      	nop
  400dc8:	cccccccd 	.word	0xcccccccd

00400dcc <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400dcc:	b480      	push	{r7}
  400dce:	b087      	sub	sp, #28
  400dd0:	af00      	add	r7, sp, #0
  400dd2:	60f8      	str	r0, [r7, #12]
  400dd4:	60b9      	str	r1, [r7, #8]
  400dd6:	607a      	str	r2, [r7, #4]
  400dd8:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  400dda:	2300      	movs	r3, #0
  400ddc:	617b      	str	r3, [r7, #20]

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400dde:	68bb      	ldr	r3, [r7, #8]
  400de0:	2b00      	cmp	r3, #0
  400de2:	d024      	beq.n	400e2e <rtc_set_time_alarm+0x62>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400de4:	68fb      	ldr	r3, [r7, #12]
  400de6:	685b      	ldr	r3, [r3, #4]
  400de8:	f003 0301 	and.w	r3, r3, #1
  400dec:	2b00      	cmp	r3, #0
  400dee:	d009      	beq.n	400e04 <rtc_set_time_alarm+0x38>
			if (ul_hour > 12) {
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	2b0c      	cmp	r3, #12
  400df4:	d906      	bls.n	400e04 <rtc_set_time_alarm+0x38>
				ul_hour -= 12;
  400df6:	687b      	ldr	r3, [r7, #4]
  400df8:	3b0c      	subs	r3, #12
  400dfa:	607b      	str	r3, [r7, #4]
				ul_alarm |= RTC_TIMR_AMPM;
  400dfc:	697b      	ldr	r3, [r7, #20]
  400dfe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400e02:	617b      	str	r3, [r7, #20]
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400e04:	687b      	ldr	r3, [r7, #4]
  400e06:	4a2e      	ldr	r2, [pc, #184]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e08:	fba2 2303 	umull	r2, r3, r2, r3
  400e0c:	08db      	lsrs	r3, r3, #3
  400e0e:	0518      	lsls	r0, r3, #20
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400e10:	6879      	ldr	r1, [r7, #4]
  400e12:	4b2b      	ldr	r3, [pc, #172]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e14:	fba3 2301 	umull	r2, r3, r3, r1
  400e18:	08da      	lsrs	r2, r3, #3
  400e1a:	4613      	mov	r3, r2
  400e1c:	009b      	lsls	r3, r3, #2
  400e1e:	4413      	add	r3, r2
  400e20:	005b      	lsls	r3, r3, #1
  400e22:	1aca      	subs	r2, r1, r3
  400e24:	0413      	lsls	r3, r2, #16
				ul_hour -= 12;
				ul_alarm |= RTC_TIMR_AMPM;
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400e26:	4303      	orrs	r3, r0
  400e28:	697a      	ldr	r2, [r7, #20]
  400e2a:	4313      	orrs	r3, r2
  400e2c:	617b      	str	r3, [r7, #20]
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400e2e:	683b      	ldr	r3, [r7, #0]
  400e30:	2b00      	cmp	r3, #0
  400e32:	d014      	beq.n	400e5e <rtc_set_time_alarm+0x92>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400e34:	6a3b      	ldr	r3, [r7, #32]
  400e36:	4a22      	ldr	r2, [pc, #136]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e38:	fba2 2303 	umull	r2, r3, r2, r3
  400e3c:	08db      	lsrs	r3, r3, #3
  400e3e:	0318      	lsls	r0, r3, #12
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400e40:	6a39      	ldr	r1, [r7, #32]
  400e42:	4b1f      	ldr	r3, [pc, #124]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e44:	fba3 2301 	umull	r2, r3, r3, r1
  400e48:	08da      	lsrs	r2, r3, #3
  400e4a:	4613      	mov	r3, r2
  400e4c:	009b      	lsls	r3, r3, #2
  400e4e:	4413      	add	r3, r2
  400e50:	005b      	lsls	r3, r3, #1
  400e52:	1aca      	subs	r2, r1, r3
  400e54:	0213      	lsls	r3, r2, #8
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400e56:	4303      	orrs	r3, r0
  400e58:	697a      	ldr	r2, [r7, #20]
  400e5a:	4313      	orrs	r3, r2
  400e5c:	617b      	str	r3, [r7, #20]
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e60:	2b00      	cmp	r3, #0
  400e62:	d014      	beq.n	400e8e <rtc_set_time_alarm+0xc2>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e66:	4a16      	ldr	r2, [pc, #88]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e68:	fba2 2303 	umull	r2, r3, r2, r3
  400e6c:	08db      	lsrs	r3, r3, #3
  400e6e:	0118      	lsls	r0, r3, #4
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400e70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  400e72:	4b13      	ldr	r3, [pc, #76]	; (400ec0 <rtc_set_time_alarm+0xf4>)
  400e74:	fba3 2301 	umull	r2, r3, r3, r1
  400e78:	08da      	lsrs	r2, r3, #3
  400e7a:	4613      	mov	r3, r2
  400e7c:	009b      	lsls	r3, r3, #2
  400e7e:	4413      	add	r3, r2
  400e80:	005b      	lsls	r3, r3, #1
  400e82:	1aca      	subs	r2, r1, r3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400e84:	ea40 0302 	orr.w	r3, r0, r2
  400e88:	697a      	ldr	r2, [r7, #20]
  400e8a:	4313      	orrs	r3, r2
  400e8c:	617b      	str	r3, [r7, #20]
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400e8e:	68fb      	ldr	r3, [r7, #12]
  400e90:	691a      	ldr	r2, [r3, #16]
  400e92:	4b0c      	ldr	r3, [pc, #48]	; (400ec4 <rtc_set_time_alarm+0xf8>)
  400e94:	4013      	ands	r3, r2
  400e96:	68fa      	ldr	r2, [r7, #12]
  400e98:	6113      	str	r3, [r2, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400e9a:	68fb      	ldr	r3, [r7, #12]
  400e9c:	697a      	ldr	r2, [r7, #20]
  400e9e:	611a      	str	r2, [r3, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400ea0:	68fb      	ldr	r3, [r7, #12]
  400ea2:	691a      	ldr	r2, [r3, #16]
  400ea4:	4b08      	ldr	r3, [pc, #32]	; (400ec8 <rtc_set_time_alarm+0xfc>)
  400ea6:	4313      	orrs	r3, r2
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	6113      	str	r3, [r2, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  400eac:	68fb      	ldr	r3, [r7, #12]
  400eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400eb0:	f003 0304 	and.w	r3, r3, #4
}
  400eb4:	4618      	mov	r0, r3
  400eb6:	371c      	adds	r7, #28
  400eb8:	46bd      	mov	sp, r7
  400eba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ebe:	4770      	bx	lr
  400ec0:	cccccccd 	.word	0xcccccccd
  400ec4:	ff7f7f7f 	.word	0xff7f7f7f
  400ec8:	00808080 	.word	0x00808080

00400ecc <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400ecc:	b480      	push	{r7}
  400ece:	b087      	sub	sp, #28
  400ed0:	af00      	add	r7, sp, #0
  400ed2:	60f8      	str	r0, [r7, #12]
  400ed4:	60b9      	str	r1, [r7, #8]
  400ed6:	607a      	str	r2, [r7, #4]
  400ed8:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  400eda:	2300      	movs	r3, #0
  400edc:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400ede:	68bb      	ldr	r3, [r7, #8]
  400ee0:	4a46      	ldr	r2, [pc, #280]	; (400ffc <rtc_set_date+0x130>)
  400ee2:	fba2 2303 	umull	r2, r3, r2, r3
  400ee6:	099b      	lsrs	r3, r3, #6
  400ee8:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400eea:	68bb      	ldr	r3, [r7, #8]
  400eec:	4a44      	ldr	r2, [pc, #272]	; (401000 <rtc_set_date+0x134>)
  400eee:	fba2 2303 	umull	r2, r3, r2, r3
  400ef2:	0959      	lsrs	r1, r3, #5
  400ef4:	4b43      	ldr	r3, [pc, #268]	; (401004 <rtc_set_date+0x138>)
  400ef6:	fba3 2301 	umull	r2, r3, r3, r1
  400efa:	08da      	lsrs	r2, r3, #3
  400efc:	4613      	mov	r3, r2
  400efe:	009b      	lsls	r3, r3, #2
  400f00:	4413      	add	r3, r2
  400f02:	005b      	lsls	r3, r3, #1
  400f04:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  400f06:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400f0a:	697a      	ldr	r2, [r7, #20]
  400f0c:	4313      	orrs	r3, r2
  400f0e:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400f10:	68bb      	ldr	r3, [r7, #8]
  400f12:	4a3c      	ldr	r2, [pc, #240]	; (401004 <rtc_set_date+0x138>)
  400f14:	fba2 2303 	umull	r2, r3, r2, r3
  400f18:	08d9      	lsrs	r1, r3, #3
  400f1a:	4b3a      	ldr	r3, [pc, #232]	; (401004 <rtc_set_date+0x138>)
  400f1c:	fba3 2301 	umull	r2, r3, r3, r1
  400f20:	08da      	lsrs	r2, r3, #3
  400f22:	4613      	mov	r3, r2
  400f24:	009b      	lsls	r3, r3, #2
  400f26:	4413      	add	r3, r2
  400f28:	005b      	lsls	r3, r3, #1
  400f2a:	1aca      	subs	r2, r1, r3
  400f2c:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400f2e:	68b9      	ldr	r1, [r7, #8]
  400f30:	4b34      	ldr	r3, [pc, #208]	; (401004 <rtc_set_date+0x138>)
  400f32:	fba3 2301 	umull	r2, r3, r3, r1
  400f36:	08da      	lsrs	r2, r3, #3
  400f38:	4613      	mov	r3, r2
  400f3a:	009b      	lsls	r3, r3, #2
  400f3c:	4413      	add	r3, r2
  400f3e:	005b      	lsls	r3, r3, #1
  400f40:	1aca      	subs	r2, r1, r3
  400f42:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  400f44:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400f46:	697a      	ldr	r2, [r7, #20]
  400f48:	4313      	orrs	r3, r2
  400f4a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400f4c:	687b      	ldr	r3, [r7, #4]
  400f4e:	4a2d      	ldr	r2, [pc, #180]	; (401004 <rtc_set_date+0x138>)
  400f50:	fba2 2303 	umull	r2, r3, r2, r3
  400f54:	08db      	lsrs	r3, r3, #3
  400f56:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400f58:	6879      	ldr	r1, [r7, #4]
  400f5a:	4b2a      	ldr	r3, [pc, #168]	; (401004 <rtc_set_date+0x138>)
  400f5c:	fba3 2301 	umull	r2, r3, r3, r1
  400f60:	08da      	lsrs	r2, r3, #3
  400f62:	4613      	mov	r3, r2
  400f64:	009b      	lsls	r3, r3, #2
  400f66:	4413      	add	r3, r2
  400f68:	005b      	lsls	r3, r3, #1
  400f6a:	1aca      	subs	r2, r1, r3
  400f6c:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400f6e:	4303      	orrs	r3, r0
  400f70:	697a      	ldr	r2, [r7, #20]
  400f72:	4313      	orrs	r3, r2
  400f74:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400f76:	6a3b      	ldr	r3, [r7, #32]
  400f78:	055b      	lsls	r3, r3, #21
  400f7a:	697a      	ldr	r2, [r7, #20]
  400f7c:	4313      	orrs	r3, r2
  400f7e:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400f80:	683b      	ldr	r3, [r7, #0]
  400f82:	4a20      	ldr	r2, [pc, #128]	; (401004 <rtc_set_date+0x138>)
  400f84:	fba2 2303 	umull	r2, r3, r2, r3
  400f88:	08db      	lsrs	r3, r3, #3
  400f8a:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400f8c:	6839      	ldr	r1, [r7, #0]
  400f8e:	4b1d      	ldr	r3, [pc, #116]	; (401004 <rtc_set_date+0x138>)
  400f90:	fba3 2301 	umull	r2, r3, r3, r1
  400f94:	08da      	lsrs	r2, r3, #3
  400f96:	4613      	mov	r3, r2
  400f98:	009b      	lsls	r3, r3, #2
  400f9a:	4413      	add	r3, r2
  400f9c:	005b      	lsls	r3, r3, #1
  400f9e:	1aca      	subs	r2, r1, r3
  400fa0:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400fa2:	4303      	orrs	r3, r0
  400fa4:	697a      	ldr	r2, [r7, #20]
  400fa6:	4313      	orrs	r3, r2
  400fa8:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400faa:	68fb      	ldr	r3, [r7, #12]
  400fac:	681b      	ldr	r3, [r3, #0]
  400fae:	f043 0202 	orr.w	r2, r3, #2
  400fb2:	68fb      	ldr	r3, [r7, #12]
  400fb4:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400fb6:	bf00      	nop
  400fb8:	68fb      	ldr	r3, [r7, #12]
  400fba:	699b      	ldr	r3, [r3, #24]
  400fbc:	f003 0301 	and.w	r3, r3, #1
  400fc0:	2b00      	cmp	r3, #0
  400fc2:	d0f9      	beq.n	400fb8 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400fc4:	68fb      	ldr	r3, [r7, #12]
  400fc6:	2201      	movs	r2, #1
  400fc8:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  400fca:	68fb      	ldr	r3, [r7, #12]
  400fcc:	697a      	ldr	r2, [r7, #20]
  400fce:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400fd0:	68fb      	ldr	r3, [r7, #12]
  400fd2:	681b      	ldr	r3, [r3, #0]
  400fd4:	f023 0202 	bic.w	r2, r3, #2
  400fd8:	68fb      	ldr	r3, [r7, #12]
  400fda:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  400fdc:	68fb      	ldr	r3, [r7, #12]
  400fde:	69db      	ldr	r3, [r3, #28]
  400fe0:	f043 0204 	orr.w	r2, r3, #4
  400fe4:	68fb      	ldr	r3, [r7, #12]
  400fe6:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400fe8:	68fb      	ldr	r3, [r7, #12]
  400fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400fec:	f003 0302 	and.w	r3, r3, #2
}
  400ff0:	4618      	mov	r0, r3
  400ff2:	371c      	adds	r7, #28
  400ff4:	46bd      	mov	sp, r7
  400ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffa:	4770      	bx	lr
  400ffc:	10624dd3 	.word	0x10624dd3
  401000:	51eb851f 	.word	0x51eb851f
  401004:	cccccccd 	.word	0xcccccccd

00401008 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  401008:	b480      	push	{r7}
  40100a:	b087      	sub	sp, #28
  40100c:	af00      	add	r7, sp, #0
  40100e:	60f8      	str	r0, [r7, #12]
  401010:	60b9      	str	r1, [r7, #8]
  401012:	607a      	str	r2, [r7, #4]
  401014:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  401016:	2300      	movs	r3, #0
  401018:	617b      	str	r3, [r7, #20]

	/* Month alarm setting */
	if (ul_month_flag) {
  40101a:	68bb      	ldr	r3, [r7, #8]
  40101c:	2b00      	cmp	r3, #0
  40101e:	d014      	beq.n	40104a <rtc_set_date_alarm+0x42>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	4a22      	ldr	r2, [pc, #136]	; (4010ac <rtc_set_date_alarm+0xa4>)
  401024:	fba2 2303 	umull	r2, r3, r2, r3
  401028:	08db      	lsrs	r3, r3, #3
  40102a:	0518      	lsls	r0, r3, #20
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40102c:	6879      	ldr	r1, [r7, #4]
  40102e:	4b1f      	ldr	r3, [pc, #124]	; (4010ac <rtc_set_date_alarm+0xa4>)
  401030:	fba3 2301 	umull	r2, r3, r3, r1
  401034:	08da      	lsrs	r2, r3, #3
  401036:	4613      	mov	r3, r2
  401038:	009b      	lsls	r3, r3, #2
  40103a:	4413      	add	r3, r2
  40103c:	005b      	lsls	r3, r3, #1
  40103e:	1aca      	subs	r2, r1, r3
  401040:	0413      	lsls	r3, r2, #16
{
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401042:	4303      	orrs	r3, r0
  401044:	697a      	ldr	r2, [r7, #20]
  401046:	4313      	orrs	r3, r2
  401048:	617b      	str	r3, [r7, #20]
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40104a:	683b      	ldr	r3, [r7, #0]
  40104c:	2b00      	cmp	r3, #0
  40104e:	d014      	beq.n	40107a <rtc_set_date_alarm+0x72>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401050:	6a3b      	ldr	r3, [r7, #32]
  401052:	4a16      	ldr	r2, [pc, #88]	; (4010ac <rtc_set_date_alarm+0xa4>)
  401054:	fba2 2303 	umull	r2, r3, r2, r3
  401058:	08db      	lsrs	r3, r3, #3
  40105a:	0718      	lsls	r0, r3, #28
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40105c:	6a39      	ldr	r1, [r7, #32]
  40105e:	4b13      	ldr	r3, [pc, #76]	; (4010ac <rtc_set_date_alarm+0xa4>)
  401060:	fba3 2301 	umull	r2, r3, r3, r1
  401064:	08da      	lsrs	r2, r3, #3
  401066:	4613      	mov	r3, r2
  401068:	009b      	lsls	r3, r3, #2
  40106a:	4413      	add	r3, r2
  40106c:	005b      	lsls	r3, r3, #1
  40106e:	1aca      	subs	r2, r1, r3
  401070:	0613      	lsls	r3, r2, #24
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  401072:	4303      	orrs	r3, r0
  401074:	697a      	ldr	r2, [r7, #20]
  401076:	4313      	orrs	r3, r2
  401078:	617b      	str	r3, [r7, #20]
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40107a:	68fb      	ldr	r3, [r7, #12]
  40107c:	695a      	ldr	r2, [r3, #20]
  40107e:	4b0c      	ldr	r3, [pc, #48]	; (4010b0 <rtc_set_date_alarm+0xa8>)
  401080:	4013      	ands	r3, r2
  401082:	68fa      	ldr	r2, [r7, #12]
  401084:	6153      	str	r3, [r2, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  401086:	68fb      	ldr	r3, [r7, #12]
  401088:	697a      	ldr	r2, [r7, #20]
  40108a:	615a      	str	r2, [r3, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40108c:	68fb      	ldr	r3, [r7, #12]
  40108e:	695a      	ldr	r2, [r3, #20]
  401090:	4b08      	ldr	r3, [pc, #32]	; (4010b4 <rtc_set_date_alarm+0xac>)
  401092:	4313      	orrs	r3, r2
  401094:	68fa      	ldr	r2, [r7, #12]
  401096:	6153      	str	r3, [r2, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  401098:	68fb      	ldr	r3, [r7, #12]
  40109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40109c:	f003 0308 	and.w	r3, r3, #8
}
  4010a0:	4618      	mov	r0, r3
  4010a2:	371c      	adds	r7, #28
  4010a4:	46bd      	mov	sp, r7
  4010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010aa:	4770      	bx	lr
  4010ac:	cccccccd 	.word	0xcccccccd
  4010b0:	7f7fffff 	.word	0x7f7fffff
  4010b4:	80800000 	.word	0x80800000

004010b8 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b083      	sub	sp, #12
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4010c0:	687b      	ldr	r3, [r7, #4]
  4010c2:	699b      	ldr	r3, [r3, #24]
}
  4010c4:	4618      	mov	r0, r3
  4010c6:	370c      	adds	r7, #12
  4010c8:	46bd      	mov	sp, r7
  4010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ce:	4770      	bx	lr

004010d0 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4010d0:	b480      	push	{r7}
  4010d2:	b083      	sub	sp, #12
  4010d4:	af00      	add	r7, sp, #0
  4010d6:	6078      	str	r0, [r7, #4]
  4010d8:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4010da:	687b      	ldr	r3, [r7, #4]
  4010dc:	683a      	ldr	r2, [r7, #0]
  4010de:	61da      	str	r2, [r3, #28]
}
  4010e0:	bf00      	nop
  4010e2:	370c      	adds	r7, #12
  4010e4:	46bd      	mov	sp, r7
  4010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ea:	4770      	bx	lr

004010ec <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4010ec:	b480      	push	{r7}
  4010ee:	b087      	sub	sp, #28
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	60f8      	str	r0, [r7, #12]
  4010f4:	60b9      	str	r1, [r7, #8]
  4010f6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4010f8:	68fa      	ldr	r2, [r7, #12]
  4010fa:	68bb      	ldr	r3, [r7, #8]
  4010fc:	019b      	lsls	r3, r3, #6
  4010fe:	4413      	add	r3, r2
  401100:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401102:	697b      	ldr	r3, [r7, #20]
  401104:	2202      	movs	r2, #2
  401106:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401108:	697b      	ldr	r3, [r7, #20]
  40110a:	f04f 32ff 	mov.w	r2, #4294967295
  40110e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401110:	697b      	ldr	r3, [r7, #20]
  401112:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401114:	697b      	ldr	r3, [r7, #20]
  401116:	687a      	ldr	r2, [r7, #4]
  401118:	605a      	str	r2, [r3, #4]
}
  40111a:	bf00      	nop
  40111c:	371c      	adds	r7, #28
  40111e:	46bd      	mov	sp, r7
  401120:	f85d 7b04 	ldr.w	r7, [sp], #4
  401124:	4770      	bx	lr
  401126:	bf00      	nop

00401128 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401128:	b480      	push	{r7}
  40112a:	b083      	sub	sp, #12
  40112c:	af00      	add	r7, sp, #0
  40112e:	6078      	str	r0, [r7, #4]
  401130:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401132:	687a      	ldr	r2, [r7, #4]
  401134:	683b      	ldr	r3, [r7, #0]
  401136:	019b      	lsls	r3, r3, #6
  401138:	4413      	add	r3, r2
  40113a:	2205      	movs	r2, #5
  40113c:	601a      	str	r2, [r3, #0]
}
  40113e:	bf00      	nop
  401140:	370c      	adds	r7, #12
  401142:	46bd      	mov	sp, r7
  401144:	f85d 7b04 	ldr.w	r7, [sp], #4
  401148:	4770      	bx	lr
  40114a:	bf00      	nop

0040114c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40114c:	b480      	push	{r7}
  40114e:	b085      	sub	sp, #20
  401150:	af00      	add	r7, sp, #0
  401152:	60f8      	str	r0, [r7, #12]
  401154:	60b9      	str	r1, [r7, #8]
  401156:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401158:	68fa      	ldr	r2, [r7, #12]
  40115a:	68bb      	ldr	r3, [r7, #8]
  40115c:	019b      	lsls	r3, r3, #6
  40115e:	4413      	add	r3, r2
  401160:	331c      	adds	r3, #28
  401162:	687a      	ldr	r2, [r7, #4]
  401164:	601a      	str	r2, [r3, #0]
}
  401166:	bf00      	nop
  401168:	3714      	adds	r7, #20
  40116a:	46bd      	mov	sp, r7
  40116c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401170:	4770      	bx	lr
  401172:	bf00      	nop

00401174 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  401174:	b480      	push	{r7}
  401176:	b087      	sub	sp, #28
  401178:	af00      	add	r7, sp, #0
  40117a:	60f8      	str	r0, [r7, #12]
  40117c:	60b9      	str	r1, [r7, #8]
  40117e:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401180:	68fa      	ldr	r2, [r7, #12]
  401182:	68bb      	ldr	r3, [r7, #8]
  401184:	019b      	lsls	r3, r3, #6
  401186:	4413      	add	r3, r2
  401188:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40118a:	697b      	ldr	r3, [r7, #20]
  40118c:	687a      	ldr	r2, [r7, #4]
  40118e:	625a      	str	r2, [r3, #36]	; 0x24
}
  401190:	bf00      	nop
  401192:	371c      	adds	r7, #28
  401194:	46bd      	mov	sp, r7
  401196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119a:	4770      	bx	lr

0040119c <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40119c:	b480      	push	{r7}
  40119e:	b085      	sub	sp, #20
  4011a0:	af00      	add	r7, sp, #0
  4011a2:	6078      	str	r0, [r7, #4]
  4011a4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4011a6:	687a      	ldr	r2, [r7, #4]
  4011a8:	683b      	ldr	r3, [r7, #0]
  4011aa:	019b      	lsls	r3, r3, #6
  4011ac:	4413      	add	r3, r2
  4011ae:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4011b0:	68fb      	ldr	r3, [r7, #12]
  4011b2:	6a1b      	ldr	r3, [r3, #32]
}
  4011b4:	4618      	mov	r0, r3
  4011b6:	3714      	adds	r7, #20
  4011b8:	46bd      	mov	sp, r7
  4011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011be:	4770      	bx	lr

004011c0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4011c0:	b480      	push	{r7}
  4011c2:	b08d      	sub	sp, #52	; 0x34
  4011c4:	af00      	add	r7, sp, #0
  4011c6:	60f8      	str	r0, [r7, #12]
  4011c8:	60b9      	str	r1, [r7, #8]
  4011ca:	607a      	str	r2, [r7, #4]
  4011cc:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4011ce:	2302      	movs	r3, #2
  4011d0:	613b      	str	r3, [r7, #16]
  4011d2:	2308      	movs	r3, #8
  4011d4:	617b      	str	r3, [r7, #20]
  4011d6:	2320      	movs	r3, #32
  4011d8:	61bb      	str	r3, [r7, #24]
  4011da:	2380      	movs	r3, #128	; 0x80
  4011dc:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4011de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4011e0:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4011e2:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4011e4:	2300      	movs	r3, #0
  4011e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4011e8:	e01a      	b.n	401220 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4011ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4011ec:	009b      	lsls	r3, r3, #2
  4011ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4011f2:	4413      	add	r3, r2
  4011f4:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4011f8:	68ba      	ldr	r2, [r7, #8]
  4011fa:	fbb2 f3f3 	udiv	r3, r2, r3
  4011fe:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401200:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401202:	0c1b      	lsrs	r3, r3, #16
  401204:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401206:	68fa      	ldr	r2, [r7, #12]
  401208:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40120a:	429a      	cmp	r2, r3
  40120c:	d901      	bls.n	401212 <tc_find_mck_divisor+0x52>
			return 0;
  40120e:	2300      	movs	r3, #0
  401210:	e023      	b.n	40125a <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401212:	68fa      	ldr	r2, [r7, #12]
  401214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401216:	429a      	cmp	r2, r3
  401218:	d206      	bcs.n	401228 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  40121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40121c:	3301      	adds	r3, #1
  40121e:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401222:	2b04      	cmp	r3, #4
  401224:	d9e1      	bls.n	4011ea <tc_find_mck_divisor+0x2a>
  401226:	e000      	b.n	40122a <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  401228:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40122c:	2b04      	cmp	r3, #4
  40122e:	d901      	bls.n	401234 <tc_find_mck_divisor+0x74>
		return 0;
  401230:	2300      	movs	r3, #0
  401232:	e012      	b.n	40125a <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401234:	687b      	ldr	r3, [r7, #4]
  401236:	2b00      	cmp	r3, #0
  401238:	d008      	beq.n	40124c <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40123a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40123c:	009b      	lsls	r3, r3, #2
  40123e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401242:	4413      	add	r3, r2
  401244:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401248:	687b      	ldr	r3, [r7, #4]
  40124a:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40124c:	683b      	ldr	r3, [r7, #0]
  40124e:	2b00      	cmp	r3, #0
  401250:	d002      	beq.n	401258 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401252:	683b      	ldr	r3, [r7, #0]
  401254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401256:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401258:	2301      	movs	r3, #1
}
  40125a:	4618      	mov	r0, r3
  40125c:	3734      	adds	r7, #52	; 0x34
  40125e:	46bd      	mov	sp, r7
  401260:	f85d 7b04 	ldr.w	r7, [sp], #4
  401264:	4770      	bx	lr
  401266:	bf00      	nop

00401268 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401268:	b480      	push	{r7}
  40126a:	b083      	sub	sp, #12
  40126c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40126e:	f3ef 8310 	mrs	r3, PRIMASK
  401272:	607b      	str	r3, [r7, #4]
  return(result);
  401274:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401276:	2b00      	cmp	r3, #0
  401278:	bf0c      	ite	eq
  40127a:	2301      	moveq	r3, #1
  40127c:	2300      	movne	r3, #0
  40127e:	b2db      	uxtb	r3, r3
  401280:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401282:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401284:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401288:	4b04      	ldr	r3, [pc, #16]	; (40129c <cpu_irq_save+0x34>)
  40128a:	2200      	movs	r2, #0
  40128c:	701a      	strb	r2, [r3, #0]
	return flags;
  40128e:	683b      	ldr	r3, [r7, #0]
}
  401290:	4618      	mov	r0, r3
  401292:	370c      	adds	r7, #12
  401294:	46bd      	mov	sp, r7
  401296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40129a:	4770      	bx	lr
  40129c:	20400000 	.word	0x20400000

004012a0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4012a0:	b480      	push	{r7}
  4012a2:	b083      	sub	sp, #12
  4012a4:	af00      	add	r7, sp, #0
  4012a6:	6078      	str	r0, [r7, #4]
	return (flags);
  4012a8:	687b      	ldr	r3, [r7, #4]
  4012aa:	2b00      	cmp	r3, #0
  4012ac:	bf14      	ite	ne
  4012ae:	2301      	movne	r3, #1
  4012b0:	2300      	moveq	r3, #0
  4012b2:	b2db      	uxtb	r3, r3
}
  4012b4:	4618      	mov	r0, r3
  4012b6:	370c      	adds	r7, #12
  4012b8:	46bd      	mov	sp, r7
  4012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012be:	4770      	bx	lr

004012c0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4012c0:	b580      	push	{r7, lr}
  4012c2:	b082      	sub	sp, #8
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012c8:	6878      	ldr	r0, [r7, #4]
  4012ca:	4b07      	ldr	r3, [pc, #28]	; (4012e8 <cpu_irq_restore+0x28>)
  4012cc:	4798      	blx	r3
  4012ce:	4603      	mov	r3, r0
  4012d0:	2b00      	cmp	r3, #0
  4012d2:	d005      	beq.n	4012e0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012d4:	4b05      	ldr	r3, [pc, #20]	; (4012ec <cpu_irq_restore+0x2c>)
  4012d6:	2201      	movs	r2, #1
  4012d8:	701a      	strb	r2, [r3, #0]
  4012da:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4012de:	b662      	cpsie	i
}
  4012e0:	bf00      	nop
  4012e2:	3708      	adds	r7, #8
  4012e4:	46bd      	mov	sp, r7
  4012e6:	bd80      	pop	{r7, pc}
  4012e8:	004012a1 	.word	0x004012a1
  4012ec:	20400000 	.word	0x20400000

004012f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	b084      	sub	sp, #16
  4012f4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4012f6:	4b1e      	ldr	r3, [pc, #120]	; (401370 <Reset_Handler+0x80>)
  4012f8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4012fa:	4b1e      	ldr	r3, [pc, #120]	; (401374 <Reset_Handler+0x84>)
  4012fc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4012fe:	68fa      	ldr	r2, [r7, #12]
  401300:	68bb      	ldr	r3, [r7, #8]
  401302:	429a      	cmp	r2, r3
  401304:	d00c      	beq.n	401320 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401306:	e007      	b.n	401318 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401308:	68bb      	ldr	r3, [r7, #8]
  40130a:	1d1a      	adds	r2, r3, #4
  40130c:	60ba      	str	r2, [r7, #8]
  40130e:	68fa      	ldr	r2, [r7, #12]
  401310:	1d11      	adds	r1, r2, #4
  401312:	60f9      	str	r1, [r7, #12]
  401314:	6812      	ldr	r2, [r2, #0]
  401316:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  401318:	68bb      	ldr	r3, [r7, #8]
  40131a:	4a17      	ldr	r2, [pc, #92]	; (401378 <Reset_Handler+0x88>)
  40131c:	4293      	cmp	r3, r2
  40131e:	d3f3      	bcc.n	401308 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401320:	4b16      	ldr	r3, [pc, #88]	; (40137c <Reset_Handler+0x8c>)
  401322:	60bb      	str	r3, [r7, #8]
  401324:	e004      	b.n	401330 <Reset_Handler+0x40>
                *pDest++ = 0;
  401326:	68bb      	ldr	r3, [r7, #8]
  401328:	1d1a      	adds	r2, r3, #4
  40132a:	60ba      	str	r2, [r7, #8]
  40132c:	2200      	movs	r2, #0
  40132e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401330:	68bb      	ldr	r3, [r7, #8]
  401332:	4a13      	ldr	r2, [pc, #76]	; (401380 <Reset_Handler+0x90>)
  401334:	4293      	cmp	r3, r2
  401336:	d3f6      	bcc.n	401326 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401338:	4b12      	ldr	r3, [pc, #72]	; (401384 <Reset_Handler+0x94>)
  40133a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40133c:	4a12      	ldr	r2, [pc, #72]	; (401388 <Reset_Handler+0x98>)
  40133e:	68fb      	ldr	r3, [r7, #12]
  401340:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401344:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401346:	4b11      	ldr	r3, [pc, #68]	; (40138c <Reset_Handler+0x9c>)
  401348:	4798      	blx	r3
  40134a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40134c:	4a10      	ldr	r2, [pc, #64]	; (401390 <Reset_Handler+0xa0>)
  40134e:	4b10      	ldr	r3, [pc, #64]	; (401390 <Reset_Handler+0xa0>)
  401350:	681b      	ldr	r3, [r3, #0]
  401352:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401356:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401358:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40135c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401360:	6878      	ldr	r0, [r7, #4]
  401362:	4b0c      	ldr	r3, [pc, #48]	; (401394 <Reset_Handler+0xa4>)
  401364:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401366:	4b0c      	ldr	r3, [pc, #48]	; (401398 <Reset_Handler+0xa8>)
  401368:	4798      	blx	r3

        /* Branch to main function */
        main();
  40136a:	4b0c      	ldr	r3, [pc, #48]	; (40139c <Reset_Handler+0xac>)
  40136c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40136e:	e7fe      	b.n	40136e <Reset_Handler+0x7e>
  401370:	00401bc4 	.word	0x00401bc4
  401374:	20400000 	.word	0x20400000
  401378:	20400438 	.word	0x20400438
  40137c:	20400438 	.word	0x20400438
  401380:	204004c8 	.word	0x204004c8
  401384:	00400000 	.word	0x00400000
  401388:	e000ed00 	.word	0xe000ed00
  40138c:	00401269 	.word	0x00401269
  401390:	e000ed88 	.word	0xe000ed88
  401394:	004012c1 	.word	0x004012c1
  401398:	00401a5d 	.word	0x00401a5d
  40139c:	004019e9 	.word	0x004019e9

004013a0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013a0:	b480      	push	{r7}
  4013a2:	af00      	add	r7, sp, #0
        while (1) {
        }
  4013a4:	e7fe      	b.n	4013a4 <Dummy_Handler+0x4>
  4013a6:	bf00      	nop

004013a8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4013a8:	b480      	push	{r7}
  4013aa:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013ac:	4b52      	ldr	r3, [pc, #328]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4013ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013b0:	f003 0303 	and.w	r3, r3, #3
  4013b4:	2b01      	cmp	r3, #1
  4013b6:	d014      	beq.n	4013e2 <SystemCoreClockUpdate+0x3a>
  4013b8:	2b01      	cmp	r3, #1
  4013ba:	d302      	bcc.n	4013c2 <SystemCoreClockUpdate+0x1a>
  4013bc:	2b02      	cmp	r3, #2
  4013be:	d038      	beq.n	401432 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4013c0:	e07a      	b.n	4014b8 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013c2:	4b4e      	ldr	r3, [pc, #312]	; (4014fc <SystemCoreClockUpdate+0x154>)
  4013c4:	695b      	ldr	r3, [r3, #20]
  4013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013ca:	2b00      	cmp	r3, #0
  4013cc:	d004      	beq.n	4013d8 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013ce:	4b4c      	ldr	r3, [pc, #304]	; (401500 <SystemCoreClockUpdate+0x158>)
  4013d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013d4:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  4013d6:	e06f      	b.n	4014b8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013d8:	4b49      	ldr	r3, [pc, #292]	; (401500 <SystemCoreClockUpdate+0x158>)
  4013da:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013de:	601a      	str	r2, [r3, #0]
      }
    break;
  4013e0:	e06a      	b.n	4014b8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e2:	4b45      	ldr	r3, [pc, #276]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4013e4:	6a1b      	ldr	r3, [r3, #32]
  4013e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013ea:	2b00      	cmp	r3, #0
  4013ec:	d003      	beq.n	4013f6 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ee:	4b44      	ldr	r3, [pc, #272]	; (401500 <SystemCoreClockUpdate+0x158>)
  4013f0:	4a44      	ldr	r2, [pc, #272]	; (401504 <SystemCoreClockUpdate+0x15c>)
  4013f2:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  4013f4:	e060      	b.n	4014b8 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013f6:	4b42      	ldr	r3, [pc, #264]	; (401500 <SystemCoreClockUpdate+0x158>)
  4013f8:	4a43      	ldr	r2, [pc, #268]	; (401508 <SystemCoreClockUpdate+0x160>)
  4013fa:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013fc:	4b3e      	ldr	r3, [pc, #248]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4013fe:	6a1b      	ldr	r3, [r3, #32]
  401400:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401404:	2b10      	cmp	r3, #16
  401406:	d004      	beq.n	401412 <SystemCoreClockUpdate+0x6a>
  401408:	2b20      	cmp	r3, #32
  40140a:	d008      	beq.n	40141e <SystemCoreClockUpdate+0x76>
  40140c:	2b00      	cmp	r3, #0
  40140e:	d00e      	beq.n	40142e <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401410:	e00e      	b.n	401430 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401412:	4b3b      	ldr	r3, [pc, #236]	; (401500 <SystemCoreClockUpdate+0x158>)
  401414:	681b      	ldr	r3, [r3, #0]
  401416:	005b      	lsls	r3, r3, #1
  401418:	4a39      	ldr	r2, [pc, #228]	; (401500 <SystemCoreClockUpdate+0x158>)
  40141a:	6013      	str	r3, [r2, #0]
          break;
  40141c:	e008      	b.n	401430 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40141e:	4b38      	ldr	r3, [pc, #224]	; (401500 <SystemCoreClockUpdate+0x158>)
  401420:	681a      	ldr	r2, [r3, #0]
  401422:	4613      	mov	r3, r2
  401424:	005b      	lsls	r3, r3, #1
  401426:	4413      	add	r3, r2
  401428:	4a35      	ldr	r2, [pc, #212]	; (401500 <SystemCoreClockUpdate+0x158>)
  40142a:	6013      	str	r3, [r2, #0]
          break;
  40142c:	e000      	b.n	401430 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40142e:	bf00      	nop

          default:
          break;
        }
      }
    break;
  401430:	e042      	b.n	4014b8 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401432:	4b31      	ldr	r3, [pc, #196]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  401434:	6a1b      	ldr	r3, [r3, #32]
  401436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40143a:	2b00      	cmp	r3, #0
  40143c:	d003      	beq.n	401446 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40143e:	4b30      	ldr	r3, [pc, #192]	; (401500 <SystemCoreClockUpdate+0x158>)
  401440:	4a30      	ldr	r2, [pc, #192]	; (401504 <SystemCoreClockUpdate+0x15c>)
  401442:	601a      	str	r2, [r3, #0]
  401444:	e01c      	b.n	401480 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401446:	4b2e      	ldr	r3, [pc, #184]	; (401500 <SystemCoreClockUpdate+0x158>)
  401448:	4a2f      	ldr	r2, [pc, #188]	; (401508 <SystemCoreClockUpdate+0x160>)
  40144a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40144c:	4b2a      	ldr	r3, [pc, #168]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  40144e:	6a1b      	ldr	r3, [r3, #32]
  401450:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401454:	2b10      	cmp	r3, #16
  401456:	d004      	beq.n	401462 <SystemCoreClockUpdate+0xba>
  401458:	2b20      	cmp	r3, #32
  40145a:	d008      	beq.n	40146e <SystemCoreClockUpdate+0xc6>
  40145c:	2b00      	cmp	r3, #0
  40145e:	d00e      	beq.n	40147e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401460:	e00e      	b.n	401480 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401462:	4b27      	ldr	r3, [pc, #156]	; (401500 <SystemCoreClockUpdate+0x158>)
  401464:	681b      	ldr	r3, [r3, #0]
  401466:	005b      	lsls	r3, r3, #1
  401468:	4a25      	ldr	r2, [pc, #148]	; (401500 <SystemCoreClockUpdate+0x158>)
  40146a:	6013      	str	r3, [r2, #0]
          break;
  40146c:	e008      	b.n	401480 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40146e:	4b24      	ldr	r3, [pc, #144]	; (401500 <SystemCoreClockUpdate+0x158>)
  401470:	681a      	ldr	r2, [r3, #0]
  401472:	4613      	mov	r3, r2
  401474:	005b      	lsls	r3, r3, #1
  401476:	4413      	add	r3, r2
  401478:	4a21      	ldr	r2, [pc, #132]	; (401500 <SystemCoreClockUpdate+0x158>)
  40147a:	6013      	str	r3, [r2, #0]
          break;
  40147c:	e000      	b.n	401480 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40147e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401480:	4b1d      	ldr	r3, [pc, #116]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  401482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401484:	f003 0303 	and.w	r3, r3, #3
  401488:	2b02      	cmp	r3, #2
  40148a:	d114      	bne.n	4014b6 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40148c:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  40148e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401490:	4b1e      	ldr	r3, [pc, #120]	; (40150c <SystemCoreClockUpdate+0x164>)
  401492:	4013      	ands	r3, r2
  401494:	0c1b      	lsrs	r3, r3, #16
  401496:	3301      	adds	r3, #1
  401498:	4a19      	ldr	r2, [pc, #100]	; (401500 <SystemCoreClockUpdate+0x158>)
  40149a:	6812      	ldr	r2, [r2, #0]
  40149c:	fb02 f303 	mul.w	r3, r2, r3
  4014a0:	4a17      	ldr	r2, [pc, #92]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014a2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014a4:	4b14      	ldr	r3, [pc, #80]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4014a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014a8:	b2db      	uxtb	r3, r3
  4014aa:	4a15      	ldr	r2, [pc, #84]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014ac:	6812      	ldr	r2, [r2, #0]
  4014ae:	fbb2 f3f3 	udiv	r3, r2, r3
  4014b2:	4a13      	ldr	r2, [pc, #76]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014b4:	6013      	str	r3, [r2, #0]
      }
    break;
  4014b6:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014b8:	4b0f      	ldr	r3, [pc, #60]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4014ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c0:	2b70      	cmp	r3, #112	; 0x70
  4014c2:	d108      	bne.n	4014d6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014c4:	4b0e      	ldr	r3, [pc, #56]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014c6:	681b      	ldr	r3, [r3, #0]
  4014c8:	4a11      	ldr	r2, [pc, #68]	; (401510 <SystemCoreClockUpdate+0x168>)
  4014ca:	fba2 2303 	umull	r2, r3, r2, r3
  4014ce:	085b      	lsrs	r3, r3, #1
  4014d0:	4a0b      	ldr	r2, [pc, #44]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014d2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014d4:	e00a      	b.n	4014ec <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014d6:	4b08      	ldr	r3, [pc, #32]	; (4014f8 <SystemCoreClockUpdate+0x150>)
  4014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014de:	091b      	lsrs	r3, r3, #4
  4014e0:	4a07      	ldr	r2, [pc, #28]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014e2:	6812      	ldr	r2, [r2, #0]
  4014e4:	fa22 f303 	lsr.w	r3, r2, r3
  4014e8:	4a05      	ldr	r2, [pc, #20]	; (401500 <SystemCoreClockUpdate+0x158>)
  4014ea:	6013      	str	r3, [r2, #0]
  }
}
  4014ec:	bf00      	nop
  4014ee:	46bd      	mov	sp, r7
  4014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	400e0600 	.word	0x400e0600
  4014fc:	400e1810 	.word	0x400e1810
  401500:	20400004 	.word	0x20400004
  401504:	00b71b00 	.word	0x00b71b00
  401508:	003d0900 	.word	0x003d0900
  40150c:	07ff0000 	.word	0x07ff0000
  401510:	aaaaaaab 	.word	0xaaaaaaab

00401514 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401514:	b480      	push	{r7}
  401516:	b083      	sub	sp, #12
  401518:	af00      	add	r7, sp, #0
  40151a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40151c:	687b      	ldr	r3, [r7, #4]
  40151e:	4a19      	ldr	r2, [pc, #100]	; (401584 <system_init_flash+0x70>)
  401520:	4293      	cmp	r3, r2
  401522:	d804      	bhi.n	40152e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401524:	4b18      	ldr	r3, [pc, #96]	; (401588 <system_init_flash+0x74>)
  401526:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40152a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40152c:	e023      	b.n	401576 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40152e:	687b      	ldr	r3, [r7, #4]
  401530:	4a16      	ldr	r2, [pc, #88]	; (40158c <system_init_flash+0x78>)
  401532:	4293      	cmp	r3, r2
  401534:	d803      	bhi.n	40153e <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401536:	4b14      	ldr	r3, [pc, #80]	; (401588 <system_init_flash+0x74>)
  401538:	4a15      	ldr	r2, [pc, #84]	; (401590 <system_init_flash+0x7c>)
  40153a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40153c:	e01b      	b.n	401576 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40153e:	687b      	ldr	r3, [r7, #4]
  401540:	4a14      	ldr	r2, [pc, #80]	; (401594 <system_init_flash+0x80>)
  401542:	4293      	cmp	r3, r2
  401544:	d803      	bhi.n	40154e <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401546:	4b10      	ldr	r3, [pc, #64]	; (401588 <system_init_flash+0x74>)
  401548:	4a13      	ldr	r2, [pc, #76]	; (401598 <system_init_flash+0x84>)
  40154a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40154c:	e013      	b.n	401576 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40154e:	687b      	ldr	r3, [r7, #4]
  401550:	4a12      	ldr	r2, [pc, #72]	; (40159c <system_init_flash+0x88>)
  401552:	4293      	cmp	r3, r2
  401554:	d803      	bhi.n	40155e <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401556:	4b0c      	ldr	r3, [pc, #48]	; (401588 <system_init_flash+0x74>)
  401558:	4a11      	ldr	r2, [pc, #68]	; (4015a0 <system_init_flash+0x8c>)
  40155a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40155c:	e00b      	b.n	401576 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40155e:	687b      	ldr	r3, [r7, #4]
  401560:	4a10      	ldr	r2, [pc, #64]	; (4015a4 <system_init_flash+0x90>)
  401562:	4293      	cmp	r3, r2
  401564:	d804      	bhi.n	401570 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401566:	4b08      	ldr	r3, [pc, #32]	; (401588 <system_init_flash+0x74>)
  401568:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40156c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40156e:	e002      	b.n	401576 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401570:	4b05      	ldr	r3, [pc, #20]	; (401588 <system_init_flash+0x74>)
  401572:	4a0d      	ldr	r2, [pc, #52]	; (4015a8 <system_init_flash+0x94>)
  401574:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401576:	bf00      	nop
  401578:	370c      	adds	r7, #12
  40157a:	46bd      	mov	sp, r7
  40157c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401580:	4770      	bx	lr
  401582:	bf00      	nop
  401584:	01312cff 	.word	0x01312cff
  401588:	400e0c00 	.word	0x400e0c00
  40158c:	026259ff 	.word	0x026259ff
  401590:	04000100 	.word	0x04000100
  401594:	039386ff 	.word	0x039386ff
  401598:	04000200 	.word	0x04000200
  40159c:	04c4b3ff 	.word	0x04c4b3ff
  4015a0:	04000300 	.word	0x04000300
  4015a4:	05f5e0ff 	.word	0x05f5e0ff
  4015a8:	04000500 	.word	0x04000500

004015ac <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b083      	sub	sp, #12
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	4603      	mov	r3, r0
  4015b4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015b6:	4909      	ldr	r1, [pc, #36]	; (4015dc <NVIC_EnableIRQ+0x30>)
  4015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015bc:	095b      	lsrs	r3, r3, #5
  4015be:	79fa      	ldrb	r2, [r7, #7]
  4015c0:	f002 021f 	and.w	r2, r2, #31
  4015c4:	2001      	movs	r0, #1
  4015c6:	fa00 f202 	lsl.w	r2, r0, r2
  4015ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015ce:	bf00      	nop
  4015d0:	370c      	adds	r7, #12
  4015d2:	46bd      	mov	sp, r7
  4015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	e000e100 	.word	0xe000e100

004015e0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4015e0:	b480      	push	{r7}
  4015e2:	b083      	sub	sp, #12
  4015e4:	af00      	add	r7, sp, #0
  4015e6:	4603      	mov	r3, r0
  4015e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4015ea:	4909      	ldr	r1, [pc, #36]	; (401610 <NVIC_DisableIRQ+0x30>)
  4015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015f0:	095b      	lsrs	r3, r3, #5
  4015f2:	79fa      	ldrb	r2, [r7, #7]
  4015f4:	f002 021f 	and.w	r2, r2, #31
  4015f8:	2001      	movs	r0, #1
  4015fa:	fa00 f202 	lsl.w	r2, r0, r2
  4015fe:	3320      	adds	r3, #32
  401600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401604:	bf00      	nop
  401606:	370c      	adds	r7, #12
  401608:	46bd      	mov	sp, r7
  40160a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40160e:	4770      	bx	lr
  401610:	e000e100 	.word	0xe000e100

00401614 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	4603      	mov	r3, r0
  40161c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40161e:	4909      	ldr	r1, [pc, #36]	; (401644 <NVIC_ClearPendingIRQ+0x30>)
  401620:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401624:	095b      	lsrs	r3, r3, #5
  401626:	79fa      	ldrb	r2, [r7, #7]
  401628:	f002 021f 	and.w	r2, r2, #31
  40162c:	2001      	movs	r0, #1
  40162e:	fa00 f202 	lsl.w	r2, r0, r2
  401632:	3360      	adds	r3, #96	; 0x60
  401634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401638:	bf00      	nop
  40163a:	370c      	adds	r7, #12
  40163c:	46bd      	mov	sp, r7
  40163e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401642:	4770      	bx	lr
  401644:	e000e100 	.word	0xe000e100

00401648 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401648:	b480      	push	{r7}
  40164a:	b083      	sub	sp, #12
  40164c:	af00      	add	r7, sp, #0
  40164e:	4603      	mov	r3, r0
  401650:	6039      	str	r1, [r7, #0]
  401652:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401654:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401658:	2b00      	cmp	r3, #0
  40165a:	da0b      	bge.n	401674 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40165c:	490d      	ldr	r1, [pc, #52]	; (401694 <NVIC_SetPriority+0x4c>)
  40165e:	79fb      	ldrb	r3, [r7, #7]
  401660:	f003 030f 	and.w	r3, r3, #15
  401664:	3b04      	subs	r3, #4
  401666:	683a      	ldr	r2, [r7, #0]
  401668:	b2d2      	uxtb	r2, r2
  40166a:	0152      	lsls	r2, r2, #5
  40166c:	b2d2      	uxtb	r2, r2
  40166e:	440b      	add	r3, r1
  401670:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401672:	e009      	b.n	401688 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401674:	4908      	ldr	r1, [pc, #32]	; (401698 <NVIC_SetPriority+0x50>)
  401676:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40167a:	683a      	ldr	r2, [r7, #0]
  40167c:	b2d2      	uxtb	r2, r2
  40167e:	0152      	lsls	r2, r2, #5
  401680:	b2d2      	uxtb	r2, r2
  401682:	440b      	add	r3, r1
  401684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401688:	bf00      	nop
  40168a:	370c      	adds	r7, #12
  40168c:	46bd      	mov	sp, r7
  40168e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401692:	4770      	bx	lr
  401694:	e000ed00 	.word	0xe000ed00
  401698:	e000e100 	.word	0xe000e100

0040169c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40169c:	b480      	push	{r7}
  40169e:	b083      	sub	sp, #12
  4016a0:	af00      	add	r7, sp, #0
  4016a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	2b07      	cmp	r3, #7
  4016a8:	d825      	bhi.n	4016f6 <osc_get_rate+0x5a>
  4016aa:	a201      	add	r2, pc, #4	; (adr r2, 4016b0 <osc_get_rate+0x14>)
  4016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016b0:	004016d1 	.word	0x004016d1
  4016b4:	004016d7 	.word	0x004016d7
  4016b8:	004016dd 	.word	0x004016dd
  4016bc:	004016e3 	.word	0x004016e3
  4016c0:	004016e7 	.word	0x004016e7
  4016c4:	004016eb 	.word	0x004016eb
  4016c8:	004016ef 	.word	0x004016ef
  4016cc:	004016f3 	.word	0x004016f3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4016d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4016d4:	e010      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4016d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016da:	e00d      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4016dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016e0:	e00a      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4016e2:	4b08      	ldr	r3, [pc, #32]	; (401704 <osc_get_rate+0x68>)
  4016e4:	e008      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4016e6:	4b08      	ldr	r3, [pc, #32]	; (401708 <osc_get_rate+0x6c>)
  4016e8:	e006      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4016ea:	4b08      	ldr	r3, [pc, #32]	; (40170c <osc_get_rate+0x70>)
  4016ec:	e004      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4016ee:	4b07      	ldr	r3, [pc, #28]	; (40170c <osc_get_rate+0x70>)
  4016f0:	e002      	b.n	4016f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4016f2:	4b06      	ldr	r3, [pc, #24]	; (40170c <osc_get_rate+0x70>)
  4016f4:	e000      	b.n	4016f8 <osc_get_rate+0x5c>
	}

	return 0;
  4016f6:	2300      	movs	r3, #0
}
  4016f8:	4618      	mov	r0, r3
  4016fa:	370c      	adds	r7, #12
  4016fc:	46bd      	mov	sp, r7
  4016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401702:	4770      	bx	lr
  401704:	003d0900 	.word	0x003d0900
  401708:	007a1200 	.word	0x007a1200
  40170c:	00b71b00 	.word	0x00b71b00

00401710 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401710:	b580      	push	{r7, lr}
  401712:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401714:	2006      	movs	r0, #6
  401716:	4b05      	ldr	r3, [pc, #20]	; (40172c <sysclk_get_main_hz+0x1c>)
  401718:	4798      	blx	r3
  40171a:	4602      	mov	r2, r0
  40171c:	4613      	mov	r3, r2
  40171e:	009b      	lsls	r3, r3, #2
  401720:	4413      	add	r3, r2
  401722:	009a      	lsls	r2, r3, #2
  401724:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401726:	4618      	mov	r0, r3
  401728:	bd80      	pop	{r7, pc}
  40172a:	bf00      	nop
  40172c:	0040169d 	.word	0x0040169d

00401730 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401730:	b580      	push	{r7, lr}
  401732:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401734:	4b02      	ldr	r3, [pc, #8]	; (401740 <sysclk_get_cpu_hz+0x10>)
  401736:	4798      	blx	r3
  401738:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40173a:	4618      	mov	r0, r3
  40173c:	bd80      	pop	{r7, pc}
  40173e:	bf00      	nop
  401740:	00401711 	.word	0x00401711

00401744 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401744:	b480      	push	{r7}
  401746:	b083      	sub	sp, #12
  401748:	af00      	add	r7, sp, #0
  40174a:	6078      	str	r0, [r7, #4]
  40174c:	6039      	str	r1, [r7, #0]
	
}
  40174e:	bf00      	nop
  401750:	370c      	adds	r7, #12
  401752:	46bd      	mov	sp, r7
  401754:	f85d 7b04 	ldr.w	r7, [sp], #4
  401758:	4770      	bx	lr
  40175a:	bf00      	nop

0040175c <TC1_Handler>:

/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  40175c:	b580      	push	{r7, lr}
  40175e:	b082      	sub	sp, #8
  401760:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  401762:	2101      	movs	r1, #1
  401764:	4809      	ldr	r0, [pc, #36]	; (40178c <TC1_Handler+0x30>)
  401766:	4b0a      	ldr	r3, [pc, #40]	; (401790 <TC1_Handler+0x34>)
  401768:	4798      	blx	r3
  40176a:	4603      	mov	r3, r0
  40176c:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40176e:	687b      	ldr	r3, [r7, #4]

	/** Muda o estado do LED */
    if(flag_led0)
  401770:	4b08      	ldr	r3, [pc, #32]	; (401794 <TC1_Handler+0x38>)
  401772:	781b      	ldrb	r3, [r3, #0]
  401774:	b2db      	uxtb	r3, r3
  401776:	2b00      	cmp	r3, #0
  401778:	d004      	beq.n	401784 <TC1_Handler+0x28>
        pin_toggle(LED_PIO, LED_PIN_MASK);
  40177a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40177e:	4806      	ldr	r0, [pc, #24]	; (401798 <TC1_Handler+0x3c>)
  401780:	4b06      	ldr	r3, [pc, #24]	; (40179c <TC1_Handler+0x40>)
  401782:	4798      	blx	r3
}
  401784:	bf00      	nop
  401786:	3708      	adds	r7, #8
  401788:	46bd      	mov	sp, r7
  40178a:	bd80      	pop	{r7, pc}
  40178c:	4000c000 	.word	0x4000c000
  401790:	0040119d 	.word	0x0040119d
  401794:	20400008 	.word	0x20400008
  401798:	400e1200 	.word	0x400e1200
  40179c:	004017f5 	.word	0x004017f5

004017a0 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  4017a0:	b580      	push	{r7, lr}
  4017a2:	b082      	sub	sp, #8
  4017a4:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  4017a6:	480f      	ldr	r0, [pc, #60]	; (4017e4 <RTC_Handler+0x44>)
  4017a8:	4b0f      	ldr	r3, [pc, #60]	; (4017e8 <RTC_Handler+0x48>)
  4017aa:	4798      	blx	r3
  4017ac:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	f003 0304 	and.w	r3, r3, #4
  4017b4:	2b00      	cmp	r3, #0
  4017b6:	d004      	beq.n	4017c2 <RTC_Handler+0x22>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4017b8:	2104      	movs	r1, #4
  4017ba:	480a      	ldr	r0, [pc, #40]	; (4017e4 <RTC_Handler+0x44>)
  4017bc:	4b0b      	ldr	r3, [pc, #44]	; (4017ec <RTC_Handler+0x4c>)
  4017be:	4798      	blx	r3
      flag_led0 = 0;    
       
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  4017c0:	e00b      	b.n	4017da <RTC_Handler+0x3a>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);

	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4017c2:	687b      	ldr	r3, [r7, #4]
  4017c4:	f003 0302 	and.w	r3, r3, #2
  4017c8:	2b00      	cmp	r3, #0
  4017ca:	d006      	beq.n	4017da <RTC_Handler+0x3a>
      flag_led0 = 0;    
  4017cc:	4b08      	ldr	r3, [pc, #32]	; (4017f0 <RTC_Handler+0x50>)
  4017ce:	2200      	movs	r2, #0
  4017d0:	701a      	strb	r2, [r3, #0]
       
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4017d2:	2102      	movs	r1, #2
  4017d4:	4803      	ldr	r0, [pc, #12]	; (4017e4 <RTC_Handler+0x44>)
  4017d6:	4b05      	ldr	r3, [pc, #20]	; (4017ec <RTC_Handler+0x4c>)
  4017d8:	4798      	blx	r3
		}
	}
}
  4017da:	bf00      	nop
  4017dc:	3708      	adds	r7, #8
  4017de:	46bd      	mov	sp, r7
  4017e0:	bd80      	pop	{r7, pc}
  4017e2:	bf00      	nop
  4017e4:	400e1860 	.word	0x400e1860
  4017e8:	004010b9 	.word	0x004010b9
  4017ec:	004010d1 	.word	0x004010d1
  4017f0:	20400008 	.word	0x20400008

004017f4 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  4017f4:	b580      	push	{r7, lr}
  4017f6:	b082      	sub	sp, #8
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	6078      	str	r0, [r7, #4]
  4017fc:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  4017fe:	6839      	ldr	r1, [r7, #0]
  401800:	6878      	ldr	r0, [r7, #4]
  401802:	4b09      	ldr	r3, [pc, #36]	; (401828 <pin_toggle+0x34>)
  401804:	4798      	blx	r3
  401806:	4603      	mov	r3, r0
  401808:	2b00      	cmp	r3, #0
  40180a:	d004      	beq.n	401816 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40180c:	6839      	ldr	r1, [r7, #0]
  40180e:	6878      	ldr	r0, [r7, #4]
  401810:	4b06      	ldr	r3, [pc, #24]	; (40182c <pin_toggle+0x38>)
  401812:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401814:	e003      	b.n	40181e <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  401816:	6839      	ldr	r1, [r7, #0]
  401818:	6878      	ldr	r0, [r7, #4]
  40181a:	4b05      	ldr	r3, [pc, #20]	; (401830 <pin_toggle+0x3c>)
  40181c:	4798      	blx	r3
}
  40181e:	bf00      	nop
  401820:	3708      	adds	r7, #8
  401822:	46bd      	mov	sp, r7
  401824:	bd80      	pop	{r7, pc}
  401826:	bf00      	nop
  401828:	00400661 	.word	0x00400661
  40182c:	00400561 	.word	0x00400561
  401830:	00400545 	.word	0x00400545

00401834 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401834:	b590      	push	{r4, r7, lr}
  401836:	b083      	sub	sp, #12
  401838:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40183a:	200a      	movs	r0, #10
  40183c:	4b10      	ldr	r3, [pc, #64]	; (401880 <BUT_init+0x4c>)
  40183e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401840:	2209      	movs	r2, #9
  401842:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401846:	480f      	ldr	r0, [pc, #60]	; (401884 <BUT_init+0x50>)
  401848:	4b0f      	ldr	r3, [pc, #60]	; (401888 <BUT_init+0x54>)
  40184a:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  40184c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401850:	480c      	ldr	r0, [pc, #48]	; (401884 <BUT_init+0x50>)
  401852:	4b0e      	ldr	r3, [pc, #56]	; (40188c <BUT_init+0x58>)
  401854:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401856:	4b0e      	ldr	r3, [pc, #56]	; (401890 <BUT_init+0x5c>)
  401858:	9300      	str	r3, [sp, #0]
  40185a:	2350      	movs	r3, #80	; 0x50
  40185c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401860:	210a      	movs	r1, #10
  401862:	4808      	ldr	r0, [pc, #32]	; (401884 <BUT_init+0x50>)
  401864:	4c0b      	ldr	r4, [pc, #44]	; (401894 <BUT_init+0x60>)
  401866:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401868:	200a      	movs	r0, #10
  40186a:	4b0b      	ldr	r3, [pc, #44]	; (401898 <BUT_init+0x64>)
  40186c:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  40186e:	2101      	movs	r1, #1
  401870:	200a      	movs	r0, #10
  401872:	4b0a      	ldr	r3, [pc, #40]	; (40189c <BUT_init+0x68>)
  401874:	4798      	blx	r3
};
  401876:	bf00      	nop
  401878:	3704      	adds	r7, #4
  40187a:	46bd      	mov	sp, r7
  40187c:	bd90      	pop	{r4, r7, pc}
  40187e:	bf00      	nop
  401880:	00400bed 	.word	0x00400bed
  401884:	400e0e00 	.word	0x400e0e00
  401888:	0040057d 	.word	0x0040057d
  40188c:	004006f5 	.word	0x004006f5
  401890:	00401745 	.word	0x00401745
  401894:	00400811 	.word	0x00400811
  401898:	004015ad 	.word	0x004015ad
  40189c:	00401649 	.word	0x00401649

004018a0 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4018a0:	b590      	push	{r4, r7, lr}
  4018a2:	b085      	sub	sp, #20
  4018a4:	af02      	add	r7, sp, #8
  4018a6:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4018a8:	200c      	movs	r0, #12
  4018aa:	4b07      	ldr	r3, [pc, #28]	; (4018c8 <LED_init+0x28>)
  4018ac:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4018ae:	687a      	ldr	r2, [r7, #4]
  4018b0:	2300      	movs	r3, #0
  4018b2:	9300      	str	r3, [sp, #0]
  4018b4:	2300      	movs	r3, #0
  4018b6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018ba:	4804      	ldr	r0, [pc, #16]	; (4018cc <LED_init+0x2c>)
  4018bc:	4c04      	ldr	r4, [pc, #16]	; (4018d0 <LED_init+0x30>)
  4018be:	47a0      	blx	r4
};
  4018c0:	bf00      	nop
  4018c2:	370c      	adds	r7, #12
  4018c4:	46bd      	mov	sp, r7
  4018c6:	bd90      	pop	{r4, r7, pc}
  4018c8:	00400bed 	.word	0x00400bed
  4018cc:	400e1200 	.word	0x400e1200
  4018d0:	004005fd 	.word	0x004005fd

004018d4 <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(void){   
  4018d4:	b590      	push	{r4, r7, lr}
  4018d6:	b087      	sub	sp, #28
  4018d8:	af02      	add	r7, sp, #8
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4018da:	4b19      	ldr	r3, [pc, #100]	; (401940 <TC1_init+0x6c>)
  4018dc:	4798      	blx	r3
  4018de:	60f8      	str	r0, [r7, #12]
    
    uint32_t channel = 1;
  4018e0:	2301      	movs	r3, #1
  4018e2:	60bb      	str	r3, [r7, #8]
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  4018e4:	2018      	movs	r0, #24
  4018e6:	4b17      	ldr	r3, [pc, #92]	; (401944 <TC1_init+0x70>)
  4018e8:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4018ea:	4639      	mov	r1, r7
  4018ec:	1d3a      	adds	r2, r7, #4
  4018ee:	68fb      	ldr	r3, [r7, #12]
  4018f0:	9300      	str	r3, [sp, #0]
  4018f2:	460b      	mov	r3, r1
  4018f4:	68f9      	ldr	r1, [r7, #12]
  4018f6:	2004      	movs	r0, #4
  4018f8:	4c13      	ldr	r4, [pc, #76]	; (401948 <TC1_init+0x74>)
  4018fa:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  4018fc:	683b      	ldr	r3, [r7, #0]
  4018fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401902:	461a      	mov	r2, r3
  401904:	68b9      	ldr	r1, [r7, #8]
  401906:	4811      	ldr	r0, [pc, #68]	; (40194c <TC1_init+0x78>)
  401908:	4b11      	ldr	r3, [pc, #68]	; (401950 <TC1_init+0x7c>)
  40190a:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / 4);
  40190c:	687b      	ldr	r3, [r7, #4]
  40190e:	68fa      	ldr	r2, [r7, #12]
  401910:	fbb2 f3f3 	udiv	r3, r2, r3
  401914:	089b      	lsrs	r3, r3, #2
  401916:	461a      	mov	r2, r3
  401918:	68b9      	ldr	r1, [r7, #8]
  40191a:	480c      	ldr	r0, [pc, #48]	; (40194c <TC1_init+0x78>)
  40191c:	4b0d      	ldr	r3, [pc, #52]	; (401954 <TC1_init+0x80>)
  40191e:	4798      	blx	r3

    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  401920:	2018      	movs	r0, #24
  401922:	4b0d      	ldr	r3, [pc, #52]	; (401958 <TC1_init+0x84>)
  401924:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  401926:	2210      	movs	r2, #16
  401928:	68b9      	ldr	r1, [r7, #8]
  40192a:	4808      	ldr	r0, [pc, #32]	; (40194c <TC1_init+0x78>)
  40192c:	4b0b      	ldr	r3, [pc, #44]	; (40195c <TC1_init+0x88>)
  40192e:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  401930:	68b9      	ldr	r1, [r7, #8]
  401932:	4806      	ldr	r0, [pc, #24]	; (40194c <TC1_init+0x78>)
  401934:	4b0a      	ldr	r3, [pc, #40]	; (401960 <TC1_init+0x8c>)
  401936:	4798      	blx	r3
}
  401938:	bf00      	nop
  40193a:	3714      	adds	r7, #20
  40193c:	46bd      	mov	sp, r7
  40193e:	bd90      	pop	{r4, r7, pc}
  401940:	00401731 	.word	0x00401731
  401944:	00400bed 	.word	0x00400bed
  401948:	004011c1 	.word	0x004011c1
  40194c:	4000c000 	.word	0x4000c000
  401950:	004010ed 	.word	0x004010ed
  401954:	0040114d 	.word	0x0040114d
  401958:	004015ad 	.word	0x004015ad
  40195c:	00401175 	.word	0x00401175
  401960:	00401129 	.word	0x00401129

00401964 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  401964:	b590      	push	{r4, r7, lr}
  401966:	b083      	sub	sp, #12
  401968:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  40196a:	2002      	movs	r0, #2
  40196c:	4b14      	ldr	r3, [pc, #80]	; (4019c0 <RTC_init+0x5c>)
  40196e:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  401970:	2100      	movs	r1, #0
  401972:	4814      	ldr	r0, [pc, #80]	; (4019c4 <RTC_init+0x60>)
  401974:	4b14      	ldr	r3, [pc, #80]	; (4019c8 <RTC_init+0x64>)
  401976:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MONTH, DAY, WEEK);
  401978:	230d      	movs	r3, #13
  40197a:	9300      	str	r3, [sp, #0]
  40197c:	2312      	movs	r3, #18
  40197e:	2209      	movs	r2, #9
  401980:	f240 71e1 	movw	r1, #2017	; 0x7e1
  401984:	480f      	ldr	r0, [pc, #60]	; (4019c4 <RTC_init+0x60>)
  401986:	4c11      	ldr	r4, [pc, #68]	; (4019cc <RTC_init+0x68>)
  401988:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40198a:	2300      	movs	r3, #0
  40198c:	2214      	movs	r2, #20
  40198e:	2111      	movs	r1, #17
  401990:	480c      	ldr	r0, [pc, #48]	; (4019c4 <RTC_init+0x60>)
  401992:	4c0f      	ldr	r4, [pc, #60]	; (4019d0 <RTC_init+0x6c>)
  401994:	47a0      	blx	r4

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  401996:	2002      	movs	r0, #2
  401998:	4b0e      	ldr	r3, [pc, #56]	; (4019d4 <RTC_init+0x70>)
  40199a:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  40199c:	2002      	movs	r0, #2
  40199e:	4b0e      	ldr	r3, [pc, #56]	; (4019d8 <RTC_init+0x74>)
  4019a0:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  4019a2:	2100      	movs	r1, #0
  4019a4:	2002      	movs	r0, #2
  4019a6:	4b0d      	ldr	r3, [pc, #52]	; (4019dc <RTC_init+0x78>)
  4019a8:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  4019aa:	2002      	movs	r0, #2
  4019ac:	4b0c      	ldr	r3, [pc, #48]	; (4019e0 <RTC_init+0x7c>)
  4019ae:	4798      	blx	r3
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  4019b0:	2102      	movs	r1, #2
  4019b2:	4804      	ldr	r0, [pc, #16]	; (4019c4 <RTC_init+0x60>)
  4019b4:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <RTC_init+0x80>)
  4019b6:	4798      	blx	r3
    
}
  4019b8:	bf00      	nop
  4019ba:	3704      	adds	r7, #4
  4019bc:	46bd      	mov	sp, r7
  4019be:	bd90      	pop	{r4, r7, pc}
  4019c0:	00400bed 	.word	0x00400bed
  4019c4:	400e1860 	.word	0x400e1860
  4019c8:	00400c71 	.word	0x00400c71
  4019cc:	00400ecd 	.word	0x00400ecd
  4019d0:	00400cc5 	.word	0x00400cc5
  4019d4:	004015e1 	.word	0x004015e1
  4019d8:	00401615 	.word	0x00401615
  4019dc:	00401649 	.word	0x00401649
  4019e0:	004015ad 	.word	0x004015ad
  4019e4:	00400ca9 	.word	0x00400ca9

004019e8 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4019e8:	b590      	push	{r4, r7, lr}
  4019ea:	b085      	sub	sp, #20
  4019ec:	af04      	add	r7, sp, #16
	/* Initialize the SAM system */
	sysclk_init();
  4019ee:	4b12      	ldr	r3, [pc, #72]	; (401a38 <main+0x50>)
  4019f0:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4019f2:	4b12      	ldr	r3, [pc, #72]	; (401a3c <main+0x54>)
  4019f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4019f8:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(0);
  4019fa:	2000      	movs	r0, #0
  4019fc:	4b10      	ldr	r3, [pc, #64]	; (401a40 <main+0x58>)
  4019fe:	4798      	blx	r3
	
	/* Configura os botes */
	BUT_init();    
  401a00:	4b10      	ldr	r3, [pc, #64]	; (401a44 <main+0x5c>)
  401a02:	4798      	blx	r3
    
  /** Configura timer 0 */
  TC1_init();
  401a04:	4b10      	ldr	r3, [pc, #64]	; (401a48 <main+0x60>)
  401a06:	4798      	blx	r3
    
  /** Configura RTC */
  RTC_init();
  401a08:	4b10      	ldr	r3, [pc, #64]	; (401a4c <main+0x64>)
  401a0a:	4798      	blx	r3

  /* configura alarme do RTC */    
  rtc_set_date_alarm(RTC, 1, MONTH, 1, DAY);
  401a0c:	2312      	movs	r3, #18
  401a0e:	9300      	str	r3, [sp, #0]
  401a10:	2301      	movs	r3, #1
  401a12:	2209      	movs	r2, #9
  401a14:	2101      	movs	r1, #1
  401a16:	480e      	ldr	r0, [pc, #56]	; (401a50 <main+0x68>)
  401a18:	4c0e      	ldr	r4, [pc, #56]	; (401a54 <main+0x6c>)
  401a1a:	47a0      	blx	r4
  rtc_set_time_alarm(RTC, 1, HOUR, 1, MINUTE+1, 1, SECOND);
  401a1c:	2300      	movs	r3, #0
  401a1e:	9302      	str	r3, [sp, #8]
  401a20:	2301      	movs	r3, #1
  401a22:	9301      	str	r3, [sp, #4]
  401a24:	2315      	movs	r3, #21
  401a26:	9300      	str	r3, [sp, #0]
  401a28:	2301      	movs	r3, #1
  401a2a:	2211      	movs	r2, #17
  401a2c:	2101      	movs	r1, #1
  401a2e:	4808      	ldr	r0, [pc, #32]	; (401a50 <main+0x68>)
  401a30:	4c09      	ldr	r4, [pc, #36]	; (401a58 <main+0x70>)
  401a32:	47a0      	blx	r4
        
	while (1) {
		/* Entra em modo sleep */
    
	}
  401a34:	e7fe      	b.n	401a34 <main+0x4c>
  401a36:	bf00      	nop
  401a38:	0040049d 	.word	0x0040049d
  401a3c:	400e1850 	.word	0x400e1850
  401a40:	004018a1 	.word	0x004018a1
  401a44:	00401835 	.word	0x00401835
  401a48:	004018d5 	.word	0x004018d5
  401a4c:	00401965 	.word	0x00401965
  401a50:	400e1860 	.word	0x400e1860
  401a54:	00401009 	.word	0x00401009
  401a58:	00400dcd 	.word	0x00400dcd

00401a5c <__libc_init_array>:
  401a5c:	b570      	push	{r4, r5, r6, lr}
  401a5e:	4e0f      	ldr	r6, [pc, #60]	; (401a9c <__libc_init_array+0x40>)
  401a60:	4d0f      	ldr	r5, [pc, #60]	; (401aa0 <__libc_init_array+0x44>)
  401a62:	1b76      	subs	r6, r6, r5
  401a64:	10b6      	asrs	r6, r6, #2
  401a66:	bf18      	it	ne
  401a68:	2400      	movne	r4, #0
  401a6a:	d005      	beq.n	401a78 <__libc_init_array+0x1c>
  401a6c:	3401      	adds	r4, #1
  401a6e:	f855 3b04 	ldr.w	r3, [r5], #4
  401a72:	4798      	blx	r3
  401a74:	42a6      	cmp	r6, r4
  401a76:	d1f9      	bne.n	401a6c <__libc_init_array+0x10>
  401a78:	4e0a      	ldr	r6, [pc, #40]	; (401aa4 <__libc_init_array+0x48>)
  401a7a:	4d0b      	ldr	r5, [pc, #44]	; (401aa8 <__libc_init_array+0x4c>)
  401a7c:	1b76      	subs	r6, r6, r5
  401a7e:	f000 f88f 	bl	401ba0 <_init>
  401a82:	10b6      	asrs	r6, r6, #2
  401a84:	bf18      	it	ne
  401a86:	2400      	movne	r4, #0
  401a88:	d006      	beq.n	401a98 <__libc_init_array+0x3c>
  401a8a:	3401      	adds	r4, #1
  401a8c:	f855 3b04 	ldr.w	r3, [r5], #4
  401a90:	4798      	blx	r3
  401a92:	42a6      	cmp	r6, r4
  401a94:	d1f9      	bne.n	401a8a <__libc_init_array+0x2e>
  401a96:	bd70      	pop	{r4, r5, r6, pc}
  401a98:	bd70      	pop	{r4, r5, r6, pc}
  401a9a:	bf00      	nop
  401a9c:	00401bac 	.word	0x00401bac
  401aa0:	00401bac 	.word	0x00401bac
  401aa4:	00401bb4 	.word	0x00401bb4
  401aa8:	00401bac 	.word	0x00401bac

00401aac <register_fini>:
  401aac:	4b02      	ldr	r3, [pc, #8]	; (401ab8 <register_fini+0xc>)
  401aae:	b113      	cbz	r3, 401ab6 <register_fini+0xa>
  401ab0:	4802      	ldr	r0, [pc, #8]	; (401abc <register_fini+0x10>)
  401ab2:	f000 b805 	b.w	401ac0 <atexit>
  401ab6:	4770      	bx	lr
  401ab8:	00000000 	.word	0x00000000
  401abc:	00401acd 	.word	0x00401acd

00401ac0 <atexit>:
  401ac0:	2300      	movs	r3, #0
  401ac2:	4601      	mov	r1, r0
  401ac4:	461a      	mov	r2, r3
  401ac6:	4618      	mov	r0, r3
  401ac8:	f000 b814 	b.w	401af4 <__register_exitproc>

00401acc <__libc_fini_array>:
  401acc:	b538      	push	{r3, r4, r5, lr}
  401ace:	4d07      	ldr	r5, [pc, #28]	; (401aec <__libc_fini_array+0x20>)
  401ad0:	4c07      	ldr	r4, [pc, #28]	; (401af0 <__libc_fini_array+0x24>)
  401ad2:	1b2c      	subs	r4, r5, r4
  401ad4:	10a4      	asrs	r4, r4, #2
  401ad6:	d005      	beq.n	401ae4 <__libc_fini_array+0x18>
  401ad8:	3c01      	subs	r4, #1
  401ada:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401ade:	4798      	blx	r3
  401ae0:	2c00      	cmp	r4, #0
  401ae2:	d1f9      	bne.n	401ad8 <__libc_fini_array+0xc>
  401ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401ae8:	f000 b864 	b.w	401bb4 <_fini>
  401aec:	00401bc4 	.word	0x00401bc4
  401af0:	00401bc0 	.word	0x00401bc0

00401af4 <__register_exitproc>:
  401af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401af8:	4c25      	ldr	r4, [pc, #148]	; (401b90 <__register_exitproc+0x9c>)
  401afa:	6825      	ldr	r5, [r4, #0]
  401afc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401b00:	4606      	mov	r6, r0
  401b02:	4688      	mov	r8, r1
  401b04:	4692      	mov	sl, r2
  401b06:	4699      	mov	r9, r3
  401b08:	b3c4      	cbz	r4, 401b7c <__register_exitproc+0x88>
  401b0a:	6860      	ldr	r0, [r4, #4]
  401b0c:	281f      	cmp	r0, #31
  401b0e:	dc17      	bgt.n	401b40 <__register_exitproc+0x4c>
  401b10:	1c43      	adds	r3, r0, #1
  401b12:	b176      	cbz	r6, 401b32 <__register_exitproc+0x3e>
  401b14:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401b18:	2201      	movs	r2, #1
  401b1a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  401b1e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  401b22:	4082      	lsls	r2, r0
  401b24:	4311      	orrs	r1, r2
  401b26:	2e02      	cmp	r6, #2
  401b28:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  401b2c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401b30:	d01e      	beq.n	401b70 <__register_exitproc+0x7c>
  401b32:	3002      	adds	r0, #2
  401b34:	6063      	str	r3, [r4, #4]
  401b36:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  401b3a:	2000      	movs	r0, #0
  401b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b40:	4b14      	ldr	r3, [pc, #80]	; (401b94 <__register_exitproc+0xa0>)
  401b42:	b303      	cbz	r3, 401b86 <__register_exitproc+0x92>
  401b44:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401b48:	f3af 8000 	nop.w
  401b4c:	4604      	mov	r4, r0
  401b4e:	b1d0      	cbz	r0, 401b86 <__register_exitproc+0x92>
  401b50:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  401b54:	2700      	movs	r7, #0
  401b56:	e880 0088 	stmia.w	r0, {r3, r7}
  401b5a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401b5e:	4638      	mov	r0, r7
  401b60:	2301      	movs	r3, #1
  401b62:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401b66:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401b6a:	2e00      	cmp	r6, #0
  401b6c:	d0e1      	beq.n	401b32 <__register_exitproc+0x3e>
  401b6e:	e7d1      	b.n	401b14 <__register_exitproc+0x20>
  401b70:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  401b74:	430a      	orrs	r2, r1
  401b76:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  401b7a:	e7da      	b.n	401b32 <__register_exitproc+0x3e>
  401b7c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401b80:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401b84:	e7c1      	b.n	401b0a <__register_exitproc+0x16>
  401b86:	f04f 30ff 	mov.w	r0, #4294967295
  401b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b8e:	bf00      	nop
  401b90:	00401b9c 	.word	0x00401b9c
  401b94:	00000000 	.word	0x00000000
  401b98:	00000043 	.word	0x00000043

00401b9c <_global_impure_ptr>:
  401b9c:	20400010                                ..@ 

00401ba0 <_init>:
  401ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ba2:	bf00      	nop
  401ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401ba6:	bc08      	pop	{r3}
  401ba8:	469e      	mov	lr, r3
  401baa:	4770      	bx	lr

00401bac <__init_array_start>:
  401bac:	00401aad 	.word	0x00401aad

00401bb0 <__frame_dummy_init_array_entry>:
  401bb0:	00400165                                e.@.

00401bb4 <_fini>:
  401bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401bb6:	bf00      	nop
  401bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401bba:	bc08      	pop	{r3}
  401bbc:	469e      	mov	lr, r3
  401bbe:	4770      	bx	lr

00401bc0 <__fini_array_start>:
  401bc0:	00400141 	.word	0x00400141
