Classic Timing Analyzer report for tubesTopLevel
Tue Nov 28 02:51:26 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'Sudut[31]'
  8. Clock Setup: 'modeSin'
  9. Clock Setup: 'modeCos'
 10. Clock Setup: 'Sudut[9]'
 11. Clock Setup: 'Sudut[10]'
 12. Clock Setup: 'Sudut[11]'
 13. Clock Setup: 'Sudut[8]'
 14. Clock Setup: 'Sudut[12]'
 15. Clock Setup: 'Sudut[13]'
 16. Clock Setup: 'Sudut[15]'
 17. Clock Setup: 'Sudut[14]'
 18. Clock Setup: 'Sudut[2]'
 19. Clock Setup: 'Sudut[0]'
 20. Clock Setup: 'Sudut[3]'
 21. Clock Setup: 'Sudut[1]'
 22. Clock Setup: 'Sudut[5]'
 23. Clock Setup: 'Sudut[6]'
 24. Clock Setup: 'Sudut[4]'
 25. Clock Setup: 'Sudut[7]'
 26. Clock Setup: 'Sudut[20]'
 27. Clock Setup: 'Sudut[22]'
 28. Clock Setup: 'Sudut[21]'
 29. Clock Setup: 'Sudut[23]'
 30. Clock Setup: 'Sudut[17]'
 31. Clock Setup: 'Sudut[19]'
 32. Clock Setup: 'Sudut[16]'
 33. Clock Setup: 'Sudut[18]'
 34. Clock Setup: 'Sudut[28]'
 35. Clock Setup: 'Sudut[26]'
 36. Clock Setup: 'Sudut[24]'
 37. Clock Setup: 'Sudut[27]'
 38. Clock Setup: 'Sudut[25]'
 39. Clock Setup: 'Sudut[30]'
 40. Clock Setup: 'Sudut[29]'
 41. Clock Hold: 'clk'
 42. tsu
 43. tco
 44. th
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                 ; To                                      ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 9.482 ns                         ; Sudut[1]                             ; fsm:TOFSM|currentState.s2               ; --         ; clk       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.442 ns                        ; angka[6]$latch                       ; angka[6]                                ; Sudut[7]   ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.620 ns                         ; Sudut[22]                            ; angka[11]$latch                         ; --         ; Sudut[7]  ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 81.87 MHz ( period = 12.214 ns ) ; subtractor:blokSubtractor|a[2]       ; subtractor:blokSubtractor|x_outTemp[32] ; clk        ; clk       ; 0            ;
; Clock Setup: 'Sudut[31]'     ; N/A                                      ; None          ; 122.22 MHz ( period = 8.182 ns ) ; angkaTemp2[0]                        ; angka[28]$latch                         ; Sudut[31]  ; Sudut[31] ; 0            ;
; Clock Setup: 'modeSin'       ; N/A                                      ; None          ; 125.83 MHz ( period = 7.947 ns ) ; angkaTemp2[0]                        ; angka[28]$latch                         ; modeSin    ; modeSin   ; 0            ;
; Clock Setup: 'Sudut[29]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[29]  ; Sudut[29] ; 0            ;
; Clock Setup: 'Sudut[30]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[30]  ; Sudut[30] ; 0            ;
; Clock Setup: 'Sudut[25]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[25]  ; Sudut[25] ; 0            ;
; Clock Setup: 'Sudut[27]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[27]  ; Sudut[27] ; 0            ;
; Clock Setup: 'Sudut[24]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[24]  ; Sudut[24] ; 0            ;
; Clock Setup: 'Sudut[26]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[26]  ; Sudut[26] ; 0            ;
; Clock Setup: 'Sudut[28]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[28]  ; Sudut[28] ; 0            ;
; Clock Setup: 'Sudut[18]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[18]  ; Sudut[18] ; 0            ;
; Clock Setup: 'Sudut[16]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[16]  ; Sudut[16] ; 0            ;
; Clock Setup: 'Sudut[19]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[19]  ; Sudut[19] ; 0            ;
; Clock Setup: 'Sudut[17]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[17]  ; Sudut[17] ; 0            ;
; Clock Setup: 'Sudut[23]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[23]  ; Sudut[23] ; 0            ;
; Clock Setup: 'Sudut[21]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[21]  ; Sudut[21] ; 0            ;
; Clock Setup: 'Sudut[22]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[22]  ; Sudut[22] ; 0            ;
; Clock Setup: 'Sudut[20]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[20]  ; Sudut[20] ; 0            ;
; Clock Setup: 'Sudut[7]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[7]   ; Sudut[7]  ; 0            ;
; Clock Setup: 'Sudut[4]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[4]   ; Sudut[4]  ; 0            ;
; Clock Setup: 'Sudut[6]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[6]   ; Sudut[6]  ; 0            ;
; Clock Setup: 'Sudut[5]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[5]   ; Sudut[5]  ; 0            ;
; Clock Setup: 'Sudut[1]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[1]   ; Sudut[1]  ; 0            ;
; Clock Setup: 'Sudut[3]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[3]   ; Sudut[3]  ; 0            ;
; Clock Setup: 'Sudut[0]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[0]   ; Sudut[0]  ; 0            ;
; Clock Setup: 'Sudut[2]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[2]   ; Sudut[2]  ; 0            ;
; Clock Setup: 'Sudut[14]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[14]  ; Sudut[14] ; 0            ;
; Clock Setup: 'Sudut[15]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[15]  ; Sudut[15] ; 0            ;
; Clock Setup: 'Sudut[13]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[13]  ; Sudut[13] ; 0            ;
; Clock Setup: 'Sudut[12]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[12]  ; Sudut[12] ; 0            ;
; Clock Setup: 'Sudut[8]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[8]   ; Sudut[8]  ; 0            ;
; Clock Setup: 'Sudut[11]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[11]  ; Sudut[11] ; 0            ;
; Clock Setup: 'Sudut[10]'     ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[10]  ; Sudut[10] ; 0            ;
; Clock Setup: 'Sudut[9]'      ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; Sudut[9]   ; Sudut[9]  ; 0            ;
; Clock Setup: 'modeCos'       ; N/A                                      ; None          ; 278.01 MHz ( period = 3.597 ns ) ; angkaTemp[38]                        ; angka[8]$latch                          ; modeCos    ; modeCos   ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; regisY:blokRegisY|outputRegister[31] ; subtractor:blokSubtractor|a[31]         ; clk        ; clk       ; 1352         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                      ;                                         ;            ;           ; 1352         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------+-----------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[31]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; modeSin         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; modeCos         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[9]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[10]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[11]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[8]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[12]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[13]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[15]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[14]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[0]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[5]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[6]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[4]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[7]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[20]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[22]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[21]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[23]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[17]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[19]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[16]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[18]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[28]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[26]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[24]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[27]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[25]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[30]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Sudut[29]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 81.87 MHz ( period = 12.214 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.125 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 83.36 MHz ( period = 11.996 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 84.88 MHz ( period = 11.781 ns )                    ; subtractor:blokSubtractor|a[3]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 85.19 MHz ( period = 11.738 ns )                    ; subtractor:blokSubtractor|a[10]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; subtractor:blokSubtractor|a[8]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 86.43 MHz ( period = 11.570 ns )                    ; subtractor:blokSubtractor|a[11]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.790 ns                ;
; N/A                                     ; 86.72 MHz ( period = 11.532 ns )                    ; subtractor:blokSubtractor|a[6]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.706 ns                ;
; N/A                                     ; 86.97 MHz ( period = 11.498 ns )                    ; subtractor:blokSubtractor|a[9]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.730 ns                ;
; N/A                                     ; 87.22 MHz ( period = 11.465 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.681 ns                ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; subtractor:blokSubtractor|a[7]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.597 ns                ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 88.05 MHz ( period = 11.357 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 88.32 MHz ( period = 11.322 ns )                    ; subtractor:blokSubtractor|a[5]          ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 88.52 MHz ( period = 11.297 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.494 ns                ;
; N/A                                     ; 88.68 MHz ( period = 11.276 ns )                    ; subtractor:blokSubtractor|y_out[23]     ; regisY:blokRegisY|outputRegister[23]         ; clk        ; clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A                                     ; 88.83 MHz ( period = 11.258 ns )                    ; subtractor:blokSubtractor|angle_out[1]  ; regisAngle:blokRegisAngle|outputRegister[1]  ; clk        ; clk      ; None                        ; None                      ; 0.960 ns                ;
; N/A                                     ; 88.91 MHz ( period = 11.247 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.436 ns                ;
; N/A                                     ; 88.91 MHz ( period = 11.247 ns )                    ; subtractor:blokSubtractor|a[12]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.449 ns                ;
; N/A                                     ; 88.94 MHz ( period = 11.244 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.461 ns                ;
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 89.09 MHz ( period = 11.224 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.474 ns                ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 89.27 MHz ( period = 11.202 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 89.34 MHz ( period = 11.193 ns )                    ; subtractor:blokSubtractor|a[14]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; subtractor:blokSubtractor|a[13]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 89.46 MHz ( period = 11.178 ns )                    ; subtractor:blokSubtractor|x_out[14]     ; regisX:blokRegisX|outputRegister[14]         ; clk        ; clk      ; None                        ; None                      ; 0.955 ns                ;
; N/A                                     ; 89.65 MHz ( period = 11.155 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 89.71 MHz ( period = 11.147 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 89.75 MHz ( period = 11.142 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 90.02 MHz ( period = 11.109 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 6.312 ns                ;
; N/A                                     ; 90.17 MHz ( period = 11.090 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 90.31 MHz ( period = 11.073 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.340 ns                ;
; N/A                                     ; 90.32 MHz ( period = 11.072 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 90.45 MHz ( period = 11.056 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 90.62 MHz ( period = 11.035 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 90.62 MHz ( period = 11.035 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.309 ns                ;
; N/A                                     ; 90.65 MHz ( period = 11.032 ns )                    ; subtractor:blokSubtractor|a[3]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 90.69 MHz ( period = 11.026 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.216 ns                ;
; N/A                                     ; 90.73 MHz ( period = 11.022 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.226 ns                ;
; N/A                                     ; 90.73 MHz ( period = 11.022 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 90.74 MHz ( period = 11.020 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 6.242 ns                ;
; N/A                                     ; 90.77 MHz ( period = 11.017 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.216 ns                ;
; N/A                                     ; 90.81 MHz ( period = 11.012 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 90.87 MHz ( period = 11.005 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.236 ns                ;
; N/A                                     ; 90.90 MHz ( period = 11.001 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.199 ns                ;
; N/A                                     ; 90.90 MHz ( period = 11.001 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 6.453 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 91.00 MHz ( period = 10.989 ns )                    ; subtractor:blokSubtractor|a[10]         ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.208 ns                ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 91.12 MHz ( period = 10.975 ns )                    ; subtractor:blokSubtractor|a[15]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.193 ns                ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 91.27 MHz ( period = 10.957 ns )                    ; subtractor:blokSubtractor|b[5]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.165 ns                ;
; N/A                                     ; 91.47 MHz ( period = 10.933 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.199 ns                ;
; N/A                                     ; 91.48 MHz ( period = 10.931 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 6.136 ns                ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 91.64 MHz ( period = 10.912 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 91.70 MHz ( period = 10.905 ns )                    ; subtractor:blokSubtractor|b[12]         ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A                                     ; 91.71 MHz ( period = 10.904 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.081 ns                ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; subtractor:blokSubtractor|b[5]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 6.104 ns                ;
; N/A                                     ; 91.77 MHz ( period = 10.897 ns )                    ; subtractor:blokSubtractor|b[5]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 91.79 MHz ( period = 10.894 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 91.81 MHz ( period = 10.892 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 6.127 ns                ;
; N/A                                     ; 91.82 MHz ( period = 10.891 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.152 ns                ;
; N/A                                     ; 91.89 MHz ( period = 10.882 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 91.95 MHz ( period = 10.875 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 92.00 MHz ( period = 10.870 ns )                    ; subtractor:blokSubtractor|a[5]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 92.00 MHz ( period = 10.870 ns )                    ; subtractor:blokSubtractor|a[5]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 92.02 MHz ( period = 10.867 ns )                    ; subtractor:blokSubtractor|a[8]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 92.06 MHz ( period = 10.863 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 92.10 MHz ( period = 10.858 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 92.11 MHz ( period = 10.857 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 92.16 MHz ( period = 10.851 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.128 ns                ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; subtractor:blokSubtractor|b[12]         ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 92.21 MHz ( period = 10.845 ns )                    ; subtractor:blokSubtractor|b[12]         ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.061 ns                ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 92.29 MHz ( period = 10.835 ns )                    ; subtractor:blokSubtractor|b[6]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.044 ns                ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; subtractor:blokSubtractor|angle_out[3]  ; regisAngle:blokRegisAngle|outputRegister[3]  ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; subtractor:blokSubtractor|angle_out[27] ; regisAngle:blokRegisAngle|outputRegister[27] ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A                                     ; 92.37 MHz ( period = 10.826 ns )                    ; subtractor:blokSubtractor|b[7]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 92.39 MHz ( period = 10.824 ns )                    ; subtractor:blokSubtractor|y_out[4]      ; regisY:blokRegisY|outputRegister[4]          ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 92.39 MHz ( period = 10.824 ns )                    ; subtractor:blokSubtractor|angle_out[28] ; regisAngle:blokRegisAngle|outputRegister[28] ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 92.41 MHz ( period = 10.821 ns )                    ; subtractor:blokSubtractor|a[11]         ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 6.058 ns                ;
; N/A                                     ; 92.46 MHz ( period = 10.816 ns )                    ; subtractor:blokSubtractor|angle_out[0]  ; regisAngle:blokRegisAngle|outputRegister[0]  ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A                                     ; 92.50 MHz ( period = 10.811 ns )                    ; subtractor:blokSubtractor|a[3]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 92.58 MHz ( period = 10.802 ns )                    ; subtractor:blokSubtractor|x_out[1]      ; regisX:blokRegisX|outputRegister[1]          ; clk        ; clk      ; None                        ; None                      ; 0.731 ns                ;
; N/A                                     ; 92.61 MHz ( period = 10.798 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 92.63 MHz ( period = 10.796 ns )                    ; subtractor:blokSubtractor|y_out[10]     ; regisY:blokRegisY|outputRegister[10]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 92.64 MHz ( period = 10.794 ns )                    ; subtractor:blokSubtractor|x_out[13]     ; regisX:blokRegisX|outputRegister[13]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 92.67 MHz ( period = 10.791 ns )                    ; subtractor:blokSubtractor|b[13]         ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 92.69 MHz ( period = 10.789 ns )                    ; subtractor:blokSubtractor|a[9]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 92.70 MHz ( period = 10.788 ns )                    ; subtractor:blokSubtractor|x_out[22]     ; regisX:blokRegisX|outputRegister[22]         ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A                                     ; 92.74 MHz ( period = 10.783 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 6.208 ns                ;
; N/A                                     ; 92.74 MHz ( period = 10.783 ns )                    ; subtractor:blokSubtractor|a[6]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 92.74 MHz ( period = 10.783 ns )                    ; subtractor:blokSubtractor|a[16]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 92.76 MHz ( period = 10.780 ns )                    ; subtractor:blokSubtractor|x_out[2]      ; regisX:blokRegisX|outputRegister[2]          ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 92.76 MHz ( period = 10.780 ns )                    ; subtractor:blokSubtractor|b[6]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 92.76 MHz ( period = 10.780 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 92.81 MHz ( period = 10.775 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 92.81 MHz ( period = 10.775 ns )                    ; subtractor:blokSubtractor|b[6]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 92.82 MHz ( period = 10.774 ns )                    ; subtractor:blokSubtractor|x_out[6]      ; regisX:blokRegisX|outputRegister[6]          ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; subtractor:blokSubtractor|x_out[10]     ; regisX:blokRegisX|outputRegister[10]         ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; subtractor:blokSubtractor|x_out[19]     ; regisX:blokRegisX|outputRegister[19]         ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 92.84 MHz ( period = 10.771 ns )                    ; subtractor:blokSubtractor|b[7]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; subtractor:blokSubtractor|y_out[13]     ; regisY:blokRegisY|outputRegister[13]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 92.87 MHz ( period = 10.768 ns )                    ; subtractor:blokSubtractor|y_out[14]     ; regisY:blokRegisY|outputRegister[14]         ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 92.87 MHz ( period = 10.768 ns )                    ; subtractor:blokSubtractor|a[10]         ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.988 ns                ;
; N/A                                     ; 92.88 MHz ( period = 10.767 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 92.89 MHz ( period = 10.766 ns )                    ; subtractor:blokSubtractor|b[7]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.945 ns                ;
; N/A                                     ; 92.89 MHz ( period = 10.765 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 92.89 MHz ( period = 10.765 ns )                    ; subtractor:blokSubtractor|a[20]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 92.91 MHz ( period = 10.763 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 92.92 MHz ( period = 10.762 ns )                    ; subtractor:blokSubtractor|x_out[5]      ; regisX:blokRegisX|outputRegister[5]          ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 92.92 MHz ( period = 10.762 ns )                    ; subtractor:blokSubtractor|x_out[20]     ; regisX:blokRegisX|outputRegister[20]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 92.94 MHz ( period = 10.760 ns )                    ; subtractor:blokSubtractor|b[9]          ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 93.02 MHz ( period = 10.750 ns )                    ; subtractor:blokSubtractor|x_out[12]     ; regisX:blokRegisX|outputRegister[12]         ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 93.02 MHz ( period = 10.750 ns )                    ; subtractor:blokSubtractor|x_out[21]     ; regisX:blokRegisX|outputRegister[21]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 93.03 MHz ( period = 10.749 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 6.025 ns                ;
; N/A                                     ; 93.03 MHz ( period = 10.749 ns )                    ; subtractor:blokSubtractor|a[9]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 93.05 MHz ( period = 10.747 ns )                    ; subtractor:blokSubtractor|a[9]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.997 ns                ;
; N/A                                     ; 93.06 MHz ( period = 10.746 ns )                    ; subtractor:blokSubtractor|x_out[8]      ; regisX:blokRegisX|outputRegister[8]          ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 93.06 MHz ( period = 10.746 ns )                    ; subtractor:blokSubtractor|x_out[18]     ; regisX:blokRegisX|outputRegister[18]         ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A                                     ; 93.06 MHz ( period = 10.746 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 93.09 MHz ( period = 10.742 ns )                    ; subtractor:blokSubtractor|y_out[21]     ; regisY:blokRegisY|outputRegister[21]         ; clk        ; clk      ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 93.13 MHz ( period = 10.738 ns )                    ; subtractor:blokSubtractor|y_out[11]     ; regisY:blokRegisY|outputRegister[11]         ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 93.14 MHz ( period = 10.736 ns )                    ; subtractor:blokSubtractor|x_out[16]     ; regisX:blokRegisX|outputRegister[16]         ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 93.14 MHz ( period = 10.736 ns )                    ; subtractor:blokSubtractor|b[13]         ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 93.15 MHz ( period = 10.735 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 93.19 MHz ( period = 10.731 ns )                    ; subtractor:blokSubtractor|b[13]         ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 93.20 MHz ( period = 10.730 ns )                    ; subtractor:blokSubtractor|x_out[17]     ; regisX:blokRegisX|outputRegister[17]         ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A                                     ; 93.21 MHz ( period = 10.728 ns )                    ; subtractor:blokSubtractor|x_out[11]     ; regisX:blokRegisX|outputRegister[11]         ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 93.23 MHz ( period = 10.726 ns )                    ; subtractor:blokSubtractor|y_out[15]     ; regisY:blokRegisY|outputRegister[15]         ; clk        ; clk      ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 93.25 MHz ( period = 10.724 ns )                    ; subtractor:blokSubtractor|y_out[16]     ; regisY:blokRegisY|outputRegister[16]         ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A                                     ; 93.25 MHz ( period = 10.724 ns )                    ; subtractor:blokSubtractor|x_out[4]      ; regisX:blokRegisX|outputRegister[4]          ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; subtractor:blokSubtractor|b[9]          ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 93.36 MHz ( period = 10.711 ns )                    ; subtractor:blokSubtractor|b[11]         ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 93.41 MHz ( period = 10.706 ns )                    ; subtractor:blokSubtractor|x_out[7]      ; regisX:blokRegisX|outputRegister[7]          ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; subtractor:blokSubtractor|x_out[3]      ; regisX:blokRegisX|outputRegister[3]          ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.880 ns                ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; subtractor:blokSubtractor|a[17]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 93.44 MHz ( period = 10.702 ns )                    ; subtractor:blokSubtractor|b[14]         ; subtractor:blokSubtractor|y_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 93.45 MHz ( period = 10.701 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[24]      ; clk        ; clk      ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 93.48 MHz ( period = 10.698 ns )                    ; subtractor:blokSubtractor|a[4]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.914 ns                ;
; N/A                                     ; 93.50 MHz ( period = 10.695 ns )                    ; subtractor:blokSubtractor|b[14]         ; subtractor:blokSubtractor|y_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 93.52 MHz ( period = 10.693 ns )                    ; subtractor:blokSubtractor|a[5]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; subtractor:blokSubtractor|x_out[15]     ; regisX:blokRegisX|outputRegister[15]         ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 93.58 MHz ( period = 10.686 ns )                    ; subtractor:blokSubtractor|angle_out[6]  ; regisAngle:blokRegisAngle|outputRegister[6]  ; clk        ; clk      ; None                        ; None                      ; 0.569 ns                ;
; N/A                                     ; 93.61 MHz ( period = 10.683 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[29]      ; clk        ; clk      ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 93.62 MHz ( period = 10.682 ns )                    ; subtractor:blokSubtractor|y_out[6]      ; regisY:blokRegisY|outputRegister[6]          ; clk        ; clk      ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 93.66 MHz ( period = 10.677 ns )                    ; subtractor:blokSubtractor|a[7]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 93.67 MHz ( period = 10.676 ns )                    ; subtractor:blokSubtractor|a[3]          ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 93.76 MHz ( period = 10.666 ns )                    ; subtractor:blokSubtractor|b[9]          ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 93.76 MHz ( period = 10.666 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 93.76 MHz ( period = 10.666 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[24]      ; clk        ; clk      ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 93.76 MHz ( period = 10.666 ns )                    ; subtractor:blokSubtractor|a[8]          ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 93.77 MHz ( period = 10.664 ns )                    ; subtractor:blokSubtractor|x_out[25]     ; regisX:blokRegisX|outputRegister[25]         ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 93.84 MHz ( period = 10.657 ns )                    ; subtractor:blokSubtractor|a[2]          ; subtractor:blokSubtractor|x_outTemp[20]      ; clk        ; clk      ; None                        ; None                      ; 6.101 ns                ;
; N/A                                     ; 93.86 MHz ( period = 10.654 ns )                    ; subtractor:blokSubtractor|x_out[9]      ; regisX:blokRegisX|outputRegister[9]          ; clk        ; clk      ; None                        ; None                      ; 0.567 ns                ;
; N/A                                     ; 93.88 MHz ( period = 10.652 ns )                    ; subtractor:blokSubtractor|b[2]          ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 93.89 MHz ( period = 10.651 ns )                    ; subtractor:blokSubtractor|b[8]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 93.91 MHz ( period = 10.649 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.045 ns                ;
; N/A                                     ; 93.93 MHz ( period = 10.646 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 93.93 MHz ( period = 10.646 ns )                    ; subtractor:blokSubtractor|a[8]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 93.94 MHz ( period = 10.645 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 93.95 MHz ( period = 10.644 ns )                    ; subtractor:blokSubtractor|x_out[29]     ; regisX:blokRegisX|outputRegister[29]         ; clk        ; clk      ; None                        ; None                      ; 0.566 ns                ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; subtractor:blokSubtractor|b[14]         ; subtractor:blokSubtractor|y_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 94.02 MHz ( period = 10.636 ns )                    ; subtractor:blokSubtractor|a[19]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; subtractor:blokSubtractor|a[10]         ; subtractor:blokSubtractor|x_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[19]      ; clk        ; clk      ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 94.08 MHz ( period = 10.629 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 94.10 MHz ( period = 10.627 ns )                    ; subtractor:blokSubtractor|b[10]         ; subtractor:blokSubtractor|y_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 94.14 MHz ( period = 10.622 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 94.14 MHz ( period = 10.622 ns )                    ; subtractor:blokSubtractor|a[29]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 94.18 MHz ( period = 10.618 ns )                    ; subtractor:blokSubtractor|a[11]         ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; subtractor:blokSubtractor|a[9]          ; subtractor:blokSubtractor|x_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[24]      ; clk        ; clk      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 94.27 MHz ( period = 10.608 ns )                    ; subtractor:blokSubtractor|b[1]          ; subtractor:blokSubtractor|y_outTemp[23]      ; clk        ; clk      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; subtractor:blokSubtractor|b[0]          ; subtractor:blokSubtractor|y_outTemp[21]      ; clk        ; clk      ; None                        ; None                      ; 6.122 ns                ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; subtractor:blokSubtractor|a[11]         ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; subtractor:blokSubtractor|a[18]         ; subtractor:blokSubtractor|x_outTemp[32]      ; clk        ; clk      ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 94.55 MHz ( period = 10.576 ns )                    ; subtractor:blokSubtractor|b[3]          ; subtractor:blokSubtractor|y_outTemp[17]      ; clk        ; clk      ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; subtractor:blokSubtractor|a[12]         ; subtractor:blokSubtractor|x_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; subtractor:blokSubtractor|a[5]          ; subtractor:blokSubtractor|x_outTemp[27]      ; clk        ; clk      ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 94.63 MHz ( period = 10.568 ns )                    ; subtractor:blokSubtractor|a[1]          ; subtractor:blokSubtractor|x_outTemp[20]      ; clk        ; clk      ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 94.63 MHz ( period = 10.568 ns )                    ; subtractor:blokSubtractor|a[3]          ; subtractor:blokSubtractor|x_outTemp[26]      ; clk        ; clk      ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 94.63 MHz ( period = 10.568 ns )                    ; subtractor:blokSubtractor|b[4]          ; subtractor:blokSubtractor|y_outTemp[30]      ; clk        ; clk      ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 94.63 MHz ( period = 10.567 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[25]      ; clk        ; clk      ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 94.68 MHz ( period = 10.562 ns )                    ; subtractor:blokSubtractor|a[6]          ; subtractor:blokSubtractor|x_outTemp[28]      ; clk        ; clk      ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 94.71 MHz ( period = 10.559 ns )                    ; subtractor:blokSubtractor|a[0]          ; subtractor:blokSubtractor|x_outTemp[20]      ; clk        ; clk      ; None                        ; None                      ; 5.991 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[31]'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.22 MHz ( period = 8.182 ns )                    ; angkaTemp2[0]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 123.17 MHz ( period = 8.119 ns )                    ; angkaTemp2[0]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 123.79 MHz ( period = 8.078 ns )                    ; angkaTemp2[0]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 124.92 MHz ( period = 8.005 ns )                    ; angkaTemp2[0]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 127.10 MHz ( period = 7.868 ns )                    ; angkaTemp2[0]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; angkaTemp2[0]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 131.18 MHz ( period = 7.623 ns )                    ; angkaTemp2[0]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.725 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; angkaTemp2[0]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; angkaTemp2[0]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 135.01 MHz ( period = 7.407 ns )                    ; angkaTemp2[5]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.394 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; angkaTemp2[0]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; angkaTemp2[0]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; angkaTemp2[5]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 136.39 MHz ( period = 7.332 ns )                    ; angkaTemp2[0]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 136.56 MHz ( period = 7.323 ns )                    ; angkaTemp2[0]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 136.93 MHz ( period = 7.303 ns )                    ; angkaTemp2[5]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; angkaTemp2[6]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 137.65 MHz ( period = 7.265 ns )                    ; angkaTemp2[0]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 137.95 MHz ( period = 7.249 ns )                    ; angkaTemp2[7]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; angkaTemp2[5]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 138.66 MHz ( period = 7.212 ns )                    ; angkaTemp2[6]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; angkaTemp2[7]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; angkaTemp2[6]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; angkaTemp2[7]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 140.88 MHz ( period = 7.098 ns )                    ; angkaTemp2[6]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; angkaTemp2[5]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.140 ns                ;
; N/A                                     ; 141.40 MHz ( period = 7.072 ns )                    ; angkaTemp2[7]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; angkaTemp2[0]  ; angka[19]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 142.94 MHz ( period = 6.996 ns )                    ; angkaTemp2[4]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.016 ns                ;
; N/A                                     ; 143.31 MHz ( period = 6.978 ns )                    ; angkaTemp2[0]  ; angka[15]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.073 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; angkaTemp2[0]  ; angka[12]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; angkaTemp2[6]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 143.80 MHz ( period = 6.954 ns )                    ; angkaTemp2[0]  ; angka[8]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 143.99 MHz ( period = 6.945 ns )                    ; angkaTemp2[5]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 144.20 MHz ( period = 6.935 ns )                    ; angkaTemp2[7]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.984 ns                ;
; N/A                                     ; 144.24 MHz ( period = 6.933 ns )                    ; angkaTemp2[4]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 144.36 MHz ( period = 6.927 ns )                    ; angkaTemp2[0]  ; angka[14]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 144.59 MHz ( period = 6.916 ns )                    ; angkaTemp2[1]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.924 ns                ;
; N/A                                     ; 145.10 MHz ( period = 6.892 ns )                    ; angkaTemp2[4]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 145.62 MHz ( period = 6.867 ns )                    ; angkaTemp2[2]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 145.92 MHz ( period = 6.853 ns )                    ; angkaTemp2[1]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; angkaTemp2[5]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 146.65 MHz ( period = 6.819 ns )                    ; angkaTemp2[4]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 146.78 MHz ( period = 6.813 ns )                    ; angkaTemp2[6]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 146.80 MHz ( period = 6.812 ns )                    ; angkaTemp2[1]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; angkaTemp2[2]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 147.04 MHz ( period = 6.801 ns )                    ; angkaTemp2[5]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 147.28 MHz ( period = 6.790 ns )                    ; angkaTemp2[3]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; angkaTemp2[7]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 147.86 MHz ( period = 6.763 ns )                    ; angkaTemp2[2]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 148.39 MHz ( period = 6.739 ns )                    ; angkaTemp2[1]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; angkaTemp2[3]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; angkaTemp2[0]  ; angka[17]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; angkaTemp2[6]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; angkaTemp2[7]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; angkaTemp2[2]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 149.50 MHz ( period = 6.689 ns )                    ; angkaTemp2[8]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; angkaTemp2[3]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 149.66 MHz ( period = 6.682 ns )                    ; angkaTemp2[4]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 149.95 MHz ( period = 6.669 ns )                    ; angkaTemp2[6]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 150.53 MHz ( period = 6.643 ns )                    ; angkaTemp2[7]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 150.76 MHz ( period = 6.633 ns )                    ; angkaTemp2[5]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 150.92 MHz ( period = 6.626 ns )                    ; angkaTemp2[8]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 151.01 MHz ( period = 6.622 ns )                    ; angkaTemp2[5]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; angkaTemp2[3]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; angkaTemp2[1]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; angkaTemp2[8]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 151.98 MHz ( period = 6.580 ns )                    ; angkaTemp2[0]  ; angka[13]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; angkaTemp2[5]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 152.51 MHz ( period = 6.557 ns )                    ; angkaTemp2[5]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; angkaTemp2[2]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; angkaTemp2[5]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 153.05 MHz ( period = 6.534 ns )                    ; angkaTemp2[4]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.624 ns                ;
; N/A                                     ; 153.56 MHz ( period = 6.512 ns )                    ; angkaTemp2[8]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; angkaTemp2[6]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; angkaTemp2[6]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.485 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; angkaTemp2[5]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 154.42 MHz ( period = 6.476 ns )                    ; angkaTemp2[3]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; angkaTemp2[7]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 154.54 MHz ( period = 6.471 ns )                    ; angkaTemp2[9]  ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 154.70 MHz ( period = 6.464 ns )                    ; angkaTemp2[7]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; angkaTemp2[1]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; angkaTemp2[6]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.486 ns                ;
; N/A                                     ; 155.35 MHz ( period = 6.437 ns )                    ; angkaTemp2[4]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; angkaTemp2[0]  ; angka[7]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 155.64 MHz ( period = 6.425 ns )                    ; angkaTemp2[6]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; angkaTemp2[7]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 155.86 MHz ( period = 6.416 ns )                    ; angkaTemp2[6]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; angkaTemp2[9]  ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; angkaTemp2[2]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.483 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; angkaTemp2[7]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 156.49 MHz ( period = 6.390 ns )                    ; angkaTemp2[7]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 156.49 MHz ( period = 6.390 ns )                    ; angkaTemp2[4]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; angkaTemp2[8]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.417 ns                ;
; N/A                                     ; 157.06 MHz ( period = 6.367 ns )                    ; angkaTemp2[9]  ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 157.28 MHz ( period = 6.358 ns )                    ; angkaTemp2[6]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; angkaTemp2[1]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; angkaTemp2[7]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.369 ns                ;
; N/A                                     ; 158.03 MHz ( period = 6.328 ns )                    ; angkaTemp2[3]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; angkaTemp2[12] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.299 ns                ;
; N/A                                     ; 158.48 MHz ( period = 6.310 ns )                    ; angkaTemp2[1]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; angkaTemp2[2]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 158.88 MHz ( period = 6.294 ns )                    ; angkaTemp2[9]  ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; angkaTemp2[0]  ; angka[6]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 159.72 MHz ( period = 6.261 ns )                    ; angkaTemp2[2]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; angkaTemp2[12] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; angkaTemp2[5]  ; angka[19]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 160.49 MHz ( period = 6.231 ns )                    ; angkaTemp2[3]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 160.59 MHz ( period = 6.227 ns )                    ; angkaTemp2[8]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; angkaTemp2[4]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; angkaTemp2[12] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; angkaTemp2[4]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; angkaTemp2[0]  ; angka[5]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; angkaTemp2[5]  ; angka[15]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; angkaTemp2[5]  ; angka[12]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; angkaTemp2[13] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; angkaTemp2[3]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; angkaTemp2[5]  ; angka[8]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; angkaTemp2[14] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; angkaTemp2[4]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 162.34 MHz ( period = 6.160 ns )                    ; angkaTemp2[10] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; angkaTemp2[9]  ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 162.55 MHz ( period = 6.152 ns )                    ; angkaTemp2[5]  ; angka[14]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 162.71 MHz ( period = 6.146 ns )                    ; angkaTemp2[4]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; angkaTemp2[1]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; angkaTemp2[12] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.135 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; angkaTemp2[4]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; angkaTemp2[13] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; angkaTemp2[1]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; angkaTemp2[8]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; angkaTemp2[6]  ; angka[19]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; angkaTemp2[14] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; angkaTemp2[10] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; angkaTemp2[13] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; angkaTemp2[2]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; angkaTemp2[7]  ; angka[19]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; angkaTemp2[1]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 164.39 MHz ( period = 6.083 ns )                    ; angkaTemp2[8]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 164.42 MHz ( period = 6.082 ns )                    ; angkaTemp2[2]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 164.50 MHz ( period = 6.079 ns )                    ; angkaTemp2[4]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; angkaTemp2[15] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.071 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; angkaTemp2[6]  ; angka[15]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 164.77 MHz ( period = 6.069 ns )                    ; angkaTemp2[0]  ; angka[11]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 164.80 MHz ( period = 6.068 ns )                    ; angkaTemp2[6]  ; angka[12]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; angkaTemp2[1]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; angkaTemp2[14] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; angkaTemp2[1]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; angkaTemp2[10] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; angkaTemp2[6]  ; angka[8]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; angkaTemp2[7]  ; angka[15]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; angkaTemp2[7]  ; angka[12]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; angkaTemp2[11] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; angkaTemp2[2]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; angkaTemp2[7]  ; angka[8]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; angkaTemp2[13] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 166.11 MHz ( period = 6.020 ns )                    ; angkaTemp2[6]  ; angka[14]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 166.20 MHz ( period = 6.017 ns )                    ; angkaTemp2[2]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; angkaTemp2[3]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; angkaTemp2[15] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; angkaTemp2[9]  ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; angkaTemp2[2]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 166.53 MHz ( period = 6.005 ns )                    ; angkaTemp2[3]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; angkaTemp2[12] ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; angkaTemp2[0]  ; angka[10]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; angkaTemp2[1]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; angkaTemp2[7]  ; angka[14]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 167.00 MHz ( period = 5.988 ns )                    ; angkaTemp2[14] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; angkaTemp2[10] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; angkaTemp2[11] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; angkaTemp2[15] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; angkaTemp2[3]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; angkaTemp2[2]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 168.21 MHz ( period = 5.945 ns )                    ; angkaTemp2[5]  ; angka[17]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.008 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; angkaTemp2[3]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; angkaTemp2[11] ; angka[26]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 168.61 MHz ( period = 5.931 ns )                    ; angkaTemp2[3]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; angkaTemp2[8]  ; angka[22]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 169.15 MHz ( period = 5.912 ns )                    ; angkaTemp2[9]  ; angka[29]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; angkaTemp2[8]  ; angka[20]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; angkaTemp2[15] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; angkaTemp2[0]  ; angka[9]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; angkaTemp2[13] ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; angkaTemp2[3]  ; angka[21]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; angkaTemp2[9]  ; angka[24]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 170.65 MHz ( period = 5.860 ns )                    ; angkaTemp2[11] ; angka[31]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; angkaTemp2[0]  ; angka[4]$latch  ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; angkaTemp2[8]  ; angka[23]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; angkaTemp2[17] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; angkaTemp2[12] ; angka[30]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; angkaTemp2[14] ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.910 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; angkaTemp2[10] ; angka[27]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 171.26 MHz ( period = 5.839 ns )                    ; angkaTemp2[8]  ; angka[18]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; angkaTemp2[4]  ; angka[19]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 171.53 MHz ( period = 5.830 ns )                    ; angkaTemp2[8]  ; angka[16]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; angkaTemp2[6]  ; angka[17]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; angkaTemp2[5]  ; angka[13]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; angkaTemp2[4]  ; angka[15]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; angkaTemp2[17] ; angka[25]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 172.71 MHz ( period = 5.790 ns )                    ; angkaTemp2[18] ; angka[28]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 172.74 MHz ( period = 5.789 ns )                    ; angkaTemp2[4]  ; angka[12]$latch ; Sudut[31]  ; Sudut[31] ; None                        ; None                      ; 4.829 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                 ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'modeSin'                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 125.83 MHz ( period = 7.947 ns )                    ; angkaTemp2[0]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 126.84 MHz ( period = 7.884 ns )                    ; angkaTemp2[0]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 7.219 ns                ;
; N/A                                     ; 127.50 MHz ( period = 7.843 ns )                    ; angkaTemp2[0]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 128.70 MHz ( period = 7.770 ns )                    ; angkaTemp2[0]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; angkaTemp2[0]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 133.60 MHz ( period = 7.485 ns )                    ; angkaTemp2[0]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 135.35 MHz ( period = 7.388 ns )                    ; angkaTemp2[0]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.725 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; angkaTemp2[0]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; angkaTemp2[0]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; angkaTemp2[5]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.394 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; angkaTemp2[0]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; angkaTemp2[0]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 140.67 MHz ( period = 7.109 ns )                    ; angkaTemp2[5]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.393 ns                ;
; N/A                                     ; 140.90 MHz ( period = 7.097 ns )                    ; angkaTemp2[0]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.447 ns                ;
; N/A                                     ; 141.08 MHz ( period = 7.088 ns )                    ; angkaTemp2[0]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.348 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; angkaTemp2[5]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 142.05 MHz ( period = 7.040 ns )                    ; angkaTemp2[6]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; angkaTemp2[0]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 142.57 MHz ( period = 7.014 ns )                    ; angkaTemp2[7]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; angkaTemp2[5]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 143.33 MHz ( period = 6.977 ns )                    ; angkaTemp2[6]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; angkaTemp2[7]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 144.18 MHz ( period = 6.936 ns )                    ; angkaTemp2[6]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; angkaTemp2[7]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; angkaTemp2[6]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; angkaTemp2[5]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.140 ns                ;
; N/A                                     ; 146.26 MHz ( period = 6.837 ns )                    ; angkaTemp2[7]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; angkaTemp2[0]  ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; angkaTemp2[4]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.016 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; angkaTemp2[0]  ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.073 ns                ;
; N/A                                     ; 148.37 MHz ( period = 6.740 ns )                    ; angkaTemp2[0]  ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 148.68 MHz ( period = 6.726 ns )                    ; angkaTemp2[6]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 148.83 MHz ( period = 6.719 ns )                    ; angkaTemp2[0]  ; angka[8]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; angkaTemp2[5]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 149.25 MHz ( period = 6.700 ns )                    ; angkaTemp2[7]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.984 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; angkaTemp2[4]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 149.43 MHz ( period = 6.692 ns )                    ; angkaTemp2[0]  ; angka[14]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; angkaTemp2[1]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.924 ns                ;
; N/A                                     ; 150.22 MHz ( period = 6.657 ns )                    ; angkaTemp2[4]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 150.78 MHz ( period = 6.632 ns )                    ; angkaTemp2[2]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; angkaTemp2[1]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; angkaTemp2[5]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 151.88 MHz ( period = 6.584 ns )                    ; angkaTemp2[4]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; angkaTemp2[6]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; angkaTemp2[1]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; angkaTemp2[2]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 152.30 MHz ( period = 6.566 ns )                    ; angkaTemp2[5]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 152.56 MHz ( period = 6.555 ns )                    ; angkaTemp2[3]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 152.63 MHz ( period = 6.552 ns )                    ; angkaTemp2[7]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; angkaTemp2[2]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; angkaTemp2[1]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; angkaTemp2[3]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; angkaTemp2[0]  ; angka[17]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; angkaTemp2[6]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; angkaTemp2[7]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; angkaTemp2[2]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; angkaTemp2[8]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; angkaTemp2[3]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; angkaTemp2[4]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; angkaTemp2[6]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; angkaTemp2[7]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 156.30 MHz ( period = 6.398 ns )                    ; angkaTemp2[5]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; angkaTemp2[8]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 156.57 MHz ( period = 6.387 ns )                    ; angkaTemp2[5]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 156.79 MHz ( period = 6.378 ns )                    ; angkaTemp2[3]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 157.06 MHz ( period = 6.367 ns )                    ; angkaTemp2[1]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 157.48 MHz ( period = 6.350 ns )                    ; angkaTemp2[8]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 157.60 MHz ( period = 6.345 ns )                    ; angkaTemp2[0]  ; angka[13]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 157.73 MHz ( period = 6.340 ns )                    ; angkaTemp2[5]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 158.18 MHz ( period = 6.322 ns )                    ; angkaTemp2[5]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 158.28 MHz ( period = 6.318 ns )                    ; angkaTemp2[2]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 158.40 MHz ( period = 6.313 ns )                    ; angkaTemp2[5]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; angkaTemp2[4]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.624 ns                ;
; N/A                                     ; 159.31 MHz ( period = 6.277 ns )                    ; angkaTemp2[8]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; angkaTemp2[6]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; angkaTemp2[6]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.485 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; angkaTemp2[5]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; angkaTemp2[3]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 160.26 MHz ( period = 6.240 ns )                    ; angkaTemp2[7]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 160.36 MHz ( period = 6.236 ns )                    ; angkaTemp2[9]  ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; angkaTemp2[7]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 160.80 MHz ( period = 6.219 ns )                    ; angkaTemp2[1]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; angkaTemp2[6]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.486 ns                ;
; N/A                                     ; 161.24 MHz ( period = 6.202 ns )                    ; angkaTemp2[4]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; angkaTemp2[0]  ; angka[7]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.517 ns                ;
; N/A                                     ; 161.55 MHz ( period = 6.190 ns )                    ; angkaTemp2[6]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; angkaTemp2[7]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 161.79 MHz ( period = 6.181 ns )                    ; angkaTemp2[6]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 162.00 MHz ( period = 6.173 ns )                    ; angkaTemp2[9]  ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; angkaTemp2[2]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.483 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; angkaTemp2[7]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; angkaTemp2[7]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; angkaTemp2[4]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; angkaTemp2[8]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.417 ns                ;
; N/A                                     ; 163.08 MHz ( period = 6.132 ns )                    ; angkaTemp2[9]  ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; angkaTemp2[6]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 163.35 MHz ( period = 6.122 ns )                    ; angkaTemp2[1]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; angkaTemp2[7]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.369 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; angkaTemp2[3]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 164.42 MHz ( period = 6.082 ns )                    ; angkaTemp2[12] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.299 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; angkaTemp2[1]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 164.66 MHz ( period = 6.073 ns )                    ; angkaTemp2[2]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; angkaTemp2[9]  ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; angkaTemp2[0]  ; angka[6]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; angkaTemp2[2]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; angkaTemp2[12] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 166.28 MHz ( period = 6.014 ns )                    ; angkaTemp2[5]  ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 166.78 MHz ( period = 5.996 ns )                    ; angkaTemp2[3]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 166.89 MHz ( period = 5.992 ns )                    ; angkaTemp2[8]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 167.03 MHz ( period = 5.987 ns )                    ; angkaTemp2[4]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 167.28 MHz ( period = 5.978 ns )                    ; angkaTemp2[12] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 167.34 MHz ( period = 5.976 ns )                    ; angkaTemp2[4]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; angkaTemp2[0]  ; angka[5]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; angkaTemp2[5]  ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; angkaTemp2[5]  ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; angkaTemp2[13] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 168.10 MHz ( period = 5.949 ns )                    ; angkaTemp2[3]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; angkaTemp2[5]  ; angka[8]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 168.63 MHz ( period = 5.930 ns )                    ; angkaTemp2[14] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; angkaTemp2[4]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 168.78 MHz ( period = 5.925 ns )                    ; angkaTemp2[10] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 168.86 MHz ( period = 5.922 ns )                    ; angkaTemp2[9]  ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; angkaTemp2[5]  ; angka[14]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; angkaTemp2[4]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 169.29 MHz ( period = 5.907 ns )                    ; angkaTemp2[1]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; angkaTemp2[12] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.135 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; angkaTemp2[4]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; angkaTemp2[13] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.196 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; angkaTemp2[1]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; angkaTemp2[8]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; angkaTemp2[6]  ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 170.44 MHz ( period = 5.867 ns )                    ; angkaTemp2[14] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 170.59 MHz ( period = 5.862 ns )                    ; angkaTemp2[10] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 170.68 MHz ( period = 5.859 ns )                    ; angkaTemp2[13] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; angkaTemp2[2]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 170.77 MHz ( period = 5.856 ns )                    ; angkaTemp2[7]  ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; angkaTemp2[1]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; angkaTemp2[8]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; angkaTemp2[2]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 171.12 MHz ( period = 5.844 ns )                    ; angkaTemp2[4]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; angkaTemp2[15] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.071 ns                ;
; N/A                                     ; 171.35 MHz ( period = 5.836 ns )                    ; angkaTemp2[6]  ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; angkaTemp2[0]  ; angka[11]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; angkaTemp2[6]  ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; angkaTemp2[1]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 171.64 MHz ( period = 5.826 ns )                    ; angkaTemp2[14] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; angkaTemp2[1]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 171.79 MHz ( period = 5.821 ns )                    ; angkaTemp2[10] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; angkaTemp2[6]  ; angka[8]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; angkaTemp2[7]  ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; angkaTemp2[7]  ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; angkaTemp2[11] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; angkaTemp2[2]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; angkaTemp2[7]  ; angka[8]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; angkaTemp2[13] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; angkaTemp2[6]  ; angka[14]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; angkaTemp2[2]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 172.98 MHz ( period = 5.781 ns )                    ; angkaTemp2[3]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; angkaTemp2[15] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; angkaTemp2[9]  ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 173.22 MHz ( period = 5.773 ns )                    ; angkaTemp2[2]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; angkaTemp2[3]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 173.37 MHz ( period = 5.768 ns )                    ; angkaTemp2[12] ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; angkaTemp2[0]  ; angka[10]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; angkaTemp2[1]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; angkaTemp2[7]  ; angka[14]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; angkaTemp2[14] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 173.97 MHz ( period = 5.748 ns )                    ; angkaTemp2[10] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; angkaTemp2[11] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; angkaTemp2[15] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 174.73 MHz ( period = 5.723 ns )                    ; angkaTemp2[3]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; angkaTemp2[2]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 175.13 MHz ( period = 5.710 ns )                    ; angkaTemp2[5]  ; angka[17]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.008 ns                ;
; N/A                                     ; 175.28 MHz ( period = 5.705 ns )                    ; angkaTemp2[3]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; angkaTemp2[11] ; angka[26]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; angkaTemp2[3]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; angkaTemp2[8]  ; angka[22]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; angkaTemp2[9]  ; angka[29]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; angkaTemp2[8]  ; angka[20]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 176.68 MHz ( period = 5.660 ns )                    ; angkaTemp2[15] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; angkaTemp2[0]  ; angka[9]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 177.02 MHz ( period = 5.649 ns )                    ; angkaTemp2[13] ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; angkaTemp2[3]  ; angka[21]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 177.62 MHz ( period = 5.630 ns )                    ; angkaTemp2[9]  ; angka[24]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; angkaTemp2[11] ; angka[31]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 177.87 MHz ( period = 5.622 ns )                    ; angkaTemp2[0]  ; angka[4]$latch  ; modeSin    ; modeSin  ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 177.87 MHz ( period = 5.622 ns )                    ; angkaTemp2[8]  ; angka[23]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; angkaTemp2[17] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; angkaTemp2[12] ; angka[30]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; angkaTemp2[14] ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.910 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; angkaTemp2[10] ; angka[27]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; angkaTemp2[8]  ; angka[18]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 178.48 MHz ( period = 5.603 ns )                    ; angkaTemp2[4]  ; angka[19]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; angkaTemp2[8]  ; angka[16]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 179.28 MHz ( period = 5.578 ns )                    ; angkaTemp2[6]  ; angka[17]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; angkaTemp2[5]  ; angka[13]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; angkaTemp2[4]  ; angka[15]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; angkaTemp2[17] ; angka[25]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.845 ns                ;
; N/A                                     ; 180.02 MHz ( period = 5.555 ns )                    ; angkaTemp2[18] ; angka[28]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; angkaTemp2[4]  ; angka[12]$latch ; modeSin    ; modeSin  ; None                        ; None                      ; 4.829 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'modeCos'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; modeCos    ; modeCos  ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; modeCos    ; modeCos  ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[9]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[9]   ; Sudut[9] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[10]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[10]  ; Sudut[10] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[11]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[11]  ; Sudut[11] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[8]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[8]   ; Sudut[8] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[12]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[58] ; angka[28]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[54] ; angka[24]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[12]  ; Sudut[12] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[13]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[58] ; angka[28]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[54] ; angka[24]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[13]  ; Sudut[13] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[15]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[58] ; angka[28]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[54] ; angka[24]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[15]  ; Sudut[15] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[14]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[58] ; angka[28]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[54] ; angka[24]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[14]  ; Sudut[14] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[2]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[2]   ; Sudut[2] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[0]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[0]   ; Sudut[0] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[3]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[3]   ; Sudut[3] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[1]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[1]   ; Sudut[1] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[5]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[5]   ; Sudut[5] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[6]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[6]   ; Sudut[6] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[4]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[4]   ; Sudut[4] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[7]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[7]   ; Sudut[7] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[20]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[20]  ; Sudut[20] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[22]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[22]  ; Sudut[22] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[21]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[21]  ; Sudut[21] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[23]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[23]  ; Sudut[23] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[17]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[17]  ; Sudut[17] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[19]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[19]  ; Sudut[19] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[16]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[16]  ; Sudut[16] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[18]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[18]  ; Sudut[18] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[28]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[28]  ; Sudut[28] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[26]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[26]  ; Sudut[26] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[24]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[24]  ; Sudut[24] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[27]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[27]  ; Sudut[27] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[25]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[25]  ; Sudut[25] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[30]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[30]  ; Sudut[30] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sudut[29]'                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 278.01 MHz ( period = 3.597 ns )               ; angkaTemp[38] ; angka[8]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; angkaTemp[46] ; angka[16]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 2.437 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; angkaTemp[34] ; angka[4]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; angkaTemp[42] ; angka[12]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 2.042 ns                ;
; N/A   ; 358.29 MHz ( period = 2.791 ns )               ; angkaTemp[50] ; angka[20]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; 396.04 MHz ( period = 2.525 ns )               ; angkaTemp[58] ; angka[28]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; angkaTemp[54] ; angka[24]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.435 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[36] ; angka[6]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[41] ; angka[11]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[32] ; angka[2]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[52] ; angka[22]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[35] ; angka[5]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.102 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[48] ; angka[18]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[33] ; angka[3]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[53] ; angka[23]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[57] ; angka[27]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[49] ; angka[19]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.107 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[40] ; angka[10]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[59] ; angka[29]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[56] ; angka[26]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[45] ; angka[15]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[51] ; angka[21]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[60] ; angka[30]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[30] ; angka[0]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.960 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[44] ; angka[14]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[63] ; angka[31]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[37] ; angka[7]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[31] ; angka[1]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[47] ; angka[17]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[39] ; angka[9]$latch  ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[43] ; angka[13]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; angkaTemp[55] ; angka[25]$latch ; Sudut[29]  ; Sudut[29] ; None                        ; None                      ; 0.949 ns                ;
+-------+------------------------------------------------+---------------+-----------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[31]                ; subtractor:blokSubtractor|a[31]     ; clk        ; clk      ; None                       ; None                       ; 0.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[31]                ; subtractor:blokSubtractor|b[31]     ; clk        ; clk      ; None                       ; None                       ; 0.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[10]     ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[15]     ; clk        ; clk      ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[0]                 ; regis:blokOutCos|outputRegister[0]  ; clk        ; clk      ; None                       ; None                       ; 0.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[12]     ; clk        ; clk      ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; subtractor:blokSubtractor|b[6]      ; clk        ; clk      ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[11]     ; clk        ; clk      ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[9]                 ; regis:blokOutSin|outputRegister[9]  ; clk        ; clk      ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[5]                 ; regis:blokOutCos|outputRegister[5]  ; clk        ; clk      ; None                       ; None                       ; 1.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[0]                 ; regis:blokOutSin|outputRegister[0]  ; clk        ; clk      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[29]     ; clk        ; clk      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[21]     ; clk        ; clk      ; None                       ; None                       ; 2.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[14]                ; regis:blokOutCos|outputRegister[14] ; clk        ; clk      ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[8]      ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[2]                 ; regis:blokOutCos|outputRegister[2]  ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; regis:blokOutSin|outputRegister[24] ; clk        ; clk      ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[7]                 ; regis:blokOutCos|outputRegister[7]  ; clk        ; clk      ; None                       ; None                       ; 1.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; regis:blokOutSin|outputRegister[26] ; clk        ; clk      ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[18]                ; subtractor:blokSubtractor|a[5]      ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[16]     ; clk        ; clk      ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 2.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; subtractor:blokSubtractor|b[13]     ; clk        ; clk      ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; regis:blokOutSin|outputRegister[21] ; clk        ; clk      ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[16]                ; regis:blokOutCos|outputRegister[16] ; clk        ; clk      ; None                       ; None                       ; 1.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; regis:blokOutSin|outputRegister[20] ; clk        ; clk      ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[13]                ; regis:blokOutSin|outputRegister[13] ; clk        ; clk      ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[6]                 ; regis:blokOutCos|outputRegister[6]  ; clk        ; clk      ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[1]                 ; regis:blokOutSin|outputRegister[1]  ; clk        ; clk      ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[11]                ; regis:blokOutSin|outputRegister[11] ; clk        ; clk      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[15]                ; regis:blokOutCos|outputRegister[15] ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[17]     ; clk        ; clk      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[18]                ; regis:blokOutCos|outputRegister[18] ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[12]     ; clk        ; clk      ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; regis:blokOutCos|outputRegister[23] ; clk        ; clk      ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[26]     ; clk        ; clk      ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[8]      ; clk        ; clk      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[19]                ; regis:blokOutSin|outputRegister[19] ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; regis:blokOutSin|outputRegister[28] ; clk        ; clk      ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[14]                ; subtractor:blokSubtractor|a[1]      ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; regis:blokOutCos|outputRegister[21] ; clk        ; clk      ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[13]                ; subtractor:blokSubtractor|a[0]      ; clk        ; clk      ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; subtractor:blokSubtractor|b[5]      ; clk        ; clk      ; None                       ; None                       ; 2.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[13]                ; subtractor:blokSubtractor|b[0]      ; clk        ; clk      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[10]                ; regis:blokOutCos|outputRegister[10] ; clk        ; clk      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; regis:blokOutSin|outputRegister[14] ; clk        ; clk      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[15]                ; subtractor:blokSubtractor|a[2]      ; clk        ; clk      ; None                       ; None                       ; 2.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[20]     ; clk        ; clk      ; None                       ; None                       ; 2.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[11]                ; regis:blokOutCos|outputRegister[11] ; clk        ; clk      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; subtractor:blokSubtractor|b[1]      ; clk        ; clk      ; None                       ; None                       ; 2.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[10]     ; clk        ; clk      ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[10]                ; regis:blokOutSin|outputRegister[10] ; clk        ; clk      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[17]                ; regis:blokOutCos|outputRegister[17] ; clk        ; clk      ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[29]     ; clk        ; clk      ; None                       ; None                       ; 3.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[9]                 ; regis:blokOutCos|outputRegister[9]  ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; regis:blokOutSin|outputRegister[18] ; clk        ; clk      ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; regis:blokOutSin|outputRegister[29] ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 3.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; regis:blokOutSin|outputRegister[30] ; clk        ; clk      ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[15]     ; clk        ; clk      ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; regis:blokOutSin|outputRegister[23] ; clk        ; clk      ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[13]     ; clk        ; clk      ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[13]                ; subtractor:blokSubtractor|a[1]      ; clk        ; clk      ; None                       ; None                       ; 3.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[17]                ; subtractor:blokSubtractor|a[4]      ; clk        ; clk      ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[12]                ; regis:blokOutSin|outputRegister[12] ; clk        ; clk      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[31]                ; regis:blokOutCos|outputRegister[31] ; clk        ; clk      ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[7]                 ; regis:blokOutSin|outputRegister[7]  ; clk        ; clk      ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 3.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[27]     ; clk        ; clk      ; None                       ; None                       ; 3.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; regis:blokOutCos|outputRegister[24] ; clk        ; clk      ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[8]                 ; regis:blokOutCos|outputRegister[8]  ; clk        ; clk      ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; regis:blokOutSin|outputRegister[17] ; clk        ; clk      ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; regis:blokOutCos|outputRegister[29] ; clk        ; clk      ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[11]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 3.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; regis:blokOutCos|outputRegister[22] ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; regis:blokOutCos|outputRegister[25] ; clk        ; clk      ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[14]     ; clk        ; clk      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; regis:blokOutCos|outputRegister[19] ; clk        ; clk      ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[1]                 ; regis:blokOutCos|outputRegister[1]  ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[28]     ; clk        ; clk      ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[5]                 ; regis:blokOutSin|outputRegister[5]  ; clk        ; clk      ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[12]                ; regis:blokOutCos|outputRegister[12] ; clk        ; clk      ; None                       ; None                       ; 2.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; regis:blokOutCos|outputRegister[30] ; clk        ; clk      ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; regis:blokOutSin|outputRegister[27] ; clk        ; clk      ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[31]                ; regis:blokOutSin|outputRegister[31] ; clk        ; clk      ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; subtractor:blokSubtractor|a[6]      ; clk        ; clk      ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[2]                 ; regis:blokOutSin|outputRegister[2]  ; clk        ; clk      ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[11]     ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[13]     ; clk        ; clk      ; None                       ; None                       ; 3.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[3]                 ; regis:blokOutCos|outputRegister[3]  ; clk        ; clk      ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; subtractor:blokSubtractor|a[7]      ; clk        ; clk      ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; regis:blokOutCos|outputRegister[20] ; clk        ; clk      ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[4]                 ; regis:blokOutCos|outputRegister[4]  ; clk        ; clk      ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[13]                ; regis:blokOutCos|outputRegister[13] ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[28]     ; clk        ; clk      ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[8]      ; clk        ; clk      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; regis:blokOutCos|outputRegister[27] ; clk        ; clk      ; None                       ; None                       ; 2.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; regis:blokOutCos|outputRegister[28] ; clk        ; clk      ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[10]     ; clk        ; clk      ; None                       ; None                       ; 3.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 3.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[16]                ; subtractor:blokSubtractor|a[3]      ; clk        ; clk      ; None                       ; None                       ; 3.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[28]     ; clk        ; clk      ; None                       ; None                       ; 3.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[16]                ; subtractor:blokSubtractor|b[3]      ; clk        ; clk      ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 3.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[15]                ; regis:blokOutSin|outputRegister[15] ; clk        ; clk      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[16]                ; regis:blokOutSin|outputRegister[16] ; clk        ; clk      ; None                       ; None                       ; 2.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[11]                ; subtractor:blokSubtractor|a[10]     ; clk        ; clk      ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[8]                 ; regis:blokOutSin|outputRegister[8]  ; clk        ; clk      ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; regis:blokOutSin|outputRegister[22] ; clk        ; clk      ; None                       ; None                       ; 2.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; regis:blokOutSin|outputRegister[25] ; clk        ; clk      ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; subtractor:blokSubtractor|b[2]      ; clk        ; clk      ; None                       ; None                       ; 3.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[7]      ; clk        ; clk      ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; subtractor:blokSubtractor|a[25]     ; clk        ; clk      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; subtractor:blokSubtractor|b[4]      ; clk        ; clk      ; None                       ; None                       ; 3.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[3]                 ; regis:blokOutSin|outputRegister[3]  ; clk        ; clk      ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[27]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 3.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[24]                ; subtractor:blokSubtractor|a[21]     ; clk        ; clk      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[16]     ; clk        ; clk      ; None                       ; None                       ; 3.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[30]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 3.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 3.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[15]                ; subtractor:blokSubtractor|a[3]      ; clk        ; clk      ; None                       ; None                       ; 3.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[4]                 ; regis:blokOutSin|outputRegister[4]  ; clk        ; clk      ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[26]                ; regis:blokOutCos|outputRegister[26] ; clk        ; clk      ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[28]     ; clk        ; clk      ; None                       ; None                       ; 3.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 3.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[22]     ; clk        ; clk      ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[14]     ; clk        ; clk      ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[19]                ; subtractor:blokSubtractor|a[7]      ; clk        ; clk      ; None                       ; None                       ; 4.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[11]     ; clk        ; clk      ; None                       ; None                       ; 4.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[9]      ; clk        ; clk      ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[19]     ; clk        ; clk      ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[27]     ; clk        ; clk      ; None                       ; None                       ; 4.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[17]                ; subtractor:blokSubtractor|b[5]      ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[24]                ; subtractor:blokSubtractor|b[12]     ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[21]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 4.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[28]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[19]     ; clk        ; clk      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[9]                 ; subtractor:blokSubtractor|b[8]      ; clk        ; clk      ; None                       ; None                       ; 4.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[26]     ; clk        ; clk      ; None                       ; None                       ; 4.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[11]                ; subtractor:blokSubtractor|a[2]      ; clk        ; clk      ; None                       ; None                       ; 4.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[24]     ; clk        ; clk      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[26]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[23]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 4.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[29]                ; subtractor:blokSubtractor|a[25]     ; clk        ; clk      ; None                       ; None                       ; 4.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[17]                ; subtractor:blokSubtractor|a[5]      ; clk        ; clk      ; None                       ; None                       ; 4.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[22]                ; subtractor:blokSubtractor|b[9]      ; clk        ; clk      ; None                       ; None                       ; 4.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 4.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[25]                ; subtractor:blokSubtractor|a[22]     ; clk        ; clk      ; None                       ; None                       ; 4.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[23]                ; subtractor:blokSubtractor|b[21]     ; clk        ; clk      ; None                       ; None                       ; 4.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[12]                ; subtractor:blokSubtractor|b[11]     ; clk        ; clk      ; None                       ; None                       ; 4.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 4.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[20]                ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 4.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[30]                ; subtractor:blokSubtractor|b[24]     ; clk        ; clk      ; None                       ; None                       ; 4.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[15]                ; subtractor:blokSubtractor|b[2]      ; clk        ; clk      ; None                       ; None                       ; 4.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[15]                ; subtractor:blokSubtractor|b[3]      ; clk        ; clk      ; None                       ; None                       ; 4.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[2]                 ; subtractor:blokSubtractor|b[18]     ; clk        ; clk      ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[6]                 ; regis:blokOutSin|outputRegister[6]  ; clk        ; clk      ; None                       ; None                       ; 3.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[20]                ; subtractor:blokSubtractor|a[8]      ; clk        ; clk      ; None                       ; None                       ; 4.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[25]     ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 4.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[29]                ; subtractor:blokSubtractor|b[27]     ; clk        ; clk      ; None                       ; None                       ; 4.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[27]                ; subtractor:blokSubtractor|a[15]     ; clk        ; clk      ; None                       ; None                       ; 4.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[28]                ; subtractor:blokSubtractor|a[25]     ; clk        ; clk      ; None                       ; None                       ; 4.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[18]                ; subtractor:blokSubtractor|b[15]     ; clk        ; clk      ; None                       ; None                       ; 4.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[25]                ; subtractor:blokSubtractor|b[17]     ; clk        ; clk      ; None                       ; None                       ; 4.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[22]                ; subtractor:blokSubtractor|a[20]     ; clk        ; clk      ; None                       ; None                       ; 4.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[3]                 ; subtractor:blokSubtractor|b[23]     ; clk        ; clk      ; None                       ; None                       ; 2.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[21]                ; subtractor:blokSubtractor|a[18]     ; clk        ; clk      ; None                       ; None                       ; 4.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; subtractor:blokSubtractor|kCount[1]                 ; subtractor:blokSubtractor|a[23]     ; clk        ; clk      ; None                       ; None                       ; 2.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[12]                ; subtractor:blokSubtractor|a[2]      ; clk        ; clk      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; subtractor:blokSubtractor|b[11]     ; clk        ; clk      ; None                       ; None                       ; 4.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisY:blokRegisY|outputRegister[12]                ; subtractor:blokSubtractor|a[9]      ; clk        ; clk      ; None                       ; None                       ; 4.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; regisX:blokRegisX|outputRegister[14]                ; subtractor:blokSubtractor|b[13]     ; clk        ; clk      ; None                       ; None                       ; 4.741 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                     ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+---------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From      ; To                                          ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+---------------------------------------------+-----------+
; N/A                                     ; None                                                ; 9.482 ns   ; Sudut[1]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.481 ns   ; Sudut[1]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.352 ns   ; Sudut[3]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.351 ns   ; Sudut[3]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.333 ns   ; Sudut[7]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.332 ns   ; Sudut[7]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.288 ns   ; Sudut[0]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.287 ns   ; Sudut[0]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.197 ns   ; Sudut[2]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.196 ns   ; Sudut[2]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.172 ns   ; Sudut[11] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.171 ns   ; Sudut[11] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.109 ns   ; Sudut[6]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.108 ns   ; Sudut[6]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 9.041 ns   ; Sudut[4]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 9.040 ns   ; Sudut[4]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.974 ns   ; Sudut[5]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 8.973 ns   ; Sudut[5]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.794 ns   ; Sudut[9]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 8.793 ns   ; Sudut[9]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.664 ns   ; Sudut[8]  ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 8.663 ns   ; Sudut[8]  ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.609 ns   ; Sudut[10] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 8.608 ns   ; Sudut[10] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.503 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.373 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.354 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.309 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.275 ns   ; Sudut[1]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 8.235 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 8.218 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.193 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.165 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 8.147 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 8.145 ns   ; Sudut[3]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 8.142 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 8.130 ns   ; Sudut[6]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.126 ns   ; Sudut[7]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 8.119 ns   ; Sudut[1]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 8.109 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 8.105 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 8.086 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 8.081 ns   ; Sudut[0]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 8.062 ns   ; Sudut[4]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 8.056 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 8.041 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 8.035 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 8.018 ns   ; Sudut[20] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 8.017 ns   ; Sudut[20] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 8.017 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 8.016 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 8.012 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.998 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.995 ns   ; Sudut[5]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.993 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.990 ns   ; Sudut[2]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 7.989 ns   ; Sudut[3]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.982 ns   ; modeSin   ; angka[8]$latch                              ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.979 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.971 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.970 ns   ; Sudut[7]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.965 ns   ; Sudut[11] ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 7.962 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.960 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.953 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.953 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.950 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 7.948 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.926 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.925 ns   ; Sudut[0]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.925 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 7.916 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.915 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[1]      ; clk       ;
; N/A                                     ; None                                                ; 7.915 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.907 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.906 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[25]     ; clk       ;
; N/A                                     ; None                                                ; 7.903 ns   ; modeSin   ; angka[28]$latch                             ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.902 ns   ; Sudut[6]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 7.900 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.896 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[22]     ; clk       ;
; N/A                                     ; None                                                ; 7.894 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.880 ns   ; Sudut[2]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.862 ns   ; Sudut[6]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 7.862 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.862 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.857 ns   ; Sudut[2]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.855 ns   ; Sudut[11] ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.852 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[23]     ; clk       ;
; N/A                                     ; None                                                ; 7.838 ns   ; modeSin   ; angka[8]$latch                              ; modeCos   ;
; N/A                                     ; None                                                ; 7.837 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.835 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.834 ns   ; Sudut[4]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 7.834 ns   ; Sudut[2]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.832 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.832 ns   ; Sudut[11] ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.826 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.824 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.823 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.818 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.815 ns   ; Sudut[9]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.813 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.811 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.809 ns   ; Sudut[11] ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.804 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.799 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.794 ns   ; Sudut[4]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 7.794 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[17]     ; clk       ;
; N/A                                     ; None                                                ; 7.793 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[21]     ; clk       ;
; N/A                                     ; None                                                ; 7.792 ns   ; Sudut[6]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.792 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.786 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.785 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[1]      ; clk       ;
; N/A                                     ; None                                                ; 7.778 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[10]     ; clk       ;
; N/A                                     ; None                                                ; 7.776 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[25]     ; clk       ;
; N/A                                     ; None                                                ; 7.774 ns   ; Sudut[6]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.773 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[10]     ; clk       ;
; N/A                                     ; None                                                ; 7.771 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.770 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.769 ns   ; Sudut[6]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.768 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.768 ns   ; Sudut[31] ; angka[8]$latch                              ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.767 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.767 ns   ; Sudut[5]  ; subtractor:blokSubtractor|angle_outTemp[6]  ; clk       ;
; N/A                                     ; None                                                ; 7.766 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[1]      ; clk       ;
; N/A                                     ; None                                                ; 7.766 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[22]     ; clk       ;
; N/A                                     ; None                                                ; 7.764 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.759 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.759 ns   ; modeSin   ; angka[28]$latch                             ; modeCos   ;
; N/A                                     ; None                                                ; 7.757 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[25]     ; clk       ;
; N/A                                     ; None                                                ; 7.751 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.749 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[8]      ; clk       ;
; N/A                                     ; None                                                ; 7.747 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[22]     ; clk       ;
; N/A                                     ; None                                                ; 7.746 ns   ; Sudut[6]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.746 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.745 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.739 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[20]     ; clk       ;
; N/A                                     ; None                                                ; 7.736 ns   ; Sudut[6]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.727 ns   ; Sudut[5]  ; subtractor:blokSubtractor|x_outTemp[14]     ; clk       ;
; N/A                                     ; None                                                ; 7.724 ns   ; Sudut[4]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.722 ns   ; Sudut[19] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 7.722 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[23]     ; clk       ;
; N/A                                     ; None                                                ; 7.722 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.721 ns   ; Sudut[19] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 7.721 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[1]      ; clk       ;
; N/A                                     ; None                                                ; 7.719 ns   ; Sudut[1]  ; subtractor:blokSubtractor|angle_outTemp[22] ; clk       ;
; N/A                                     ; None                                                ; 7.718 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[25]     ; clk       ;
; N/A                                     ; None                                                ; 7.712 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[25]     ; clk       ;
; N/A                                     ; None                                                ; 7.709 ns   ; Sudut[18] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 7.708 ns   ; Sudut[18] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 7.707 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.706 ns   ; Sudut[4]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.706 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.705 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.703 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[23]     ; clk       ;
; N/A                                     ; None                                                ; 7.702 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[22]     ; clk       ;
; N/A                                     ; None                                                ; 7.701 ns   ; Sudut[4]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.700 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[27]     ; clk       ;
; N/A                                     ; None                                                ; 7.700 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.699 ns   ; Sudut[1]  ; subtractor:blokSubtractor|angle_outTemp[13] ; clk       ;
; N/A                                     ; None                                                ; 7.697 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[5]      ; clk       ;
; N/A                                     ; None                                                ; 7.696 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.695 ns   ; Sudut[16] ; fsm:TOFSM|currentState.s2                   ; clk       ;
; N/A                                     ; None                                                ; 7.694 ns   ; Sudut[16] ; fsm:TOFSM|currentState.s1                   ; clk       ;
; N/A                                     ; None                                                ; 7.689 ns   ; Sudut[31] ; angka[28]$latch                             ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.688 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.686 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.685 ns   ; Sudut[8]  ; subtractor:blokSubtractor|x_outTemp[32]     ; clk       ;
; N/A                                     ; None                                                ; 7.683 ns   ; Sudut[6]  ; subtractor:blokSubtractor|x_outTemp[12]     ; clk       ;
; N/A                                     ; None                                                ; 7.681 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.678 ns   ; Sudut[4]  ; subtractor:blokSubtractor|angle_outTemp[29] ; clk       ;
; N/A                                     ; None                                                ; 7.677 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.677 ns   ; Sudut[2]  ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.677 ns   ; modeSin   ; angka[26]$latch                             ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.677 ns   ; modeSin   ; angka[27]$latch                             ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.669 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.668 ns   ; Sudut[4]  ; subtractor:blokSubtractor|x_outTemp[9]      ; clk       ;
; N/A                                     ; None                                                ; 7.668 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.664 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[17]     ; clk       ;
; N/A                                     ; None                                                ; 7.663 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[21]     ; clk       ;
; N/A                                     ; None                                                ; 7.662 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[3]      ; clk       ;
; N/A                                     ; None                                                ; 7.662 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.658 ns   ; Sudut[0]  ; subtractor:blokSubtractor|x_outTemp[23]     ; clk       ;
; N/A                                     ; None                                                ; 7.657 ns   ; Sudut[5]  ; subtractor:blokSubtractor|y_outTemp[7]      ; clk       ;
; N/A                                     ; None                                                ; 7.656 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[20]     ; clk       ;
; N/A                                     ; None                                                ; 7.652 ns   ; Sudut[11] ; subtractor:blokSubtractor|y_outTemp[11]     ; clk       ;
; N/A                                     ; None                                                ; 7.651 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[1]      ; clk       ;
; N/A                                     ; None                                                ; 7.648 ns   ; Sudut[3]  ; subtractor:blokSubtractor|x_outTemp[10]     ; clk       ;
; N/A                                     ; None                                                ; 7.645 ns   ; Sudut[7]  ; subtractor:blokSubtractor|y_outTemp[17]     ; clk       ;
; N/A                                     ; None                                                ; 7.644 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[21]     ; clk       ;
; N/A                                     ; None                                                ; 7.643 ns   ; Sudut[7]  ; subtractor:blokSubtractor|x_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.643 ns   ; Sudut[3]  ; subtractor:blokSubtractor|y_outTemp[10]     ; clk       ;
; N/A                                     ; None                                                ; 7.643 ns   ; Sudut[11] ; subtractor:blokSubtractor|x_outTemp[15]     ; clk       ;
; N/A                                     ; None                                                ; 7.642 ns   ; Sudut[1]  ; subtractor:blokSubtractor|x_outTemp[18]     ; clk       ;
; N/A                                     ; None                                                ; 7.641 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[4]      ; clk       ;
; N/A                                     ; None                                                ; 7.639 ns   ; Sudut[5]  ; subtractor:blokSubtractor|x_outTemp[6]      ; clk       ;
; N/A                                     ; None                                                ; 7.639 ns   ; modeSin   ; angka[25]$latch                             ; Sudut[31] ;
; N/A                                     ; None                                                ; 7.637 ns   ; Sudut[1]  ; subtractor:blokSubtractor|y_outTemp[5]      ; clk       ;
; N/A                                     ; None                                                ; 7.634 ns   ; Sudut[5]  ; subtractor:blokSubtractor|y_outTemp[19]     ; clk       ;
; N/A                                     ; None                                                ; 7.632 ns   ; Sudut[0]  ; subtractor:blokSubtractor|y_outTemp[28]     ; clk       ;
; N/A                                     ; None                                                ; 7.631 ns   ; Sudut[2]  ; subtractor:blokSubtractor|x_outTemp[3]      ; clk       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;           ;                                             ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From            ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+
; N/A                                     ; None                                                ; 14.442 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.358 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.343 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 14.291 ns  ; angka[31]$latch ; angka[31] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.259 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 14.192 ns  ; angka[31]$latch ; angka[31] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 14.191 ns  ; angka[14]$latch ; angka[14] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.187 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[26]  ;
; N/A                                     ; None                                                ; 14.179 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.130 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[6]   ;
; N/A                                     ; None                                                ; 14.103 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[26]  ;
; N/A                                     ; None                                                ; 14.092 ns  ; angka[14]$latch ; angka[14] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 14.080 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 14.057 ns  ; angka[11]$latch ; angka[11] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 14.046 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[6]   ;
; N/A                                     ; None                                                ; 14.041 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[8]   ;
; N/A                                     ; None                                                ; 14.036 ns  ; angka[31]$latch ; angka[31] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 14.034 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[4]   ;
; N/A                                     ; None                                                ; 14.008 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.990 ns  ; angka[17]$latch ; angka[17] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.979 ns  ; angka[31]$latch ; angka[31] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.958 ns  ; angka[11]$latch ; angka[11] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.957 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.950 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.946 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.944 ns  ; angka[15]$latch ; angka[15] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.936 ns  ; angka[14]$latch ; angka[14] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.930 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.924 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.924 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.904 ns  ; angka[24]$latch ; angka[24] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.903 ns  ; angka[25]$latch ; angka[25] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.891 ns  ; angka[17]$latch ; angka[17] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.890 ns  ; angka[31]$latch ; angka[31] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.886 ns  ; angka[20]$latch ; angka[20] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.883 ns  ; angka[31]$latch ; angka[31] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.879 ns  ; angka[14]$latch ; angka[14] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.877 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.867 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.862 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.857 ns  ; angka[31]$latch ; angka[31] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.846 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.845 ns  ; angka[15]$latch ; angka[15] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.821 ns  ; angka[22]$latch ; angka[22] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.805 ns  ; angka[29]$latch ; angka[29] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.805 ns  ; angka[24]$latch ; angka[24] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.804 ns  ; angka[25]$latch ; angka[25] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.802 ns  ; angka[11]$latch ; angka[11] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.795 ns  ; angka[31]$latch ; angka[31] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.793 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.790 ns  ; angka[14]$latch ; angka[14] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.787 ns  ; angka[20]$latch ; angka[20] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.783 ns  ; angka[14]$latch ; angka[14] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.779 ns  ; angka[31]$latch ; angka[31] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.778 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.778 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.771 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.757 ns  ; angka[14]$latch ; angka[14] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.752 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.745 ns  ; angka[11]$latch ; angka[11] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.745 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.735 ns  ; angka[17]$latch ; angka[17] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.726 ns  ; angka[31]$latch ; angka[31] ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.726 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[0]   ;
; N/A                                     ; None                                                ; 13.722 ns  ; angka[22]$latch ; angka[22] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.715 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[29]  ;
; N/A                                     ; None                                                ; 13.706 ns  ; angka[29]$latch ; angka[29] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.695 ns  ; angka[14]$latch ; angka[14] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.694 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.691 ns  ; angka[23]$latch ; angka[23] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.689 ns  ; angka[27]$latch ; angka[27] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.689 ns  ; angka[15]$latch ; angka[15] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.686 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[30]  ;
; N/A                                     ; None                                                ; 13.683 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.679 ns  ; angka[14]$latch ; angka[14] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.678 ns  ; angka[17]$latch ; angka[17] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.668 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.667 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.656 ns  ; angka[11]$latch ; angka[11] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.654 ns  ; angka[0]$latch  ; angka[0]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.650 ns  ; angka[21]$latch ; angka[21] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.649 ns  ; angka[24]$latch ; angka[24] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.649 ns  ; angka[11]$latch ; angka[11] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.648 ns  ; angka[25]$latch ; angka[25] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.642 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[0]   ;
; N/A                                     ; None                                                ; 13.641 ns  ; angka[13]$latch ; angka[13] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.632 ns  ; angka[15]$latch ; angka[15] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.631 ns  ; angka[20]$latch ; angka[20] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.631 ns  ; angka[18]$latch ; angka[18] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.631 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[29]  ;
; N/A                                     ; None                                                ; 13.627 ns  ; angka[31]$latch ; angka[31] ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.626 ns  ; angka[14]$latch ; angka[14] ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.623 ns  ; angka[11]$latch ; angka[11] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.614 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[2]   ;
; N/A                                     ; None                                                ; 13.614 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.613 ns  ; angka[1]$latch  ; angka[1]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.607 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[24]  ;
; N/A                                     ; None                                                ; 13.602 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[30]  ;
; N/A                                     ; None                                                ; 13.601 ns  ; angka[31]$latch ; angka[31] ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.592 ns  ; angka[24]$latch ; angka[24] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.592 ns  ; angka[23]$latch ; angka[23] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.591 ns  ; angka[25]$latch ; angka[25] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.590 ns  ; angka[27]$latch ; angka[27] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.589 ns  ; angka[17]$latch ; angka[17] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.582 ns  ; angka[17]$latch ; angka[17] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.575 ns  ; angka[31]$latch ; angka[31] ; Sudut[0]   ;
; N/A                                     ; None                                                ; 13.574 ns  ; angka[20]$latch ; angka[20] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.566 ns  ; angka[22]$latch ; angka[22] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.564 ns  ; angka[31]$latch ; angka[31] ; Sudut[29]  ;
; N/A                                     ; None                                                ; 13.561 ns  ; angka[11]$latch ; angka[11] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.556 ns  ; angka[17]$latch ; angka[17] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.555 ns  ; angka[0]$latch  ; angka[0]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.551 ns  ; angka[21]$latch ; angka[21] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.550 ns  ; angka[29]$latch ; angka[29] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.545 ns  ; angka[11]$latch ; angka[11] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.543 ns  ; angka[15]$latch ; angka[15] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.542 ns  ; angka[13]$latch ; angka[13] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.538 ns  ; angka[7]$latch  ; angka[7]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.537 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[14]  ;
; N/A                                     ; None                                                ; 13.536 ns  ; angka[15]$latch ; angka[15] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.535 ns  ; angka[31]$latch ; angka[31] ; Sudut[30]  ;
; N/A                                     ; None                                                ; 13.532 ns  ; angka[18]$latch ; angka[18] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.530 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[2]   ;
; N/A                                     ; None                                                ; 13.527 ns  ; angka[14]$latch ; angka[14] ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.523 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[24]  ;
; N/A                                     ; None                                                ; 13.516 ns  ; angka[10]$latch ; angka[10] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.515 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.514 ns  ; angka[1]$latch  ; angka[1]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.513 ns  ; angka[30]$latch ; angka[30] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.510 ns  ; angka[15]$latch ; angka[15] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.509 ns  ; angka[22]$latch ; angka[22] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.504 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[18]  ;
; N/A                                     ; None                                                ; 13.503 ns  ; angka[24]$latch ; angka[24] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.502 ns  ; angka[25]$latch ; angka[25] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.501 ns  ; angka[14]$latch ; angka[14] ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.496 ns  ; angka[24]$latch ; angka[24] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.495 ns  ; angka[25]$latch ; angka[25] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.495 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[15]  ;
; N/A                                     ; None                                                ; 13.494 ns  ; angka[17]$latch ; angka[17] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.493 ns  ; angka[29]$latch ; angka[29] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.492 ns  ; angka[11]$latch ; angka[11] ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.489 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.485 ns  ; angka[20]$latch ; angka[20] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.478 ns  ; angka[20]$latch ; angka[20] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.478 ns  ; angka[17]$latch ; angka[17] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.475 ns  ; angka[14]$latch ; angka[14] ; Sudut[0]   ;
; N/A                                     ; None                                                ; 13.470 ns  ; angka[24]$latch ; angka[24] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.469 ns  ; angka[25]$latch ; angka[25] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.464 ns  ; angka[14]$latch ; angka[14] ; Sudut[29]  ;
; N/A                                     ; None                                                ; 13.463 ns  ; angka[31]$latch ; angka[31] ; Sudut[2]   ;
; N/A                                     ; None                                                ; 13.463 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[0]   ;
; N/A                                     ; None                                                ; 13.456 ns  ; angka[31]$latch ; angka[31] ; Sudut[24]  ;
; N/A                                     ; None                                                ; 13.453 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[14]  ;
; N/A                                     ; None                                                ; 13.452 ns  ; angka[20]$latch ; angka[20] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.452 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[29]  ;
; N/A                                     ; None                                                ; 13.448 ns  ; angka[15]$latch ; angka[15] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.439 ns  ; angka[7]$latch  ; angka[7]  ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.438 ns  ; angka[28]$latch ; angka[28] ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.436 ns  ; angka[23]$latch ; angka[23] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.435 ns  ; angka[14]$latch ; angka[14] ; Sudut[30]  ;
; N/A                                     ; None                                                ; 13.434 ns  ; angka[27]$latch ; angka[27] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.432 ns  ; angka[15]$latch ; angka[15] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.425 ns  ; angka[17]$latch ; angka[17] ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.423 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[30]  ;
; N/A                                     ; None                                                ; 13.421 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[23]  ;
; N/A                                     ; None                                                ; 13.420 ns  ; angka[22]$latch ; angka[22] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.420 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[18]  ;
; N/A                                     ; None                                                ; 13.417 ns  ; angka[10]$latch ; angka[10] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.414 ns  ; angka[30]$latch ; angka[30] ; Sudut[3]   ;
; N/A                                     ; None                                                ; 13.413 ns  ; angka[22]$latch ; angka[22] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.411 ns  ; angka[5]$latch  ; angka[5]  ; Sudut[15]  ;
; N/A                                     ; None                                                ; 13.408 ns  ; angka[24]$latch ; angka[24] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.408 ns  ; angka[3]$latch  ; angka[3]  ; Sudut[7]   ;
; N/A                                     ; None                                                ; 13.407 ns  ; angka[25]$latch ; angka[25] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.404 ns  ; angka[29]$latch ; angka[29] ; Sudut[8]   ;
; N/A                                     ; None                                                ; 13.399 ns  ; angka[0]$latch  ; angka[0]  ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.398 ns  ; angka[6]$latch  ; angka[6]  ; Sudut[21]  ;
; N/A                                     ; None                                                ; 13.397 ns  ; angka[29]$latch ; angka[29] ; Sudut[4]   ;
; N/A                                     ; None                                                ; 13.395 ns  ; angka[21]$latch ; angka[21] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.393 ns  ; angka[11]$latch ; angka[11] ; Sudut[10]  ;
; N/A                                     ; None                                                ; 13.392 ns  ; angka[24]$latch ; angka[24] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.391 ns  ; angka[25]$latch ; angka[25] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.390 ns  ; angka[20]$latch ; angka[20] ; Sudut[5]   ;
; N/A                                     ; None                                                ; 13.387 ns  ; angka[22]$latch ; angka[22] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.386 ns  ; angka[31]$latch ; angka[31] ; Sudut[14]  ;
; N/A                                     ; None                                                ; 13.386 ns  ; angka[13]$latch ; angka[13] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.379 ns  ; angka[23]$latch ; angka[23] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.379 ns  ; angka[15]$latch ; angka[15] ; Sudut[27]  ;
; N/A                                     ; None                                                ; 13.377 ns  ; angka[27]$latch ; angka[27] ; Sudut[6]   ;
; N/A                                     ; None                                                ; 13.376 ns  ; angka[18]$latch ; angka[18] ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.374 ns  ; angka[20]$latch ; angka[20] ; Sudut[25]  ;
; N/A                                     ; None                                                ; 13.371 ns  ; angka[29]$latch ; angka[29] ; Sudut[1]   ;
; N/A                                     ; None                                                ; 13.367 ns  ; angka[11]$latch ; angka[11] ; Sudut[11]  ;
; N/A                                     ; None                                                ; 13.363 ns  ; angka[14]$latch ; angka[14] ; Sudut[2]   ;
; N/A                                     ; None                                                ; 13.358 ns  ; angka[1]$latch  ; angka[1]  ; Sudut[26]  ;
; N/A                                     ; None                                                ; 13.356 ns  ; angka[14]$latch ; angka[14] ; Sudut[24]  ;
; N/A                                     ; None                                                ; 13.353 ns  ; angka[31]$latch ; angka[31] ; Sudut[18]  ;
; N/A                                     ; None                                                ; 13.351 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[2]   ;
; N/A                                     ; None                                                ; 13.344 ns  ; angka[31]$latch ; angka[31] ; Sudut[15]  ;
; N/A                                     ; None                                                ; 13.344 ns  ; angka[4]$latch  ; angka[4]  ; Sudut[24]  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------+-----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From      ; To              ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------+-----------+
; N/A                                     ; None                                                ; 2.620 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.614 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.612 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.595 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.521 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.515 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.513 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.496 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.479 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.447 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.441 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.439 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.422 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.405 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.399 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.397 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.380 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.380 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.365 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.359 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.357 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.348 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.342 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.340 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.340 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.323 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.308 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.306 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.306 ns  ; Sudut[17] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.302 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.300 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.300 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.298 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.292 ns  ; Sudut[12] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.286 ns  ; Sudut[12] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.284 ns  ; Sudut[12] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.283 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.281 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.267 ns  ; Sudut[12] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.264 ns  ; Sudut[28] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.249 ns  ; Sudut[22] ; angka[15]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.224 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.219 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.213 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.212 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.211 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.207 ns  ; Sudut[17] ; angka[9]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.206 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.204 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.203 ns  ; Sudut[22] ; angka[1]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.202 ns  ; Sudut[20] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.196 ns  ; Sudut[20] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.194 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.194 ns  ; Sudut[20] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.193 ns  ; Sudut[12] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.192 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.187 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.187 ns  ; Sudut[12] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.186 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.186 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.185 ns  ; Sudut[12] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.184 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.180 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.178 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.177 ns  ; Sudut[20] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.168 ns  ; Sudut[12] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.167 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.167 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.165 ns  ; Sudut[28] ; angka[9]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.161 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.151 ns  ; Sudut[12] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.150 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.150 ns  ; Sudut[22] ; angka[15]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.144 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.142 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.142 ns  ; Sudut[16] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.136 ns  ; Sudut[16] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.135 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.134 ns  ; Sudut[16] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.129 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.127 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.125 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.124 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[5]  ;
; N/A                                     ; None                                                ; 2.118 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[5]  ;
; N/A                                     ; None                                                ; 2.117 ns  ; Sudut[16] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.116 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[5]  ;
; N/A                                     ; None                                                ; 2.114 ns  ; Sudut[13] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.110 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.108 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[25] ;
; N/A                                     ; None                                                ; 2.108 ns  ; Sudut[13] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.106 ns  ; Sudut[13] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.104 ns  ; Sudut[22] ; angka[1]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.103 ns  ; Sudut[20] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.102 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[25] ;
; N/A                                     ; None                                                ; 2.100 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[25] ;
; N/A                                     ; None                                                ; 2.099 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[5]  ;
; N/A                                     ; None                                                ; 2.097 ns  ; Sudut[20] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.095 ns  ; Sudut[20] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.093 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.089 ns  ; Sudut[13] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.087 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.085 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.083 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[25] ;
; N/A                                     ; None                                                ; 2.078 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.078 ns  ; Sudut[20] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.076 ns  ; Sudut[17] ; angka[15]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.075 ns  ; Sudut[19] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.071 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.069 ns  ; Sudut[19] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.068 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 2.067 ns  ; Sudut[19] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.067 ns  ; Sudut[22] ; angka[31]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.063 ns  ; Sudut[9]  ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.061 ns  ; Sudut[20] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.057 ns  ; Sudut[9]  ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.055 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[27] ;
; N/A                                     ; None                                                ; 2.055 ns  ; Sudut[9]  ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.052 ns  ; Sudut[12] ; angka[9]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.051 ns  ; Sudut[17] ; angka[9]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.051 ns  ; Sudut[22] ; angka[30]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.050 ns  ; Sudut[19] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.050 ns  ; Sudut[22] ; angka[29]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.049 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[27] ;
; N/A                                     ; None                                                ; 2.047 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[27] ;
; N/A                                     ; None                                                ; 2.046 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.045 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.043 ns  ; Sudut[16] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.040 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.039 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.038 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.038 ns  ; Sudut[9]  ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.037 ns  ; Sudut[16] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.037 ns  ; Sudut[12] ; angka[11]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.035 ns  ; Sudut[16] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.034 ns  ; Sudut[28] ; angka[15]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.033 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.031 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.031 ns  ; Sudut[12] ; angka[10]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.030 ns  ; Sudut[17] ; angka[1]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.030 ns  ; Sudut[22] ; angka[0]$latch  ; Sudut[27] ;
; N/A                                     ; None                                                ; 2.029 ns  ; Sudut[12] ; angka[2]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.026 ns  ; Sudut[22] ; angka[3]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 2.021 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.018 ns  ; Sudut[16] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.015 ns  ; Sudut[13] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.014 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 2.013 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.012 ns  ; Sudut[12] ; angka[0]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.009 ns  ; Sudut[28] ; angka[9]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 2.009 ns  ; Sudut[13] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.007 ns  ; Sudut[17] ; angka[10]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.007 ns  ; Sudut[13] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 2.005 ns  ; Sudut[17] ; angka[2]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 2.004 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 2.001 ns  ; Sudut[16] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.998 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[8]  ;
; N/A                                     ; None                                                ; 1.997 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 1.996 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 1.994 ns  ; Sudut[17] ; angka[9]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.994 ns  ; Sudut[22] ; angka[15]$latch ; Sudut[26] ;
; N/A                                     ; None                                                ; 1.991 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[4]  ;
; N/A                                     ; None                                                ; 1.990 ns  ; Sudut[13] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.989 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 1.988 ns  ; Sudut[28] ; angka[1]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.988 ns  ; Sudut[17] ; angka[0]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 1.983 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[5]  ;
; N/A                                     ; None                                                ; 1.980 ns  ; Sudut[12] ; angka[11]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.979 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[8]  ;
; N/A                                     ; None                                                ; 1.977 ns  ; Sudut[17] ; angka[15]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.976 ns  ; Sudut[19] ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.974 ns  ; Sudut[21] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.974 ns  ; Sudut[12] ; angka[10]$latch ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.973 ns  ; Sudut[13] ; angka[9]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.972 ns  ; Sudut[28] ; angka[0]$latch  ; Sudut[4]  ;
; N/A                                     ; None                                                ; 1.972 ns  ; Sudut[12] ; angka[2]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.971 ns  ; Sudut[28] ; angka[11]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 1.970 ns  ; Sudut[19] ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.968 ns  ; Sudut[19] ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.968 ns  ; Sudut[21] ; angka[10]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.968 ns  ; Sudut[22] ; angka[31]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.967 ns  ; Sudut[22] ; angka[9]$latch  ; Sudut[25] ;
; N/A                                     ; None                                                ; 1.966 ns  ; Sudut[21] ; angka[2]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.965 ns  ; Sudut[28] ; angka[10]$latch ; Sudut[1]  ;
; N/A                                     ; None                                                ; 1.964 ns  ; Sudut[9]  ; angka[11]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.963 ns  ; Sudut[28] ; angka[2]$latch  ; Sudut[1]  ;
; N/A                                     ; None                                                ; 1.962 ns  ; Sudut[20] ; angka[9]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.958 ns  ; Sudut[9]  ; angka[10]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.956 ns  ; Sudut[22] ; angka[11]$latch ; Sudut[10] ;
; N/A                                     ; None                                                ; 1.956 ns  ; Sudut[9]  ; angka[2]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.955 ns  ; Sudut[12] ; angka[0]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.952 ns  ; Sudut[28] ; angka[9]$latch  ; Sudut[6]  ;
; N/A                                     ; None                                                ; 1.952 ns  ; Sudut[22] ; angka[30]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.951 ns  ; Sudut[19] ; angka[0]$latch  ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.951 ns  ; Sudut[17] ; angka[11]$latch ; Sudut[5]  ;
; N/A                                     ; None                                                ; 1.951 ns  ; Sudut[23] ; angka[11]$latch ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.951 ns  ; Sudut[22] ; angka[29]$latch ; Sudut[3]  ;
; N/A                                     ; None                                                ; 1.950 ns  ; Sudut[22] ; angka[10]$latch ; Sudut[10] ;
; N/A                                     ; None                                                ; 1.949 ns  ; Sudut[21] ; angka[0]$latch  ; Sudut[7]  ;
; N/A                                     ; None                                                ; 1.948 ns  ; Sudut[22] ; angka[1]$latch  ; Sudut[26] ;
; N/A                                     ; None                                                ; 1.948 ns  ; Sudut[22] ; angka[2]$latch  ; Sudut[10] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;                 ;           ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 28 02:51:23 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "angkaTemp2[0]" is a latch
    Warning: Node "angkaTemp[30]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[0]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[1]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[2]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[3]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[4]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[5]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[6]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[7]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[8]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[9]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[10]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[11]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[12]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[13]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[14]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[15]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[16]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[17]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[0]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[1]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[2]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[3]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[4]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[5]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[6]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[7]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[8]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[9]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[10]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[11]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[12]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[13]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[14]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[15]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[16]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[17]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[18]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[19]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[20]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[21]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[22]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[23]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[24]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[25]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[26]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[27]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[28]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[29]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[18]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[19]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[20]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[21]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[22]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[23]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[24]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[25]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[26]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[27]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[28]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|kCount[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[32]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[30]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[29]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[28]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[27]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[26]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[25]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[24]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[23]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[22]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[21]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[20]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[19]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[18]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[17]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[16]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[15]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[14]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[13]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[12]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[11]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[10]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[9]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[8]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[7]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[6]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[5]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[4]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[3]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_out[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|angle_outTemp[0]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[2]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[1]" is a latch
    Warning: Node "subtractor:blokSubtractor|tanInv[0]" is a latch
    Warning: Node "angkaTemp2[1]" is a latch
    Warning: Node "angkaTemp[31]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[30]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[30]" is a latch
    Warning: Node "angkaTemp2[2]" is a latch
    Warning: Node "angkaTemp[32]" is a latch
    Warning: Node "regis:blokOutSin|outputRegister[31]" is a latch
    Warning: Node "regis:blokOutCos|outputRegister[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_out[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_out[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|x_outTemp[32]" is a latch
    Warning: Node "subtractor:blokSubtractor|y_outTemp[32]" is a latch
    Warning: Node "subtractor:blokSubtractor|b[31]" is a latch
    Warning: Node "subtractor:blokSubtractor|a[31]" is a latch
    Warning: Node "angkaTemp2[3]" is a latch
    Warning: Node "angkaTemp[33]" is a latch
    Warning: Node "angkaTemp2[4]" is a latch
    Warning: Node "angkaTemp[34]" is a latch
    Warning: Node "angkaTemp2[5]" is a latch
    Warning: Node "angkaTemp[35]" is a latch
    Warning: Node "angkaTemp2[6]" is a latch
    Warning: Node "angkaTemp[36]" is a latch
    Warning: Node "angkaTemp2[7]" is a latch
    Warning: Node "angkaTemp[37]" is a latch
    Warning: Node "angkaTemp2[8]" is a latch
    Warning: Node "angkaTemp[38]" is a latch
    Warning: Node "angkaTemp2[9]" is a latch
    Warning: Node "angkaTemp[39]" is a latch
    Warning: Node "angkaTemp2[10]" is a latch
    Warning: Node "angkaTemp[40]" is a latch
    Warning: Node "angkaTemp2[11]" is a latch
    Warning: Node "angkaTemp[41]" is a latch
    Warning: Node "angkaTemp2[12]" is a latch
    Warning: Node "angkaTemp[42]" is a latch
    Warning: Node "angkaTemp2[13]" is a latch
    Warning: Node "angkaTemp[43]" is a latch
    Warning: Node "angkaTemp2[14]" is a latch
    Warning: Node "angkaTemp[44]" is a latch
    Warning: Node "angkaTemp2[15]" is a latch
    Warning: Node "angkaTemp[45]" is a latch
    Warning: Node "angkaTemp2[16]" is a latch
    Warning: Node "angkaTemp[46]" is a latch
    Warning: Node "angkaTemp2[17]" is a latch
    Warning: Node "angkaTemp[47]" is a latch
    Warning: Node "angkaTemp2[18]" is a latch
    Warning: Node "angkaTemp[48]" is a latch
    Warning: Node "angkaTemp2[19]" is a latch
    Warning: Node "angkaTemp[49]" is a latch
    Warning: Node "angkaTemp2[20]" is a latch
    Warning: Node "angkaTemp[50]" is a latch
    Warning: Node "angkaTemp2[21]" is a latch
    Warning: Node "angkaTemp[51]" is a latch
    Warning: Node "angkaTemp2[22]" is a latch
    Warning: Node "angkaTemp[52]" is a latch
    Warning: Node "angkaTemp2[23]" is a latch
    Warning: Node "angkaTemp[53]" is a latch
    Warning: Node "angkaTemp2[24]" is a latch
    Warning: Node "angkaTemp[54]" is a latch
    Warning: Node "angkaTemp2[25]" is a latch
    Warning: Node "angkaTemp[55]" is a latch
    Warning: Node "angkaTemp2[26]" is a latch
    Warning: Node "angkaTemp[56]" is a latch
    Warning: Node "angkaTemp2[27]" is a latch
    Warning: Node "angkaTemp[57]" is a latch
    Warning: Node "angkaTemp2[28]" is a latch
    Warning: Node "angkaTemp[58]" is a latch
    Warning: Node "angkaTemp2[29]" is a latch
    Warning: Node "angkaTemp[59]" is a latch
    Warning: Node "angkaTemp2[30]" is a latch
    Warning: Node "angkaTemp[60]" is a latch
    Warning: Node "angkaTemp2[31]" is a latch
    Warning: Node "angkaTemp[63]" is a latch
    Warning: Node "angka[0]$latch" is a latch
    Warning: Node "angka[1]$latch" is a latch
    Warning: Node "angka[2]$latch" is a latch
    Warning: Node "angka[3]$latch" is a latch
    Warning: Node "angka[4]$latch" is a latch
    Warning: Node "angka[5]$latch" is a latch
    Warning: Node "angka[6]$latch" is a latch
    Warning: Node "angka[7]$latch" is a latch
    Warning: Node "angka[8]$latch" is a latch
    Warning: Node "angka[9]$latch" is a latch
    Warning: Node "angka[10]$latch" is a latch
    Warning: Node "angka[11]$latch" is a latch
    Warning: Node "angka[12]$latch" is a latch
    Warning: Node "angka[13]$latch" is a latch
    Warning: Node "angka[14]$latch" is a latch
    Warning: Node "angka[15]$latch" is a latch
    Warning: Node "angka[16]$latch" is a latch
    Warning: Node "angka[17]$latch" is a latch
    Warning: Node "angka[18]$latch" is a latch
    Warning: Node "angka[19]$latch" is a latch
    Warning: Node "angka[20]$latch" is a latch
    Warning: Node "angka[21]$latch" is a latch
    Warning: Node "angka[22]$latch" is a latch
    Warning: Node "angka[23]$latch" is a latch
    Warning: Node "angka[24]$latch" is a latch
    Warning: Node "angka[25]$latch" is a latch
    Warning: Node "angka[26]$latch" is a latch
    Warning: Node "angka[27]$latch" is a latch
    Warning: Node "angka[28]$latch" is a latch
    Warning: Node "angka[29]$latch" is a latch
    Warning: Node "angka[30]$latch" is a latch
    Warning: Node "angka[31]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "Sudut[31]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "modeSin" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "modeCos" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[9]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[10]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[11]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[8]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[12]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[13]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[15]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[14]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[5]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[6]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[4]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[7]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[20]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[22]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[21]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[23]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[17]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[19]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[16]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[18]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[28]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[26]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[24]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[27]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[25]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[30]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Sudut[29]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[3]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[2]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[1]" as buffer
    Info: Detected ripple clock "subtractor:blokSubtractor|kCount[0]" as buffer
    Info: Detected gated clock "subtractor:blokSubtractor|b[0]~19" as buffer
    Info: Detected gated clock "subtractor:blokSubtractor|b[0]~20" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s2" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s1" as buffer
    Info: Detected gated clock "fsm:TOFSM|en_Subtractor" as buffer
    Info: Detected ripple clock "fsm:TOFSM|currentState.s5" as buffer
    Info: Detected gated clock "LessThan0~2" as buffer
    Info: Detected gated clock "LessThan0~3" as buffer
    Info: Detected gated clock "LessThan0~0" as buffer
    Info: Detected gated clock "LessThan0~1" as buffer
    Info: Detected gated clock "LessThan0~7" as buffer
    Info: Detected gated clock "LessThan0~6" as buffer
    Info: Detected gated clock "LessThan0~5" as buffer
    Info: Detected gated clock "LessThan0~8" as buffer
    Info: Detected gated clock "angka[31]~1" as buffer
    Info: Detected gated clock "angkaTemp2[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 81.87 MHz between source register "subtractor:blokSubtractor|a[2]" and destination register "subtractor:blokSubtractor|x_outTemp[32]" (period= 12.214 ns)
    Info: + Longest register to register delay is 7.413 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[2]'
        Info: 2: + IC(0.959 ns) + CELL(0.517 ns) = 1.476 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~5'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.556 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~7'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.636 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~9'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.716 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~11'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.796 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~13'
        Info: 7: + IC(0.000 ns) + CELL(0.161 ns) = 1.957 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~15'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.037 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~17'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.117 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~19'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.197 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~21'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~23'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.357 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~25'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.437 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~27'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.517 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~29'
        Info: 15: + IC(0.000 ns) + CELL(0.174 ns) = 2.691 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~31'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.771 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~33'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.851 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~35'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.931 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~37'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.011 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~39'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.091 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~41'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.171 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~43'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.251 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~45'
        Info: 23: + IC(0.000 ns) + CELL(0.161 ns) = 3.412 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~47'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.492 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~49'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.572 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~51'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.652 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~53'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.732 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~55'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.812 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~57'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.892 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor|Add9~59'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.972 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|Add9~61'
        Info: 31: + IC(0.000 ns) + CELL(0.174 ns) = 4.146 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|Add9~63'
        Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 4.604 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|Add9~64'
        Info: 33: + IC(0.302 ns) + CELL(0.322 ns) = 5.228 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|x_outTemp[32]~62'
        Info: 34: + IC(0.301 ns) + CELL(0.322 ns) = 5.851 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|x_outTemp[32]~63'
        Info: 35: + IC(1.384 ns) + CELL(0.178 ns) = 7.413 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor|x_outTemp[32]'
        Info: Total cell delay = 4.467 ns ( 60.26 % )
        Info: Total interconnect delay = 2.946 ns ( 39.74 % )
    Info: - Smallest clock skew is -3.626 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.313 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s2'
            Info: 3: + IC(0.362 ns) + CELL(0.178 ns) = 4.217 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM|en_Subtractor'
            Info: 4: + IC(1.574 ns) + CELL(0.000 ns) = 5.791 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM|en_Subtractor~clkctrl'
            Info: 5: + IC(1.203 ns) + CELL(0.319 ns) = 7.313 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor|x_outTemp[32]'
            Info: Total cell delay = 2.442 ns ( 33.39 % )
            Info: Total interconnect delay = 4.871 ns ( 66.61 % )
        Info: - Longest clock path from clock "clk" to source register is 10.939 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N21; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s1'
            Info: 3: + IC(0.366 ns) + CELL(0.278 ns) = 4.321 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM|en_Subtractor'
            Info: 4: + IC(1.114 ns) + CELL(0.178 ns) = 5.613 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 101; REG Node = 'subtractor:blokSubtractor|kCount[0]'
            Info: 5: + IC(0.360 ns) + CELL(0.545 ns) = 6.518 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~19'
            Info: 6: + IC(0.337 ns) + CELL(0.545 ns) = 7.400 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~20'
            Info: 7: + IC(2.152 ns) + CELL(0.000 ns) = 9.552 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'subtractor:blokSubtractor|b[0]~20clkctrl'
            Info: 8: + IC(1.209 ns) + CELL(0.178 ns) = 10.939 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[2]'
            Info: Total cell delay = 3.669 ns ( 33.54 % )
            Info: Total interconnect delay = 7.270 ns ( 66.46 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.175 ns
Info: Clock "Sudut[31]" has Internal fmax of 122.22 MHz between source register "angkaTemp2[0]" and destination register "angka[28]$latch" (period= 8.182 ns)
    Info: + Longest register to register delay is 7.220 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2[0]'
        Info: 2: + IC(1.736 ns) + CELL(0.517 ns) = 2.253 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.333 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.413 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.493 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'Add0~10'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.573 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.653 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'Add0~16'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.733 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'Add0~19'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.907 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'Add0~22'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.987 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'Add0~25'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.067 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'Add0~28'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.147 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'Add0~31'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.227 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'Add0~34'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.307 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'Add0~37'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.387 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 2; COMB Node = 'Add0~40'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.467 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 2; COMB Node = 'Add0~43'
        Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 3.628 ns; Loc. = LCCOMB_X16_Y7_N30; Fanout = 2; COMB Node = 'Add0~46'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.708 ns; Loc. = LCCOMB_X16_Y6_N0; Fanout = 2; COMB Node = 'Add0~49'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.788 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 2; COMB Node = 'Add0~52'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.868 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'Add0~55'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.948 ns; Loc. = LCCOMB_X16_Y6_N6; Fanout = 2; COMB Node = 'Add0~58'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.028 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 2; COMB Node = 'Add0~61'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.108 ns; Loc. = LCCOMB_X16_Y6_N10; Fanout = 2; COMB Node = 'Add0~64'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.188 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 2; COMB Node = 'Add0~67'
        Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 4.362 ns; Loc. = LCCOMB_X16_Y6_N14; Fanout = 2; COMB Node = 'Add0~70'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.442 ns; Loc. = LCCOMB_X16_Y6_N16; Fanout = 2; COMB Node = 'Add0~73'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.522 ns; Loc. = LCCOMB_X16_Y6_N18; Fanout = 2; COMB Node = 'Add0~76'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.602 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 2; COMB Node = 'Add0~79'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.682 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 2; COMB Node = 'Add0~82'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 5.140 ns; Loc. = LCCOMB_X16_Y6_N24; Fanout = 1; COMB Node = 'Add0~84'
        Info: 31: + IC(1.262 ns) + CELL(0.178 ns) = 6.580 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 1; COMB Node = 'Add0~86'
        Info: 32: + IC(0.462 ns) + CELL(0.178 ns) = 7.220 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka[28]$latch'
        Info: Total cell delay = 3.760 ns ( 52.08 % )
        Info: Total interconnect delay = 3.460 ns ( 47.92 % )
    Info: - Smallest clock skew is 0.214 ns
        Info: + Shortest clock path from clock "Sudut[31]" to destination register is 4.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_116; Fanout = 4; CLK Node = 'Sudut[31]'
            Info: 2: + IC(1.189 ns) + CELL(0.178 ns) = 2.291 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.288 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 4: + IC(1.226 ns) + CELL(0.319 ns) = 4.833 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka[28]$latch'
            Info: Total cell delay = 1.421 ns ( 29.40 % )
            Info: Total interconnect delay = 3.412 ns ( 70.60 % )
        Info: - Longest clock path from clock "Sudut[31]" to source register is 4.619 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_116; Fanout = 4; CLK Node = 'Sudut[31]'
            Info: 2: + IC(1.187 ns) + CELL(0.178 ns) = 2.289 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'angkaTemp2[31]~0'
            Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 3.237 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'angkaTemp2[31]~0clkctrl'
            Info: 4: + IC(1.204 ns) + CELL(0.178 ns) = 4.619 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2[0]'
            Info: Total cell delay = 1.280 ns ( 27.71 % )
            Info: Total interconnect delay = 3.339 ns ( 72.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.176 ns
Info: Clock "modeSin" has Internal fmax of 125.83 MHz between source register "angkaTemp2[0]" and destination register "angka[28]$latch" (period= 7.947 ns)
    Info: + Longest register to register delay is 7.220 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2[0]'
        Info: 2: + IC(1.736 ns) + CELL(0.517 ns) = 2.253 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.333 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.413 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.493 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'Add0~10'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.573 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.653 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'Add0~16'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.733 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'Add0~19'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.907 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'Add0~22'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.987 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'Add0~25'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.067 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'Add0~28'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.147 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'Add0~31'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.227 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'Add0~34'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.307 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'Add0~37'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.387 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 2; COMB Node = 'Add0~40'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.467 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 2; COMB Node = 'Add0~43'
        Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 3.628 ns; Loc. = LCCOMB_X16_Y7_N30; Fanout = 2; COMB Node = 'Add0~46'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.708 ns; Loc. = LCCOMB_X16_Y6_N0; Fanout = 2; COMB Node = 'Add0~49'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.788 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 2; COMB Node = 'Add0~52'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.868 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'Add0~55'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.948 ns; Loc. = LCCOMB_X16_Y6_N6; Fanout = 2; COMB Node = 'Add0~58'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.028 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 2; COMB Node = 'Add0~61'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.108 ns; Loc. = LCCOMB_X16_Y6_N10; Fanout = 2; COMB Node = 'Add0~64'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.188 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 2; COMB Node = 'Add0~67'
        Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 4.362 ns; Loc. = LCCOMB_X16_Y6_N14; Fanout = 2; COMB Node = 'Add0~70'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.442 ns; Loc. = LCCOMB_X16_Y6_N16; Fanout = 2; COMB Node = 'Add0~73'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.522 ns; Loc. = LCCOMB_X16_Y6_N18; Fanout = 2; COMB Node = 'Add0~76'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.602 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 2; COMB Node = 'Add0~79'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.682 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 2; COMB Node = 'Add0~82'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 5.140 ns; Loc. = LCCOMB_X16_Y6_N24; Fanout = 1; COMB Node = 'Add0~84'
        Info: 31: + IC(1.262 ns) + CELL(0.178 ns) = 6.580 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 1; COMB Node = 'Add0~86'
        Info: 32: + IC(0.462 ns) + CELL(0.178 ns) = 7.220 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka[28]$latch'
        Info: Total cell delay = 3.760 ns ( 52.08 % )
        Info: Total interconnect delay = 3.460 ns ( 47.92 % )
    Info: - Smallest clock skew is 0.449 ns
        Info: + Shortest clock path from clock "modeSin" to destination register is 5.466 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_110; Fanout = 36; CLK Node = 'modeSin'
            Info: 2: + IC(1.466 ns) + CELL(0.544 ns) = 2.924 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 4: + IC(1.226 ns) + CELL(0.319 ns) = 5.466 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka[28]$latch'
            Info: Total cell delay = 1.777 ns ( 32.51 % )
            Info: Total interconnect delay = 3.689 ns ( 67.49 % )
        Info: - Longest clock path from clock "modeSin" to source register is 5.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_110; Fanout = 36; CLK Node = 'modeSin'
            Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.687 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'angkaTemp2[31]~0'
            Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 3.635 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'angkaTemp2[31]~0clkctrl'
            Info: 4: + IC(1.204 ns) + CELL(0.178 ns) = 5.017 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2[0]'
            Info: Total cell delay = 1.411 ns ( 28.12 % )
            Info: Total interconnect delay = 3.606 ns ( 71.88 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.176 ns
Info: Clock "modeCos" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "modeCos" to destination register is 4.987 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 2; CLK Node = 'modeCos'
            Info: 2: + IC(1.192 ns) + CELL(0.319 ns) = 2.435 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.432 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 4: + IC(1.236 ns) + CELL(0.319 ns) = 4.987 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 1.562 ns ( 31.32 % )
            Info: Total interconnect delay = 3.425 ns ( 68.68 % )
        Info: - Longest clock path from clock "modeCos" to source register is 4.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 2; CLK Node = 'modeCos'
            Info: 2: + IC(1.192 ns) + CELL(0.319 ns) = 2.435 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.432 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 4: + IC(1.267 ns) + CELL(0.178 ns) = 4.877 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 1.421 ns ( 29.14 % )
            Info: Total interconnect delay = 3.456 ns ( 70.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[9]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[9]" to destination register is 7.924 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_138; Fanout = 2; CLK Node = 'Sudut[9]'
            Info: 2: + IC(1.447 ns) + CELL(0.178 ns) = 2.529 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.372 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.369 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.924 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.278 ns ( 28.75 % )
            Info: Total interconnect delay = 5.646 ns ( 71.25 % )
        Info: - Longest clock path from clock "Sudut[9]" to source register is 7.814 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_138; Fanout = 2; CLK Node = 'Sudut[9]'
            Info: 2: + IC(1.447 ns) + CELL(0.178 ns) = 2.529 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.372 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.369 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.814 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.137 ns ( 27.35 % )
            Info: Total interconnect delay = 5.677 ns ( 72.65 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[10]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[10]" to destination register is 8.393 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_149; Fanout = 2; CLK Node = 'Sudut[10]'
            Info: 2: + IC(1.786 ns) + CELL(0.278 ns) = 2.998 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.952 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.841 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.838 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.393 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.408 ns ( 28.69 % )
            Info: Total interconnect delay = 5.985 ns ( 71.31 % )
        Info: - Longest clock path from clock "Sudut[10]" to source register is 8.283 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_149; Fanout = 2; CLK Node = 'Sudut[10]'
            Info: 2: + IC(1.786 ns) + CELL(0.278 ns) = 2.998 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.952 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.841 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.838 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.283 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.267 ns ( 27.37 % )
            Info: Total interconnect delay = 6.016 ns ( 72.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[11]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[11]" to destination register is 8.367 ns
            Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'Sudut[11]'
            Info: 2: + IC(1.538 ns) + CELL(0.521 ns) = 2.972 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.367 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.630 ns ( 31.43 % )
            Info: Total interconnect delay = 5.737 ns ( 68.57 % )
        Info: - Longest clock path from clock "Sudut[11]" to source register is 8.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'Sudut[11]'
            Info: 2: + IC(1.538 ns) + CELL(0.521 ns) = 2.972 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.257 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.489 ns ( 30.14 % )
            Info: Total interconnect delay = 5.768 ns ( 69.86 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[8]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[8]" to destination register is 8.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_112; Fanout = 2; CLK Node = 'Sudut[8]'
            Info: 2: + IC(1.812 ns) + CELL(0.545 ns) = 3.261 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.742 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.104 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.101 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.656 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.645 ns ( 30.56 % )
            Info: Total interconnect delay = 6.011 ns ( 69.44 % )
        Info: - Longest clock path from clock "Sudut[8]" to source register is 8.546 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_112; Fanout = 2; CLK Node = 'Sudut[8]'
            Info: 2: + IC(1.812 ns) + CELL(0.545 ns) = 3.261 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'
            Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.742 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.104 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.101 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.546 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.504 ns ( 29.30 % )
            Info: Total interconnect delay = 6.042 ns ( 70.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[12]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[12]" to destination register is 7.695 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_129; Fanout = 2; CLK Node = 'Sudut[12]'
            Info: 2: + IC(0.361 ns) + CELL(0.178 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.781 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.254 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.143 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.140 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.695 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.550 ns ( 33.14 % )
            Info: Total interconnect delay = 5.145 ns ( 66.86 % )
        Info: - Longest clock path from clock "Sudut[12]" to source register is 7.585 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_129; Fanout = 2; CLK Node = 'Sudut[12]'
            Info: 2: + IC(0.361 ns) + CELL(0.178 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.781 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.254 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.143 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.140 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.585 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.409 ns ( 31.76 % )
            Info: Total interconnect delay = 5.176 ns ( 68.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[13]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[13]" to destination register is 7.873 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 2; CLK Node = 'Sudut[13]'
            Info: 2: + IC(0.439 ns) + CELL(0.278 ns) = 1.793 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.959 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.321 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.318 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.873 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.650 ns ( 33.66 % )
            Info: Total interconnect delay = 5.223 ns ( 66.34 % )
        Info: - Longest clock path from clock "Sudut[13]" to source register is 7.763 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 2; CLK Node = 'Sudut[13]'
            Info: 2: + IC(0.439 ns) + CELL(0.278 ns) = 1.793 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.959 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.321 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.318 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.763 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.509 ns ( 32.32 % )
            Info: Total interconnect delay = 5.254 ns ( 67.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[15]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[15]" to destination register is 8.110 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'Sudut[15]'
            Info: 2: + IC(0.433 ns) + CELL(0.521 ns) = 2.030 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.669 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.558 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.110 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.893 ns ( 35.67 % )
            Info: Total interconnect delay = 5.217 ns ( 64.33 % )
        Info: - Longest clock path from clock "Sudut[15]" to source register is 8.000 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'Sudut[15]'
            Info: 2: + IC(0.433 ns) + CELL(0.521 ns) = 2.030 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.669 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.558 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.752 ns ( 34.40 % )
            Info: Total interconnect delay = 5.248 ns ( 65.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[14]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[14]" to destination register is 8.152 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'Sudut[14]'
            Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 2.072 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.238 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.711 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.600 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.597 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.152 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.917 ns ( 35.78 % )
            Info: Total interconnect delay = 5.235 ns ( 64.22 % )
        Info: - Longest clock path from clock "Sudut[14]" to source register is 8.042 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'Sudut[14]'
            Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 2.072 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'
            Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.238 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.711 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.600 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.597 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.042 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.776 ns ( 34.52 % )
            Info: Total interconnect delay = 5.266 ns ( 65.48 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[2]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[2]" to destination register is 8.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'Sudut[2]'
            Info: 2: + IC(0.811 ns) + CELL(0.178 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.315 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.677 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.674 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.229 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.631 ns ( 31.97 % )
            Info: Total interconnect delay = 5.598 ns ( 68.03 % )
        Info: - Longest clock path from clock "Sudut[2]" to source register is 8.119 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'Sudut[2]'
            Info: 2: + IC(0.811 ns) + CELL(0.178 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.315 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.677 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.674 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.119 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.490 ns ( 30.67 % )
            Info: Total interconnect delay = 5.629 ns ( 69.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[0]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[0]" to destination register is 8.341 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 2; CLK Node = 'Sudut[0]'
            Info: 2: + IC(0.823 ns) + CELL(0.278 ns) = 2.015 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.427 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.900 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.789 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.786 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.341 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.731 ns ( 32.74 % )
            Info: Total interconnect delay = 5.610 ns ( 67.26 % )
        Info: - Longest clock path from clock "Sudut[0]" to source register is 8.231 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 2; CLK Node = 'Sudut[0]'
            Info: 2: + IC(0.823 ns) + CELL(0.278 ns) = 2.015 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.427 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.900 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.789 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.786 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.231 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.590 ns ( 31.47 % )
            Info: Total interconnect delay = 5.641 ns ( 68.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[3]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[3]" to destination register is 8.958 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 2; CLK Node = 'Sudut[3]'
            Info: 2: + IC(1.177 ns) + CELL(0.521 ns) = 2.632 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 4.044 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.517 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.403 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.958 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.994 ns ( 33.42 % )
            Info: Total interconnect delay = 5.964 ns ( 66.58 % )
        Info: - Longest clock path from clock "Sudut[3]" to source register is 8.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 2; CLK Node = 'Sudut[3]'
            Info: 2: + IC(1.177 ns) + CELL(0.521 ns) = 2.632 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 4.044 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.517 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.403 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.848 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.853 ns ( 32.24 % )
            Info: Total interconnect delay = 5.995 ns ( 67.76 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[1]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[1]" to destination register is 8.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut[1]'
            Info: 2: + IC(0.838 ns) + CELL(0.545 ns) = 2.297 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.182 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.071 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.068 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.623 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.998 ns ( 34.77 % )
            Info: Total interconnect delay = 5.625 ns ( 65.23 % )
        Info: - Longest clock path from clock "Sudut[1]" to source register is 8.513 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut[1]'
            Info: 2: + IC(0.838 ns) + CELL(0.545 ns) = 2.297 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'
            Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.182 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.071 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.068 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.513 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.857 ns ( 33.56 % )
            Info: Total interconnect delay = 5.656 ns ( 66.44 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[5]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[5]" to destination register is 8.561 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'Sudut[5]'
            Info: 2: + IC(1.449 ns) + CELL(0.178 ns) = 2.551 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.120 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.009 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.006 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.561 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.665 ns ( 31.13 % )
            Info: Total interconnect delay = 5.896 ns ( 68.87 % )
        Info: - Longest clock path from clock "Sudut[5]" to source register is 8.451 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'Sudut[5]'
            Info: 2: + IC(1.449 ns) + CELL(0.178 ns) = 2.551 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.120 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.009 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.006 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.451 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.524 ns ( 29.87 % )
            Info: Total interconnect delay = 5.927 ns ( 70.13 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[6]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[6]" to destination register is 8.745 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_152; Fanout = 2; CLK Node = 'Sudut[6]'
            Info: 2: + IC(1.543 ns) + CELL(0.278 ns) = 2.735 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.831 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.193 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.745 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.755 ns ( 31.50 % )
            Info: Total interconnect delay = 5.990 ns ( 68.50 % )
        Info: - Longest clock path from clock "Sudut[6]" to source register is 8.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_152; Fanout = 2; CLK Node = 'Sudut[6]'
            Info: 2: + IC(1.543 ns) + CELL(0.278 ns) = 2.735 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.831 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.193 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.635 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.614 ns ( 30.27 % )
            Info: Total interconnect delay = 6.021 ns ( 69.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[4]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[4]" to destination register is 8.649 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_143; Fanout = 2; CLK Node = 'Sudut[4]'
            Info: 2: + IC(1.194 ns) + CELL(0.521 ns) = 2.639 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.735 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.208 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.097 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.094 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.649 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 3.008 ns ( 34.78 % )
            Info: Total interconnect delay = 5.641 ns ( 65.22 % )
        Info: - Longest clock path from clock "Sudut[4]" to source register is 8.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_143; Fanout = 2; CLK Node = 'Sudut[4]'
            Info: 2: + IC(1.194 ns) + CELL(0.521 ns) = 2.639 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.735 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.208 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.097 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.094 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.539 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.867 ns ( 33.58 % )
            Info: Total interconnect delay = 5.672 ns ( 66.42 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[7]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[7]" to destination register is 9.057 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut[7]'
            Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 9.057 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 3.052 ns ( 33.70 % )
            Info: Total interconnect delay = 6.005 ns ( 66.30 % )
        Info: - Longest clock path from clock "Sudut[7]" to source register is 8.947 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut[7]'
            Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
            Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
            Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.947 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.911 ns ( 32.54 % )
            Info: Total interconnect delay = 6.036 ns ( 67.46 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[20]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[20]" to destination register is 7.785 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_163; Fanout = 2; CLK Node = 'Sudut[20]'
            Info: 2: + IC(1.660 ns) + CELL(0.178 ns) = 2.761 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.344 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.233 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.785 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.219 ns ( 28.50 % )
            Info: Total interconnect delay = 5.566 ns ( 71.50 % )
        Info: - Longest clock path from clock "Sudut[20]" to source register is 7.675 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_163; Fanout = 2; CLK Node = 'Sudut[20]'
            Info: 2: + IC(1.660 ns) + CELL(0.178 ns) = 2.761 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.344 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.233 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.675 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.078 ns ( 27.07 % )
            Info: Total interconnect delay = 5.597 ns ( 72.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[22]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[22]" to destination register is 7.367 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut[22]'
            Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.367 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.300 ns ( 31.22 % )
            Info: Total interconnect delay = 5.067 ns ( 68.78 % )
        Info: - Longest clock path from clock "Sudut[22]" to source register is 7.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut[22]'
            Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.257 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.159 ns ( 29.75 % )
            Info: Total interconnect delay = 5.098 ns ( 70.25 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[21]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[21]" to destination register is 8.013 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_146; Fanout = 2; CLK Node = 'Sudut[21]'
            Info: 2: + IC(1.544 ns) + CELL(0.521 ns) = 2.989 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.572 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.461 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.013 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.563 ns ( 31.99 % )
            Info: Total interconnect delay = 5.450 ns ( 68.01 % )
        Info: - Longest clock path from clock "Sudut[21]" to source register is 7.903 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_146; Fanout = 2; CLK Node = 'Sudut[21]'
            Info: 2: + IC(1.544 ns) + CELL(0.521 ns) = 2.989 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.572 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.461 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.903 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.422 ns ( 30.65 % )
            Info: Total interconnect delay = 5.481 ns ( 69.35 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[23]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[23]" to destination register is 8.036 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'Sudut[23]'
            Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 3.012 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.595 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.484 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.036 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.586 ns ( 32.18 % )
            Info: Total interconnect delay = 5.450 ns ( 67.82 % )
        Info: - Longest clock path from clock "Sudut[23]" to source register is 7.926 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'Sudut[23]'
            Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 3.012 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
            Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.595 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.484 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.926 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.445 ns ( 30.85 % )
            Info: Total interconnect delay = 5.481 ns ( 69.15 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[17]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[17]" to destination register is 7.540 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 2; CLK Node = 'Sudut[17]'
            Info: 2: + IC(1.190 ns) + CELL(0.178 ns) = 2.282 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.099 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.988 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.985 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.540 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.453 ns ( 32.53 % )
            Info: Total interconnect delay = 5.087 ns ( 67.47 % )
        Info: - Longest clock path from clock "Sudut[17]" to source register is 7.430 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 2; CLK Node = 'Sudut[17]'
            Info: 2: + IC(1.190 ns) + CELL(0.178 ns) = 2.282 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.099 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.988 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.985 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.430 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.312 ns ( 31.12 % )
            Info: Total interconnect delay = 5.118 ns ( 68.88 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[19]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[19]" to destination register is 7.912 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_142; Fanout = 2; CLK Node = 'Sudut[19]'
            Info: 2: + IC(1.462 ns) + CELL(0.278 ns) = 2.654 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.471 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.360 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.357 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.912 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.553 ns ( 32.27 % )
            Info: Total interconnect delay = 5.359 ns ( 67.73 % )
        Info: - Longest clock path from clock "Sudut[19]" to source register is 7.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_142; Fanout = 2; CLK Node = 'Sudut[19]'
            Info: 2: + IC(1.462 ns) + CELL(0.278 ns) = 2.654 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.471 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.360 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.357 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.412 ns ( 30.92 % )
            Info: Total interconnect delay = 5.390 ns ( 69.08 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[16]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[16]" to destination register is 7.845 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'Sudut[16]'
            Info: 2: + IC(1.152 ns) + CELL(0.521 ns) = 2.587 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.404 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.293 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.290 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.845 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.796 ns ( 35.64 % )
            Info: Total interconnect delay = 5.049 ns ( 64.36 % )
        Info: - Longest clock path from clock "Sudut[16]" to source register is 7.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'Sudut[16]'
            Info: 2: + IC(1.152 ns) + CELL(0.521 ns) = 2.587 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.404 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.293 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.290 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.735 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.655 ns ( 34.32 % )
            Info: Total interconnect delay = 5.080 ns ( 65.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[18]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[18]" to destination register is 8.119 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 2; CLK Node = 'Sudut[18]'
            Info: 2: + IC(1.392 ns) + CELL(0.545 ns) = 2.861 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.678 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.567 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.564 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.119 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.830 ns ( 34.86 % )
            Info: Total interconnect delay = 5.289 ns ( 65.14 % )
        Info: - Longest clock path from clock "Sudut[18]" to source register is 8.009 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 2; CLK Node = 'Sudut[18]'
            Info: 2: + IC(1.392 ns) + CELL(0.545 ns) = 2.861 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'
            Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.678 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.567 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.564 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.009 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.689 ns ( 33.57 % )
            Info: Total interconnect delay = 5.320 ns ( 66.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[28]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[28]" to destination register is 7.582 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 2; CLK Node = 'Sudut[28]'
            Info: 2: + IC(1.184 ns) + CELL(0.178 ns) = 2.286 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.141 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.030 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.582 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.487 ns ( 32.80 % )
            Info: Total interconnect delay = 5.095 ns ( 67.20 % )
        Info: - Longest clock path from clock "Sudut[28]" to source register is 7.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 2; CLK Node = 'Sudut[28]'
            Info: 2: + IC(1.184 ns) + CELL(0.178 ns) = 2.286 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.141 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.030 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.472 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.346 ns ( 31.40 % )
            Info: Total interconnect delay = 5.126 ns ( 68.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[26]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[26]" to destination register is 8.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_105; Fanout = 2; CLK Node = 'Sudut[26]'
            Info: 2: + IC(1.809 ns) + CELL(0.178 ns) = 2.921 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.506 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.361 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.250 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.247 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.802 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.775 ns ( 31.53 % )
            Info: Total interconnect delay = 6.027 ns ( 68.47 % )
        Info: - Longest clock path from clock "Sudut[26]" to source register is 8.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_105; Fanout = 2; CLK Node = 'Sudut[26]'
            Info: 2: + IC(1.809 ns) + CELL(0.178 ns) = 2.921 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.506 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.361 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.250 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.247 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.692 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.634 ns ( 30.30 % )
            Info: Total interconnect delay = 6.058 ns ( 69.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[24]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[24]" to destination register is 8.222 ns
            Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'Sudut[24]'
            Info: 2: + IC(1.169 ns) + CELL(0.278 ns) = 2.341 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 3.781 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.222 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.835 ns ( 34.48 % )
            Info: Total interconnect delay = 5.387 ns ( 65.52 % )
        Info: - Longest clock path from clock "Sudut[24]" to source register is 8.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'Sudut[24]'
            Info: 2: + IC(1.169 ns) + CELL(0.278 ns) = 2.341 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 3.781 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.112 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.694 ns ( 33.21 % )
            Info: Total interconnect delay = 5.418 ns ( 66.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[27]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[27]" to destination register is 8.492 ns
            Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_141; Fanout = 2; CLK Node = 'Sudut[27]'
            Info: 2: + IC(1.196 ns) + CELL(0.521 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.937 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.492 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 3.078 ns ( 36.25 % )
            Info: Total interconnect delay = 5.414 ns ( 63.75 % )
        Info: - Longest clock path from clock "Sudut[27]" to source register is 8.382 ns
            Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_141; Fanout = 2; CLK Node = 'Sudut[27]'
            Info: 2: + IC(1.196 ns) + CELL(0.521 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.937 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.382 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.937 ns ( 35.04 % )
            Info: Total interconnect delay = 5.445 ns ( 64.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[25]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[25]" to destination register is 8.545 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 2; CLK Node = 'Sudut[25]'
            Info: 2: + IC(1.195 ns) + CELL(0.545 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.249 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.104 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.993 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.990 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.545 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 3.132 ns ( 36.65 % )
            Info: Total interconnect delay = 5.413 ns ( 63.35 % )
        Info: - Longest clock path from clock "Sudut[25]" to source register is 8.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 2; CLK Node = 'Sudut[25]'
            Info: 2: + IC(1.195 ns) + CELL(0.545 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'
            Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.249 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.104 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.993 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.990 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.435 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.991 ns ( 35.46 % )
            Info: Total interconnect delay = 5.444 ns ( 64.54 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[30]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[30]" to destination register is 8.301 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 2; CLK Node = 'Sudut[30]'
            Info: 2: + IC(1.540 ns) + CELL(0.521 ns) = 3.005 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.860 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.746 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.301 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.850 ns ( 34.33 % )
            Info: Total interconnect delay = 5.451 ns ( 65.67 % )
        Info: - Longest clock path from clock "Sudut[30]" to source register is 8.191 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 2; CLK Node = 'Sudut[30]'
            Info: 2: + IC(1.540 ns) + CELL(0.521 ns) = 3.005 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.860 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.746 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.191 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.709 ns ( 33.07 % )
            Info: Total interconnect delay = 5.482 ns ( 66.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Info: Clock "Sudut[29]" has Internal fmax of 278.01 MHz between source register "angkaTemp[38]" and destination register "angka[8]$latch" (period= 3.597 ns)
    Info: + Longest register to register delay is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
        Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'
        Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
        Info: Total cell delay = 0.356 ns ( 13.85 % )
        Info: Total interconnect delay = 2.214 ns ( 86.15 % )
    Info: - Smallest clock skew is 0.110 ns
        Info: + Shortest clock path from clock "Sudut[29]" to destination register is 8.330 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 2; CLK Node = 'Sudut[29]'
            Info: 2: + IC(1.556 ns) + CELL(0.545 ns) = 3.034 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.889 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.778 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.330 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka[8]$latch'
            Info: Total cell delay = 2.863 ns ( 34.37 % )
            Info: Total interconnect delay = 5.467 ns ( 65.63 % )
        Info: - Longest clock path from clock "Sudut[29]" to source register is 8.220 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 2; CLK Node = 'Sudut[29]'
            Info: 2: + IC(1.556 ns) + CELL(0.545 ns) = 3.034 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'
            Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.889 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
            Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.778 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
            Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
            Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.220 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp[38]'
            Info: Total cell delay = 2.722 ns ( 33.11 % )
            Info: Total interconnect delay = 5.498 ns ( 66.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.137 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "regisY:blokRegisY|outputRegister[31]" and destination pin or register "subtractor:blokSubtractor|a[31]" for clock "clk" (Hold time is 7.342 ns)
    Info: + Largest clock skew is 8.302 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.899 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N21; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s1'
            Info: 3: + IC(0.366 ns) + CELL(0.278 ns) = 4.321 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM|en_Subtractor'
            Info: 4: + IC(1.114 ns) + CELL(0.178 ns) = 5.613 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 101; REG Node = 'subtractor:blokSubtractor|kCount[0]'
            Info: 5: + IC(0.360 ns) + CELL(0.545 ns) = 6.518 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~19'
            Info: 6: + IC(0.337 ns) + CELL(0.545 ns) = 7.400 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 1; COMB Node = 'subtractor:blokSubtractor|b[0]~20'
            Info: 7: + IC(2.152 ns) + CELL(0.000 ns) = 9.552 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'subtractor:blokSubtractor|b[0]~20clkctrl'
            Info: 8: + IC(1.169 ns) + CELL(0.178 ns) = 10.899 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[31]'
            Info: Total cell delay = 3.669 ns ( 33.66 % )
            Info: Total interconnect delay = 7.230 ns ( 66.34 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.597 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.801 ns) + CELL(0.602 ns) = 2.597 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 6; REG Node = 'regisY:blokRegisY|outputRegister[31]'
            Info: Total cell delay = 1.668 ns ( 64.23 % )
            Info: Total interconnect delay = 0.929 ns ( 35.77 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 6; REG Node = 'regisY:blokRegisY|outputRegister[31]'
        Info: 2: + IC(0.364 ns) + CELL(0.319 ns) = 0.683 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 7; REG Node = 'subtractor:blokSubtractor|a[31]'
        Info: Total cell delay = 0.319 ns ( 46.71 % )
        Info: Total interconnect delay = 0.364 ns ( 53.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "fsm:TOFSM|currentState.s2" (data pin = "Sudut[1]", clock pin = "clk") is 9.482 ns
    Info: + Longest pin to register delay is 12.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut[1]'
        Info: 2: + IC(6.327 ns) + CELL(0.495 ns) = 7.736 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.816 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.896 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.976 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.056 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.136 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~13'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.310 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~15'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.390 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~17'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.470 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~19'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.550 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~21'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.630 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~23'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.710 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~25'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.790 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~27'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.870 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~29'
        Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 9.031 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~31'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.111 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~33'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.191 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~35'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.271 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~37'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.351 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~39'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.431 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~41'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.511 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~43'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.591 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~45'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.765 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~47'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.845 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~49'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.925 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~51'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.005 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~53'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.085 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~55'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.165 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~57'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.245 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~59'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.325 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator|LessThan0~61'
        Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 10.783 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator|LessThan0~62'
        Info: 33: + IC(1.864 ns) + CELL(0.177 ns) = 12.824 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'fsm:TOFSM|nextState.s2~0'
        Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 12.920 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s2'
        Info: Total cell delay = 4.729 ns ( 36.60 % )
        Info: Total interconnect delay = 8.191 ns ( 63.40 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.732 ns) + CELL(0.602 ns) = 3.400 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM|currentState.s2'
        Info: Total cell delay = 1.668 ns ( 49.06 % )
        Info: Total interconnect delay = 1.732 ns ( 50.94 % )
Info: tco from clock "Sudut[7]" to destination pin "angka[6]" through register "angka[6]$latch" is 14.442 ns
    Info: + Longest clock path from clock "Sudut[7]" to source register is 9.080 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut[7]'
        Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
        Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
        Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
        Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
        Info: 7: + IC(1.259 ns) + CELL(0.319 ns) = 9.080 ns; Loc. = LCCOMB_X17_Y14_N24; Fanout = 1; REG Node = 'angka[6]$latch'
        Info: Total cell delay = 3.052 ns ( 33.61 % )
        Info: Total interconnect delay = 6.028 ns ( 66.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y14_N24; Fanout = 1; REG Node = 'angka[6]$latch'
        Info: 2: + IC(2.462 ns) + CELL(2.900 ns) = 5.362 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'angka[6]'
        Info: Total cell delay = 2.900 ns ( 54.08 % )
        Info: Total interconnect delay = 2.462 ns ( 45.92 % )
Info: th for register "angka[11]$latch" (data pin = "Sudut[22]", clock pin = "Sudut[7]") is 2.620 ns
    Info: + Longest clock path from clock "Sudut[7]" to destination register is 9.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut[7]'
        Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'
        Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'
        Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
        Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka[31]~1'
        Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka[31]~1clkctrl'
        Info: 7: + IC(1.252 ns) + CELL(0.319 ns) = 9.073 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; REG Node = 'angka[11]$latch'
        Info: Total cell delay = 3.052 ns ( 33.64 % )
        Info: Total interconnect delay = 6.021 ns ( 66.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut[22]'
        Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'
        Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'
        Info: 4: + IC(0.336 ns) + CELL(0.545 ns) = 3.807 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 32; COMB Node = 'angka[4]~0'
        Info: 5: + IC(1.999 ns) + CELL(0.178 ns) = 5.984 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'Add0~35'
        Info: 6: + IC(0.291 ns) + CELL(0.178 ns) = 6.453 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; REG Node = 'angka[11]$latch'
        Info: Total cell delay = 2.361 ns ( 36.59 % )
        Info: Total interconnect delay = 4.092 ns ( 63.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 452 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Tue Nov 28 02:51:26 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


