

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 24 04:13:48 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.836 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11750|    11750| 0.117 ms | 0.117 ms |  11750|  11750|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1         |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i4         |    10956|    10956|       913|          -|          -|    12|    no    |
        | + l_j_init2        |       64|       64|         1|          1|          1|    64|    yes   |
        | + l_S_k_0_k2_l_j6  |      778|      778|        12|          1|          1|   768|    yes   |
        | + l_j_back2        |       64|       64|         2|          1|          1|    64|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    276|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        0|      -|     408|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     756|   1275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U24  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U25  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |v64_U  |Context_layer_v64  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                   |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln138_fu_292_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln147_fu_379_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln150_fu_429_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln151_fu_448_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln161_fu_486_p2       |     +    |      0|  0|  13|          11|          11|
    |i4_fu_308_p2              |     +    |      0|  0|  13|           4|           1|
    |j6_fu_459_p2              |     +    |      0|  0|  15|           7|           1|
    |j_back2_fu_471_p2         |     +    |      0|  0|  15|           7|           1|
    |j_init2_fu_320_p2         |     +    |      0|  0|  15|           7|           1|
    |k2_fu_385_p2              |     +    |      0|  0|  13|           4|           1|
    |v61_fu_258_p2             |     +    |      0|  0|  13|           4|           1|
    |v62_fu_282_p2             |     +    |      0|  0|  15|           7|           1|
    |sub_ln150_fu_355_p2       |     -    |      0|  0|  15|           9|           9|
    |icmp_ln136_fu_252_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln137_fu_276_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln141_fu_302_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln143_fu_314_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln147_fu_373_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln148_fu_391_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln158_fu_465_p2      |   icmp   |      0|  0|  11|           7|           8|
    |select_ln150_1_fu_405_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln150_fu_397_p3    |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 276|         155|         120|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  50|         11|    1|         11|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter11       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_k2_0_phi_fu_215_p4  |   9|          2|    4|          8|
    |i4_0_reg_177                   |   9|          2|    4|          8|
    |indvar_flatten_reg_200         |   9|          2|   10|         20|
    |j6_0_reg_222                   |   9|          2|    7|         14|
    |j_back2_0_reg_233              |   9|          2|    7|         14|
    |j_init2_0_reg_189              |   9|          2|    7|         14|
    |k2_0_reg_211                   |   9|          2|    4|          8|
    |v60_address0                   |  15|          3|   10|         30|
    |v60_d0                         |  15|          3|   32|         96|
    |v61_0_reg_155                  |   9|          2|    4|          8|
    |v62_0_reg_166                  |   9|          2|    7|         14|
    |v64_address0                   |  15|          3|    6|         18|
    |v64_address1                   |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 224|         48|  112|        288|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln161_reg_612         |  11|   0|   11|          0|
    |ap_CS_fsm                 |  10|   0|   10|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |i4_0_reg_177              |   4|   0|    4|          0|
    |i4_reg_520                |   4|   0|    4|          0|
    |icmp_ln147_reg_543        |   1|   0|    1|          0|
    |icmp_ln158_reg_603        |   1|   0|    1|          0|
    |indvar_flatten_reg_200    |  10|   0|   10|          0|
    |j6_0_reg_222              |   7|   0|    7|          0|
    |j_back2_0_reg_233         |   7|   0|    7|          0|
    |j_init2_0_reg_189         |   7|   0|    7|          0|
    |k2_0_reg_211              |   4|   0|    4|          0|
    |select_ln150_1_reg_552    |   4|   0|    4|          0|
    |sub_ln150_reg_533         |   7|   0|    9|          2|
    |v58_load_reg_578          |  32|   0|   32|          0|
    |v61_0_reg_155             |   4|   0|    4|          0|
    |v61_reg_498               |   4|   0|    4|          0|
    |v62_0_reg_166             |   7|   0|    7|          0|
    |v64_addr_2_reg_567        |   6|   0|    6|          0|
    |v69_reg_583               |  32|   0|   32|          0|
    |v70_reg_588               |  32|   0|   32|          0|
    |v71_reg_593               |  32|   0|   32|          0|
    |v72_reg_598               |  32|   0|   32|          0|
    |zext_ln137_reg_503        |   4|   0|   11|          7|
    |zext_ln147_reg_538        |   4|   0|   11|          7|
    |icmp_ln147_reg_543        |  64|  32|    1|          0|
    |v64_addr_2_reg_567        |  64|  32|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 408|  64|  303|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_done       | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Context_layer | return value |
|v58_address0  | out |    8|  ap_memory |      v58      |     array    |
|v58_ce0       | out |    1|  ap_memory |      v58      |     array    |
|v58_q0        |  in |   32|  ap_memory |      v58      |     array    |
|v59_address0  | out |   10|  ap_memory |      v59      |     array    |
|v59_ce0       | out |    1|  ap_memory |      v59      |     array    |
|v59_q0        |  in |   32|  ap_memory |      v59      |     array    |
|v60_address0  | out |   10|  ap_memory |      v60      |     array    |
|v60_ce0       | out |    1|  ap_memory |      v60      |     array    |
|v60_we0       | out |    1|  ap_memory |      v60      |     array    |
|v60_d0        | out |   32|  ap_memory |      v60      |     array    |
+--------------+-----+-----+------------+---------------+--------------+

