# ğŸ§  Toy OS Project

This project simulates a simple **Toy Operating System** built in two phases:

- **Phase 1:** Basic instruction execution, memory management, and I/O operations.  
- **Phase 2:** Paging, Memory Management Unit (MMU), and TLB simulation.

---

## ğŸ“ Folder Structure
ToyOS/
â”‚
â”œâ”€â”€ Phase1/
â”‚ â”œâ”€â”€ phase1.cpp
â”‚ â”œâ”€â”€ input_Phase1.txt
â”‚ 
â”‚
â”œâ”€â”€ Phase2/
â”‚ â”œâ”€â”€ ph2.cpp
â”‚ â”œâ”€â”€ input_phase2.txt
â”‚ 
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore

yaml
Copy code

---

## ğŸ§® Compilation & Execution Commands

### â–¶ï¸ Phase 1
```bash
cd Phase1
g++ phase1.cpp -o phase1
./phase1
Output: output.txt will be generated in the Phase1 folder.

â–¶ï¸ Phase 2
bash
Copy code
cd Phase2
g++ ph2.cpp -o ph2
./ph2
Output: output.txt will be generated in the Phase2 folder.

ğŸ§© Toy OS â€” Phase 1 ğŸ§ 
ğŸ§© Overview
This phase simulates a basic operating system environment that loads, interprets, and executes simple user programs from an input file.
It models essential OS concepts such as:

Memory allocation

Instruction execution

Register operations

Simple I/O handling via interrupts

The simulation reads control cards ($AMJ, $DTA, $END) and program instructions from an input file (input_Phase1.txt).

âš™ï¸ Components
1. Virtual Machine (VM)
The VM class manages:

Memory (100 Ã— 4 bytes): stores program instructions and data.

Registers:

IR â€” Instruction Register

R â€” General-purpose Register

IC â€” Instruction Counter

C â€” Toggle flag (used for conditional branching)

SI â€” System Interrupt indicator

Buffer: Temporary storage for I/O operations.

2. Master and Slave Modes
Master Mode (MOS): Handles OS-level operations such as READ, WRITE, and TERMINATE.

Slave Mode (User Program Execution): Executes user-level instructions until an interrupt occurs.

ğŸ§® Supported Instructions
Instruction	Operation
GD xx	Get Data â€” reads a line from input into memory starting at block xx.
PD xx	Put Data â€” writes a memory block xx to output.
H	Halt â€” terminates program execution.
LR xx	Load Register â€” loads data from memory block xx into register R.
SR xx	Store Register â€” stores contents of R into memory block xx.
CR xx	Compare Register â€” compares R with memory block xx, sets toggle flag C.
BT xx	Branch Toggle â€” jumps to memory block xx if C is true.

ğŸ“‚ Input Format
Example (input_Phase1.txt):

bash
Copy code
$AMJ000100050001
GD20 PD20 H
$DTA
HELLO WORLD
$END0001
Explanation:
$AMJ â€” Start of job

$DTA â€” Start of data section

$END â€” End of job

ğŸ§  Learning Outcomes
Understanding instruction execution cycles.

Simulating interrupts and basic OS control.

Implementing minimal memory management.

âš™ï¸ Toy OS â€” Phase 2 ğŸ”§
ğŸ§© Overview
This phase extends the Toy OS into a paging and memory management simulator that mimics the behavior of a real MMU (Memory Management Unit).
It introduces:

Virtual-to-physical address translation

Page tables and TLB (Translation Lookaside Buffer)

Page faults and replacement policies

Process creation, termination, and statistics reporting

âš™ï¸ Core Components
1. Memory Management Unit (MMU)
Maintains a page table per process.

Handles page faults, TLB hits/misses, and page replacements (FIFO policy).

Simulates interrupts such as Page Faults and Segmentation Faults.

2. Process Control Block (PCB)
Each process tracks:

Process ID (pid)

Page Table entries

Allocated pages

Page fault count

Current state (NEW, READY, RUNNING, WAITING, TERMINATED)

3. Translation Lookaside Buffer (TLB)
Stores recent virtual-to-physical page mappings.

Uses FIFO replacement when full.

Tracks TLB hit/miss statistics.

ğŸ§® Supported Commands
Command	Description
CREATE <pid> <pages>	Creates a new process with the given number of pages.
ACCESS <pid> <address>	Accesses a virtual address (read). May trigger a page fault.
WRITE <pid> <address>	Writes to a virtual address. Marks the page as dirty.
MEMMAP	Displays current memory allocation for all processes.
STATS	Prints TLB hit/miss rates and free frame info.
TERMINATE <pid>	Terminates a process and frees its memory.

ğŸ“‚ Input Format
Example (input_phase2.txt):

pgsql
Copy code
CREATE 1 10
ACCESS 1 0
WRITE 1 512
ACCESS 1 1024
MEMMAP
STATS
TERMINATE 1
ğŸ’¡ Paging Configuration
Parameter	Value	Description
Page Size	1024 bytes	Each page = 1 KB
Physical Memory	64 frames	64 KB total
Virtual Memory	256 pages	256 KB per process
TLB Size	4 entries	FIFO replacement

ğŸ§  Learning Outcomes
Implementation of paging and address translation.

Simulation of TLB caching and replacement.

Handling of page faults, segmentation faults, and process lifecycle.

Understanding low-level memory management in operating systems.

ğŸ Summary
Phase	Focus	Key Concepts
Phase 1	Basic OS simulation	Instruction execution, memory & I/O operations
Phase 2	Advanced memory management	Paging, TLB, page faults, process control