A short introduction to ASIC Design
===

Introduction to the ASIC design flow
---

Talk about how to use this tutorial

Lessions
---

 - Lession 0: Introduction to ASIC design flow
 - Lession 1: Simulating RTL
 - Lession 2: RTL Synthesis
 - Lession 3: Place and Route
 - Lession 4: Gate Level Simulation
 - Lession 5: Estimating Timing and Power consumption

In Depth Tutorials
---

 - Programming in Verilog
 - Synopsys VCS
 - Synopsys DC
 - Synopsys ICC
 - Synopsys PrimeTime

More Resources
---

 - Plug Synopsys office hours
 - Link to userguides
 - Lint to ece5745
