

================================================================
== Vivado HLS Report for 'mandlebrot_main'
================================================================
* Date:           Thu May 17 09:28:33 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+------------+----------+------------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min   |     max    |    min   |     max    |   Type  |
    +----------+------------+----------+------------+---------+
    |  24126465|  7531930625|  24126465|  7531930625|   none  |
    +----------+------------+----------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+
        |                 |        Latency        |     Iteration    |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |     max    |      Latency     |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+
        |- Loop 1         |  24126464|  7531930624| 47122 ~ 14710802 |          -|          -|      512|    no    |
        | + Loop 1.1      |     47104|    14710784|    46 ~ 14366    |          -|          -|     1024|    no    |
        |  ++ Loop 1.1.1  |        28|       14347|                28|          -|          -| 1 ~ 512 |    no    |
        +-----------------+----------+------------+------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    164|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1621|   3419|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    456|
|Register         |        -|      -|     776|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    2397|   4039|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |mandlebrot_main_dbkb_U1  |mandlebrot_main_dbkb  |        0|      3|  445|  1149|
    |mandlebrot_main_dcud_U2  |mandlebrot_main_dcud  |        0|     11|  317|   578|
    |mandlebrot_main_dcud_U3  |mandlebrot_main_dcud  |        0|     11|  317|   578|
    |mandlebrot_main_ddEe_U4  |mandlebrot_main_ddEe  |        0|      0|  130|   469|
    |mandlebrot_main_seOg_U5  |mandlebrot_main_seOg  |        0|      0|  412|   645|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     25| 1621|  3419|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_227_p2          |     +    |      0|  0|  17|          10|           1|
    |tmp_8_fu_295_p2      |     +    |      0|  0|  28|          21|          21|
    |x_fu_213_p2          |     +    |      0|  0|  18|          11|           1|
    |y_fu_192_p2          |     +    |      0|  0|  17|          10|           1|
    |tmp_5_fu_268_p2      |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_186_p2  |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_207_p2   |   icmp   |      0|  0|  13|          11|          12|
    |notlhs_fu_250_p2     |   icmp   |      0|  0|  13|          11|           2|
    |notrhs_fu_256_p2     |   icmp   |      0|  0|  29|          52|           1|
    |tmp_3_fu_262_p2      |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 164|         138|          52|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  273|         64|    1|         64|
    |grp_fu_134_opcode  |   15|          3|    2|          6|
    |grp_fu_134_p0      |   21|          4|   64|        256|
    |grp_fu_134_p1      |   33|          6|   64|        384|
    |grp_fu_140_p0      |   27|          5|   64|        320|
    |grp_fu_140_p1      |   27|          5|   64|        320|
    |grp_fu_161_p0      |   15|          3|   32|         96|
    |n_reg_98           |    9|          2|   10|         20|
    |x_assign_reg_86    |    9|          2|   11|         22|
    |y_assign_reg_74    |    9|          2|   10|         20|
    |zi_i_reg_122       |    9|          2|   64|        128|
    |zr_i_reg_110       |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  456|        100|  450|       1764|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  63|   0|   63|          0|
    |ci_reg_323        |  64|   0|   64|          0|
    |cr_reg_341        |  64|   0|   64|          0|
    |i_reg_350         |  10|   0|   10|          0|
    |n_reg_98          |  10|   0|   10|          0|
    |reg_164           |  64|   0|   64|          0|
    |reg_169           |  64|   0|   64|          0|
    |reg_175           |  64|   0|   64|          0|
    |tmp_1_i4_reg_365  |  64|   0|   64|          0|
    |tmp_9_i_reg_355   |  64|   0|   64|          0|
    |tmp_cast_reg_318  |  10|   0|   21|         11|
    |tmp_i_6_reg_360   |  64|   0|   64|          0|
    |tmp_reg_346       |   1|   0|    1|          0|
    |x_assign_reg_86   |  11|   0|   11|          0|
    |x_reg_336         |  11|   0|   11|          0|
    |y_assign_reg_74   |  10|   0|   10|          0|
    |y_reg_313         |  10|   0|   10|          0|
    |zi_i_reg_122      |  64|   0|   64|          0|
    |zr_i_reg_110      |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 776|   0|  787|         11|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_start      |  in |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_done       | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_idle       | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|ap_ready      | out |    1| ap_ctrl_hs | mandlebrot_main | return value |
|res_address0  | out |   19|  ap_memory |       res       |     array    |
|res_ce0       | out |    1|  ap_memory |       res       |     array    |
|res_we0       | out |    1|  ap_memory |       res       |     array    |
|res_d0        | out |   32|  ap_memory |       res       |     array    |
+--------------+-----+-----+------------+-----------------+--------------+

