INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.ip_user_files/ip/sys_clk/sys_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/tb/tb.sv:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/udm/hdl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.srcs/sources_1/imports/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/root/Documents/eda_tishuk_krivorotova/SoC/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/base_project/base_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
