<stg><name>Self_attention_Pipeline_l_update_i4_l_j3</name>


<trans_list>

<trans id="196" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc49.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc49.i:0 %indvar_flatten7_load = load i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc49.i:1 %icmp_ln122 = icmp_eq  i8 %indvar_flatten7_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc49.i:2 %add_ln122_1 = add i8 %indvar_flatten7_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc49.i:3 %br_ln122 = br i1 %icmp_ln122, void %for.inc52.i, void %_Z13Softmax_layerPA12_fPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i:0 %j3_load = load i4 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i:1 %i4_load = load i4 %i4

]]></Node>
<StgValue><ssdm name="i4_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:2 %add_ln122 = add i4 %i4_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i:5 %icmp_ln123 = icmp_eq  i4 %j3_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc52.i:6 %select_ln122 = select i1 %icmp_ln123, i4 0, i4 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc52.i:7 %select_ln122_2 = select i1 %icmp_ln123, i4 %add_ln122, i4 %i4_load

]]></Node>
<StgValue><ssdm name="select_ln122_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i:15 %zext_ln129_mid2_v = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln122_2, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="zext_ln129_mid2_v"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4">
<![CDATA[
for.inc52.i:20 %trunc_ln122 = trunc i4 %select_ln122_2

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52.i:74 %br_ln129 = br i1 %trunc_ln122, void %arrayidx482.0.0.02.i13.case.0, void %arrayidx482.0.0.02.i13.case.1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx482.0.0.02.i13.exit:0 %add_ln123 = add i4 %select_ln122, i4 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:1 %store_ln123 = store i8 %add_ln122_1, i8 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:2 %store_ln123 = store i4 %select_ln122_2, i4 %i4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:3 %store_ln123 = store i4 %add_ln123, i4 %j3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.exit:4 %br_ln123 = br void %for.inc49.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc52.i:8 %zext_ln122 = zext i4 %select_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc52.i:9 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln122_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc52.i:10 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln122_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc52.i:11 %zext_ln125 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc52.i:12 %sub_ln125 = sub i8 %p_shl, i8 %zext_ln125

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:13 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:14 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
for.inc52.i:22 %zext_ln125_2 = zext i4 %select_ln122

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc52.i:23 %add_ln125 = add i8 %sub_ln125, i8 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.inc52.i:24 %zext_ln125_3 = zext i8 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:25 %v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="v100_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
for.inc52.i:32 %v62 = load i8 %v100_addr

]]></Node>
<StgValue><ssdm name="v62"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
for.inc52.i:14 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
for.inc52.i:32 %v62 = load i8 %v100_addr

]]></Node>
<StgValue><ssdm name="v62"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="67" st_id="4" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="69" st_id="6" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="71" st_id="8" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="72" st_id="9" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="74" st_id="11" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="75" st_id="12" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="76" st_id="13" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="77" st_id="14" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="78" st_id="15" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="79" st_id="16" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="80" st_id="17" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="81" st_id="18" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="82" st_id="19" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.i:33 %v64 = fdiv i32 %v62, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="83" st_id="20" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
for.inc52.i:34 %d = fpext i32 %v64

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="84" st_id="21" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
for.inc52.i:34 %d = fpext i32 %v64

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
for.inc52.i:35 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="64">
<![CDATA[
for.inc52.i:36 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="87" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc52.i:37 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="88" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.i:38 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="89" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="52" op_0_bw="64">
<![CDATA[
for.inc52.i:40 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="90" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc52.i:45 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="91" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="11">
<![CDATA[
for.inc52.i:39 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc52.i:41 %p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="53">
<![CDATA[
for.inc52.i:42 %zext_ln604 = zext i53 %p_Result_33

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc52.i:43 %man_V_1 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc52.i:44 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:46 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:47 %icmp_ln616 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:48 %add_ln616 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:49 %sub_ln616 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc52.i:50 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:52 %icmp_ln617 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="54">
<![CDATA[
for.inc52.i:53 %trunc_ln618 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln618"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:69 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:70 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="105" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:71 %and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln616"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="12">
<![CDATA[
for.inc52.i:51 %sext_ln616 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln616"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:54 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc52.i:62 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="32">
<![CDATA[
for.inc52.i:63 %sext_ln616cast = trunc i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="sext_ln616cast"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc52.i:64 %shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast

]]></Node>
<StgValue><ssdm name="shl_ln639"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:65 %select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:66 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc52.i:67 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:68 %select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="115" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="32">
<![CDATA[
for.inc52.i:55 %zext_ln621 = zext i32 %sext_ln616

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc52.i:56 %ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="ashr_ln621"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="1"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="54">
<![CDATA[
for.inc52.i:57 %trunc_ln621 = trunc i54 %ashr_ln621

]]></Node>
<StgValue><ssdm name="trunc_ln621"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.inc52.i:58 %bitcast_ln768 = bitcast i32 %v64

]]></Node>
<StgValue><ssdm name="bitcast_ln768"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.i:59 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="icmp_ln620" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:60 %select_ln623 = select i1 %tmp_28, i24 16777215, i24 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
<literal name="and_ln616" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:61 %select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623

]]></Node>
<StgValue><ssdm name="select_ln620"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln606" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:72 %select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617

]]></Node>
<StgValue><ssdm name="select_ln616"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc52.i:73 %v65_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616

]]></Node>
<StgValue><ssdm name="v65_V"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
_Z13Softmax_layerPA12_fPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc52.i:16 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %zext_ln129_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc52.i:17 %tmp_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %zext_ln129_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="5">
<![CDATA[
for.inc52.i:18 %zext_ln129 = zext i5 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="129" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc52.i:19 %sub_ln129 = sub i7 %tmp_s, i7 %zext_ln129

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="4">
<![CDATA[
for.inc52.i:21 %zext_ln125_1 = zext i4 %select_ln122

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc52.i:26 %add_ln129 = add i7 %sub_ln129, i7 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
for.inc52.i:27 %zext_ln129_1 = zext i7 %add_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:28 %v101_V_addr = getelementptr i24 %v101_V, i64 0, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="v101_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.i:29 %v101_V_1_addr = getelementptr i24 %v101_V_1, i64 0, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="v101_V_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.i:30 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.i:31 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="24" op_1_bw="7">
<![CDATA[
arrayidx482.0.0.02.i13.case.0:0 %store_ln129 = store i24 %v65_V, i7 %v101_V_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.0:1 %br_ln129 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="24" op_1_bw="7">
<![CDATA[
arrayidx482.0.0.02.i13.case.1:0 %store_ln129 = store i24 %v65_V, i7 %v101_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx482.0.0.02.i13.case.1:1 %br_ln129 = br void %arrayidx482.0.0.02.i13.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
