library verilog;
use verilog.vl_types.all;
entity monitor is
end monitor;
