============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Dec  2 13:42:52 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.632948s wall, 3.338421s user + 0.202801s system = 3.541223s CPU (97.5%)

RUN-1004 : used memory is 261 MB, reserved memory is 240 MB, peak memory is 261 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.393517s wall, 1.232408s user + 0.078001s system = 1.310408s CPU (94.0%)

RUN-1004 : used memory is 407 MB, reserved memory is 374 MB, peak memory is 410 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.736042s wall, 1.778411s user + 0.171601s system = 1.950012s CPU (25.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 376 MB, peak memory is 411 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.224751s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (19.6%)

RUN-1004 : used memory is 354 MB, reserved memory is 321 MB, peak memory is 411 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.061276s wall, 3.837625s user + 0.452403s system = 4.290027s CPU (35.6%)

RUN-1004 : used memory is 339 MB, reserved memory is 308 MB, peak memory is 411 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P91; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.682555s wall, 3.385222s user + 0.078001s system = 3.463222s CPU (94.0%)

RUN-1004 : used memory is 204 MB, reserved memory is 202 MB, peak memory is 411 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.569224s wall, 1.341609s user + 0.062400s system = 1.404009s CPU (89.5%)

RUN-1004 : used memory is 239 MB, reserved memory is 235 MB, peak memory is 411 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.200813s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (64.5%)

RUN-1004 : used memory is 356 MB, reserved memory is 365 MB, peak memory is 411 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.745134s wall, 15.116497s user + 0.249602s system = 15.366098s CPU (86.6%)

RUN-1004 : used memory is 321 MB, reserved memory is 361 MB, peak memory is 418 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.909303s wall, 2.776818s user + 0.046800s system = 2.823618s CPU (97.1%)

RUN-1004 : used memory is 323 MB, reserved memory is 362 MB, peak memory is 418 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.412561s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (96.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929833
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 526052, overlap = 193
PHY-3002 : Step(2): len = 356167, overlap = 251.75
PHY-3002 : Step(3): len = 272395, overlap = 279
PHY-3002 : Step(4): len = 220186, overlap = 297
PHY-3002 : Step(5): len = 180929, overlap = 311
PHY-3002 : Step(6): len = 148177, overlap = 328.5
PHY-3002 : Step(7): len = 123585, overlap = 345.5
PHY-3002 : Step(8): len = 96835.6, overlap = 364.75
PHY-3002 : Step(9): len = 86558.9, overlap = 371.5
PHY-3002 : Step(10): len = 74906.6, overlap = 381.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70802e-07
PHY-3002 : Step(11): len = 73596.6, overlap = 381.25
PHY-3002 : Step(12): len = 74865.5, overlap = 377.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7007e-06
PHY-3002 : Step(13): len = 76417.3, overlap = 372.25
PHY-3002 : Step(14): len = 96270.6, overlap = 344
PHY-3002 : Step(15): len = 104708, overlap = 324
PHY-3002 : Step(16): len = 103423, overlap = 322.75
PHY-3002 : Step(17): len = 105419, overlap = 313.5
PHY-3002 : Step(18): len = 109186, overlap = 302
PHY-3002 : Step(19): len = 106380, overlap = 304
PHY-3002 : Step(20): len = 107381, overlap = 302.75
PHY-3002 : Step(21): len = 106135, overlap = 303
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.4014e-06
PHY-3002 : Step(22): len = 108533, overlap = 297.75
PHY-3002 : Step(23): len = 113099, overlap = 289.25
PHY-3002 : Step(24): len = 114539, overlap = 285
PHY-3002 : Step(25): len = 118645, overlap = 265.5
PHY-3002 : Step(26): len = 123476, overlap = 258.25
PHY-3002 : Step(27): len = 122193, overlap = 255.75
PHY-3002 : Step(28): len = 122456, overlap = 256.75
PHY-3002 : Step(29): len = 122456, overlap = 256.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.8028e-06
PHY-3002 : Step(30): len = 126915, overlap = 251.75
PHY-3002 : Step(31): len = 132428, overlap = 243.25
PHY-3002 : Step(32): len = 131799, overlap = 235.75
PHY-3002 : Step(33): len = 133353, overlap = 232
PHY-3002 : Step(34): len = 135588, overlap = 228.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36056e-05
PHY-3002 : Step(35): len = 139482, overlap = 219.75
PHY-3002 : Step(36): len = 150546, overlap = 199.5
PHY-3002 : Step(37): len = 148132, overlap = 189.25
PHY-3002 : Step(38): len = 147987, overlap = 183.5
PHY-3002 : Step(39): len = 149519, overlap = 175
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.72112e-05
PHY-3002 : Step(40): len = 156152, overlap = 169
PHY-3002 : Step(41): len = 168421, overlap = 150.75
PHY-3002 : Step(42): len = 164771, overlap = 149.25
PHY-3002 : Step(43): len = 163522, overlap = 152.5
PHY-3002 : Step(44): len = 163419, overlap = 150.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.44034e-05
PHY-3002 : Step(45): len = 171231, overlap = 138
PHY-3002 : Step(46): len = 177660, overlap = 128.5
PHY-3002 : Step(47): len = 174230, overlap = 128
PHY-3002 : Step(48): len = 172631, overlap = 128.75
PHY-3002 : Step(49): len = 172771, overlap = 129.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000105841
PHY-3002 : Step(50): len = 178207, overlap = 120.5
PHY-3002 : Step(51): len = 180644, overlap = 114
PHY-3002 : Step(52): len = 180434, overlap = 108
PHY-3002 : Step(53): len = 180633, overlap = 106.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.182888s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (91.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762084s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (94.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31347e-05
PHY-3002 : Step(54): len = 181863, overlap = 119.75
PHY-3002 : Step(55): len = 179581, overlap = 125.75
PHY-3002 : Step(56): len = 177722, overlap = 122
PHY-3002 : Step(57): len = 174176, overlap = 135.75
PHY-3002 : Step(58): len = 169777, overlap = 151.5
PHY-3002 : Step(59): len = 165205, overlap = 159.5
PHY-3002 : Step(60): len = 160896, overlap = 166
PHY-3002 : Step(61): len = 157333, overlap = 174
PHY-3002 : Step(62): len = 156611, overlap = 178
PHY-3002 : Step(63): len = 156603, overlap = 175
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62695e-05
PHY-3002 : Step(64): len = 162098, overlap = 159.75
PHY-3002 : Step(65): len = 172025, overlap = 136.75
PHY-3002 : Step(66): len = 171942, overlap = 135.25
PHY-3002 : Step(67): len = 172830, overlap = 130
PHY-3002 : Step(68): len = 173782, overlap = 128.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21236e-05
PHY-3002 : Step(69): len = 181020, overlap = 123.25
PHY-3002 : Step(70): len = 188282, overlap = 122
PHY-3002 : Step(71): len = 188911, overlap = 121.25
PHY-3002 : Step(72): len = 189425, overlap = 117.75
PHY-3002 : Step(73): len = 190629, overlap = 115.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104247
PHY-3002 : Step(74): len = 195686, overlap = 110.75
PHY-3002 : Step(75): len = 199511, overlap = 113.5
PHY-3002 : Step(76): len = 202442, overlap = 112
PHY-3002 : Step(77): len = 203043, overlap = 111.75
PHY-3002 : Step(78): len = 203407, overlap = 110.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000208494
PHY-3002 : Step(79): len = 206531, overlap = 111
PHY-3002 : Step(80): len = 209139, overlap = 108.75
PHY-3002 : Step(81): len = 210775, overlap = 111.25
PHY-3002 : Step(82): len = 211742, overlap = 112
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.163229s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.717180s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.22959e-05
PHY-3002 : Step(83): len = 216146, overlap = 188
PHY-3002 : Step(84): len = 211752, overlap = 174.25
PHY-3002 : Step(85): len = 206154, overlap = 172
PHY-3002 : Step(86): len = 199939, overlap = 175
PHY-3002 : Step(87): len = 193109, overlap = 184.25
PHY-3002 : Step(88): len = 188516, overlap = 187.5
PHY-3002 : Step(89): len = 183183, overlap = 202
PHY-3002 : Step(90): len = 179343, overlap = 201
PHY-3002 : Step(91): len = 176079, overlap = 209.25
PHY-3002 : Step(92): len = 173748, overlap = 214.75
PHY-3002 : Step(93): len = 171964, overlap = 217
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144592
PHY-3002 : Step(94): len = 180315, overlap = 200.5
PHY-3002 : Step(95): len = 186409, overlap = 186.75
PHY-3002 : Step(96): len = 189029, overlap = 175.25
PHY-3002 : Step(97): len = 189327, overlap = 180.25
PHY-3002 : Step(98): len = 189466, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000288199
PHY-3002 : Step(99): len = 196717, overlap = 168.75
PHY-3002 : Step(100): len = 200331, overlap = 160
PHY-3002 : Step(101): len = 204898, overlap = 150.5
PHY-3002 : Step(102): len = 206174, overlap = 153.75
PHY-3002 : Step(103): len = 206576, overlap = 151
PHY-3002 : Step(104): len = 206930, overlap = 149.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000520405
PHY-3002 : Step(105): len = 211463, overlap = 148.25
PHY-3002 : Step(106): len = 213587, overlap = 146
PHY-3002 : Step(107): len = 217344, overlap = 142.75
PHY-3002 : Step(108): len = 218510, overlap = 144.5
PHY-3002 : Step(109): len = 218682, overlap = 141.25
PHY-3002 : Step(110): len = 219012, overlap = 141.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00094601
PHY-3002 : Step(111): len = 221904, overlap = 139
PHY-3002 : Step(112): len = 223470, overlap = 136.25
PHY-3002 : Step(113): len = 225759, overlap = 133.5
PHY-3002 : Step(114): len = 227064, overlap = 130.75
PHY-3002 : Step(115): len = 227226, overlap = 129
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00177084
PHY-3002 : Step(116): len = 229106, overlap = 127
PHY-3002 : Step(117): len = 229990, overlap = 126.5
PHY-3002 : Step(118): len = 231221, overlap = 127.25
PHY-3002 : Step(119): len = 231877, overlap = 126.75
PHY-3002 : Step(120): len = 232436, overlap = 130.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00287599
PHY-3002 : Step(121): len = 233180, overlap = 131.25
PHY-3002 : Step(122): len = 234281, overlap = 131.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.325355s wall, 0.156001s user + 0.156001s system = 0.312002s CPU (95.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.125233s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.745899s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000388381
PHY-3002 : Step(123): len = 232132, overlap = 89.75
PHY-3002 : Step(124): len = 230332, overlap = 91.25
PHY-3002 : Step(125): len = 226685, overlap = 102
PHY-3002 : Step(126): len = 224814, overlap = 110.75
PHY-3002 : Step(127): len = 223265, overlap = 115.25
PHY-3002 : Step(128): len = 221686, overlap = 122
PHY-3002 : Step(129): len = 220896, overlap = 122.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000776216
PHY-3002 : Step(130): len = 224345, overlap = 117.75
PHY-3002 : Step(131): len = 225123, overlap = 116.25
PHY-3002 : Step(132): len = 226624, overlap = 118.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00138589
PHY-3002 : Step(133): len = 228669, overlap = 113
PHY-3002 : Step(134): len = 229657, overlap = 116.25
PHY-3002 : Step(135): len = 231138, overlap = 110.5
PHY-3002 : Step(136): len = 231620, overlap = 109.5
PHY-3002 : Step(137): len = 232119, overlap = 104.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025850s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.7%)

PHY-3001 : Legalized: Len = 241602, Over = 0
PHY-3001 : Final: Len = 241602, Over = 0
RUN-1003 : finish command "place" in  23.752535s wall, 30.404595s user + 1.638011s system = 32.042605s CPU (134.9%)

RUN-1004 : used memory is 375 MB, reserved memory is 394 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2321
PHY-1001 : Pin misalignment score is improved from 2321 to 2284
PHY-1001 : Pin misalignment score is improved from 2284 to 2282
PHY-1001 : Pin misalignment score is improved from 2282 to 2282
PHY-1001 : Pin local connectivity score is improved from 197 to 0
PHY-1001 : Pin misalignment score is improved from 2359 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2294
PHY-1001 : Pin misalignment score is improved from 2294 to 2294
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  2.990439s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (95.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 311072, over cnt = 1691(21%), over = 3329, worst = 10
PHY-1002 : len = 319968, over cnt = 1447(18%), over = 2287, worst = 6
PHY-1002 : len = 327352, over cnt = 1364(17%), over = 1879, worst = 4
PHY-1002 : len = 351848, over cnt = 1000(12%), over = 1081, worst = 3
PHY-1002 : len = 369768, over cnt = 787(9%), over = 810, worst = 2
PHY-1002 : len = 386920, over cnt = 697(8%), over = 707, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 85 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.468512s wall, 5.584836s user + 0.062400s system = 5.647236s CPU (103.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124409s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62408, over cnt = 26(0%), over = 28, worst = 2
PHY-1001 : End Routed; 0.947795s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (98.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61984, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.053005s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (88.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.030779s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (152.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 61984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.013578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 61984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 61984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.013747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 687104, over cnt = 2192(1%), over = 2283, worst = 3
PHY-1001 : End Routed; 27.297128s wall, 31.122200s user + 0.249602s system = 31.371801s CPU (114.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 620120, over cnt = 1264(0%), over = 1276, worst = 2
PHY-1001 : End DR Iter 1; 18.815946s wall, 19.094522s user + 0.015600s system = 19.110122s CPU (101.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 601728, over cnt = 599(0%), over = 600, worst = 2
PHY-1001 : End DR Iter 2; 10.390984s wall, 10.264866s user + 0.000000s system = 10.264866s CPU (98.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 604704, over cnt = 279(0%), over = 279, worst = 1
PHY-1001 : End DR Iter 3; 2.274741s wall, 2.262014s user + 0.015600s system = 2.277615s CPU (100.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609720, over cnt = 140(0%), over = 140, worst = 1
PHY-1001 : End DR Iter 4; 2.175429s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 614864, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 5; 1.487218s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (98.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 618440, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 6; 3.031783s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (97.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 620904, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 7; 3.901010s wall, 3.884425s user + 0.000000s system = 3.884425s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 8; 3.783562s wall, 3.790824s user + 0.062400s system = 3.853225s CPU (101.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 9; 3.441761s wall, 3.229221s user + 0.000000s system = 3.229221s CPU (93.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 10; 3.594207s wall, 3.432022s user + 0.000000s system = 3.432022s CPU (95.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 9; 3.979650s wall, 3.572423s user + 0.046800s system = 3.619223s CPU (90.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 10; 3.441648s wall, 3.369622s user + 0.046800s system = 3.416422s CPU (99.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 11; 3.761262s wall, 3.354021s user + 0.015600s system = 3.369622s CPU (89.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 12; 3.743093s wall, 3.260421s user + 0.015600s system = 3.276021s CPU (87.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 621608, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End LB Iter 13; 3.322891s wall, 3.307221s user + 0.000000s system = 3.307221s CPU (99.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 621832, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 2; 4.049390s wall, 3.978026s user + 0.031200s system = 4.009226s CPU (99.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 621944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 7.075043s wall, 6.957645s user + 0.000000s system = 6.957645s CPU (98.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 622192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 622192
PHY-1001 : End DC Iter 3; 0.384994s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (101.3%)

PHY-1001 : 13 feed throughs used by 13 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  122.453898s wall, 123.521592s user + 0.655204s system = 124.176796s CPU (101.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  131.147725s wall, 132.086047s user + 0.733205s system = 132.819251s CPU (101.3%)

RUN-1004 : used memory is 380 MB, reserved memory is 521 MB, peak memory is 509 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4029   out of   4480   89.93%
#reg                 2894   out of   4480   64.60%
#le                  4029
  #lut only          1135   out of   4029   28.17%
  #reg only             0   out of   4029    0.00%
  #lut&reg           2894   out of   4029   71.83%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.634958s wall, 2.761218s user + 0.171601s system = 2.932819s CPU (80.7%)

RUN-1004 : used memory is 453 MB, reserved memory is 521 MB, peak memory is 509 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2134, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.160613s wall, 3.915625s user + 0.093601s system = 4.009226s CPU (96.4%)

RUN-1004 : used memory is 504 MB, reserved memory is 572 MB, peak memory is 509 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2136
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 56184
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 158202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.366798s wall, 21.574938s user + 0.140401s system = 21.715339s CPU (162.5%)

RUN-1004 : used memory is 533 MB, reserved memory is 596 MB, peak memory is 542 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P95; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.577132s wall, 3.416422s user + 0.015600s system = 3.432022s CPU (95.9%)

RUN-1004 : used memory is 270 MB, reserved memory is 366 MB, peak memory is 542 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.649244s wall, 1.466409s user + 0.046800s system = 1.513210s CPU (91.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 373 MB, peak memory is 542 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.731433s wall, 1.294808s user + 0.062400s system = 1.357209s CPU (78.4%)

RUN-1004 : used memory is 385 MB, reserved memory is 459 MB, peak memory is 542 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.64 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.240151s wall, 16.380105s user + 0.218401s system = 16.598506s CPU (91.0%)

RUN-1004 : used memory is 367 MB, reserved memory is 457 MB, peak memory is 542 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.146375s wall, 2.870418s user + 0.093601s system = 2.964019s CPU (94.2%)

RUN-1004 : used memory is 374 MB, reserved memory is 462 MB, peak memory is 542 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.338063s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929893
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 526084, overlap = 193
PHY-3002 : Step(139): len = 356222, overlap = 251.75
PHY-3002 : Step(140): len = 272449, overlap = 279
PHY-3002 : Step(141): len = 220224, overlap = 297
PHY-3002 : Step(142): len = 180953, overlap = 311
PHY-3002 : Step(143): len = 148189, overlap = 328.5
PHY-3002 : Step(144): len = 123597, overlap = 345.5
PHY-3002 : Step(145): len = 96898.5, overlap = 364.75
PHY-3002 : Step(146): len = 86598.1, overlap = 371.5
PHY-3002 : Step(147): len = 74987.5, overlap = 381.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.05052e-07
PHY-3002 : Step(148): len = 73506.5, overlap = 381.25
PHY-3002 : Step(149): len = 75400.1, overlap = 375
PHY-3002 : Step(150): len = 82155, overlap = 366.5
PHY-3002 : Step(151): len = 80214.5, overlap = 354.25
PHY-3002 : Step(152): len = 80891.9, overlap = 351.5
PHY-3002 : Step(153): len = 84405.9, overlap = 349
PHY-3002 : Step(154): len = 83530.4, overlap = 348.25
PHY-3002 : Step(155): len = 86164.2, overlap = 348
PHY-3002 : Step(156): len = 88758.1, overlap = 347.75
PHY-3002 : Step(157): len = 92056.3, overlap = 341.5
PHY-3002 : Step(158): len = 93137.1, overlap = 337
PHY-3002 : Step(159): len = 94477.4, overlap = 328.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8101e-06
PHY-3002 : Step(160): len = 94931.9, overlap = 328
PHY-3002 : Step(161): len = 97139.2, overlap = 325.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.12648e-06
PHY-3002 : Step(162): len = 98976.1, overlap = 319.75
PHY-3002 : Step(163): len = 112828, overlap = 299.5
PHY-3002 : Step(164): len = 113158, overlap = 280
PHY-3002 : Step(165): len = 113097, overlap = 275.25
PHY-3002 : Step(166): len = 115094, overlap = 268.25
PHY-3002 : Step(167): len = 118427, overlap = 269.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.25296e-06
PHY-3002 : Step(168): len = 119534, overlap = 267
PHY-3002 : Step(169): len = 129875, overlap = 252.25
PHY-3002 : Step(170): len = 131868, overlap = 235.25
PHY-3002 : Step(171): len = 131713, overlap = 232.5
PHY-3002 : Step(172): len = 133417, overlap = 229.5
PHY-3002 : Step(173): len = 135780, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.25059e-05
PHY-3002 : Step(174): len = 137783, overlap = 216.5
PHY-3002 : Step(175): len = 144598, overlap = 204.5
PHY-3002 : Step(176): len = 145323, overlap = 199
PHY-3002 : Step(177): len = 146184, overlap = 189
PHY-3002 : Step(178): len = 148450, overlap = 182
PHY-3002 : Step(179): len = 150445, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.50118e-05
PHY-3002 : Step(180): len = 154391, overlap = 168.5
PHY-3002 : Step(181): len = 163222, overlap = 162
PHY-3002 : Step(182): len = 161795, overlap = 163.25
PHY-3002 : Step(183): len = 161690, overlap = 160.5
PHY-3002 : Step(184): len = 162870, overlap = 158.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018690s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.418045s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (92.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.813546s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (92.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.35243e-06
PHY-3002 : Step(185): len = 165233, overlap = 160.5
PHY-3002 : Step(186): len = 165188, overlap = 159.25
PHY-3002 : Step(187): len = 164065, overlap = 164.5
PHY-3002 : Step(188): len = 160608, overlap = 172
PHY-3002 : Step(189): len = 155854, overlap = 184.75
PHY-3002 : Step(190): len = 150980, overlap = 194.5
PHY-3002 : Step(191): len = 145185, overlap = 204.5
PHY-3002 : Step(192): len = 141775, overlap = 214.75
PHY-3002 : Step(193): len = 139688, overlap = 227.25
PHY-3002 : Step(194): len = 138224, overlap = 233.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27049e-05
PHY-3002 : Step(195): len = 146177, overlap = 218
PHY-3002 : Step(196): len = 155499, overlap = 187
PHY-3002 : Step(197): len = 154148, overlap = 184.25
PHY-3002 : Step(198): len = 154416, overlap = 183.5
PHY-3002 : Step(199): len = 155035, overlap = 181.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.40032e-05
PHY-3002 : Step(200): len = 165721, overlap = 152.25
PHY-3002 : Step(201): len = 174640, overlap = 149.5
PHY-3002 : Step(202): len = 172797, overlap = 148.5
PHY-3002 : Step(203): len = 172480, overlap = 147
PHY-3002 : Step(204): len = 172753, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.58807e-05
PHY-3002 : Step(205): len = 181401, overlap = 138
PHY-3002 : Step(206): len = 185038, overlap = 140.25
PHY-3002 : Step(207): len = 185836, overlap = 133.75
PHY-3002 : Step(208): len = 187261, overlap = 129
PHY-3002 : Step(209): len = 188493, overlap = 127.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.17613e-05
PHY-3002 : Step(210): len = 194135, overlap = 124.75
PHY-3002 : Step(211): len = 198770, overlap = 121.25
PHY-3002 : Step(212): len = 200990, overlap = 117
PHY-3002 : Step(213): len = 202079, overlap = 117.75
PHY-3002 : Step(214): len = 203033, overlap = 115.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.234339s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776311s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.24098e-05
PHY-3002 : Step(215): len = 209010, overlap = 199.25
PHY-3002 : Step(216): len = 207147, overlap = 179
PHY-3002 : Step(217): len = 203173, overlap = 172
PHY-3002 : Step(218): len = 196460, overlap = 179.25
PHY-3002 : Step(219): len = 189936, overlap = 192.5
PHY-3002 : Step(220): len = 183650, overlap = 203.75
PHY-3002 : Step(221): len = 179553, overlap = 206.25
PHY-3002 : Step(222): len = 175502, overlap = 214.25
PHY-3002 : Step(223): len = 172471, overlap = 214.75
PHY-3002 : Step(224): len = 169747, overlap = 218.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00014482
PHY-3002 : Step(225): len = 178470, overlap = 205.25
PHY-3002 : Step(226): len = 184484, overlap = 195
PHY-3002 : Step(227): len = 185679, overlap = 182.5
PHY-3002 : Step(228): len = 186449, overlap = 182
PHY-3002 : Step(229): len = 188007, overlap = 179.25
PHY-3002 : Step(230): len = 188809, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280966
PHY-3002 : Step(231): len = 195857, overlap = 168.75
PHY-3002 : Step(232): len = 199731, overlap = 166.75
PHY-3002 : Step(233): len = 202844, overlap = 160
PHY-3002 : Step(234): len = 205167, overlap = 152.25
PHY-3002 : Step(235): len = 206771, overlap = 156.25
PHY-3002 : Step(236): len = 208553, overlap = 153
PHY-3002 : Step(237): len = 209770, overlap = 153.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000561932
PHY-3002 : Step(238): len = 214740, overlap = 148.5
PHY-3002 : Step(239): len = 216690, overlap = 147.25
PHY-3002 : Step(240): len = 219176, overlap = 143.75
PHY-3002 : Step(241): len = 221393, overlap = 142.75
PHY-3002 : Step(242): len = 221706, overlap = 145
PHY-3002 : Step(243): len = 222179, overlap = 143.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00103531
PHY-3002 : Step(244): len = 225485, overlap = 143.75
PHY-3002 : Step(245): len = 226597, overlap = 140.25
PHY-3002 : Step(246): len = 228163, overlap = 135.5
PHY-3002 : Step(247): len = 229351, overlap = 138.25
PHY-3002 : Step(248): len = 229980, overlap = 139.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0018119
PHY-3002 : Step(249): len = 231649, overlap = 134.25
PHY-3002 : Step(250): len = 232750, overlap = 130.75
PHY-3002 : Step(251): len = 233700, overlap = 132
PHY-3002 : Step(252): len = 234391, overlap = 131.25
PHY-3002 : Step(253): len = 234967, overlap = 128.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.370626s wall, 0.249602s user + 0.202801s system = 0.452403s CPU (122.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.264416s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.820266s wall, 0.795605s user + 0.015600s system = 0.811205s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000298123
PHY-3002 : Step(254): len = 232727, overlap = 107.5
PHY-3002 : Step(255): len = 229551, overlap = 112
PHY-3002 : Step(256): len = 225758, overlap = 129.5
PHY-3002 : Step(257): len = 223209, overlap = 130.75
PHY-3002 : Step(258): len = 221599, overlap = 139.75
PHY-3002 : Step(259): len = 219975, overlap = 145.25
PHY-3002 : Step(260): len = 218853, overlap = 143
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000596247
PHY-3002 : Step(261): len = 223385, overlap = 142.5
PHY-3002 : Step(262): len = 223955, overlap = 143
PHY-3002 : Step(263): len = 225352, overlap = 140
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00100565
PHY-3002 : Step(264): len = 227855, overlap = 135.75
PHY-3002 : Step(265): len = 229372, overlap = 130.5
PHY-3002 : Step(266): len = 230485, overlap = 126.75
PHY-3002 : Step(267): len = 231471, overlap = 130.25
PHY-3002 : Step(268): len = 232277, overlap = 125.5
PHY-3002 : Step(269): len = 233058, overlap = 126.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164855
PHY-3002 : Step(270): len = 234708, overlap = 124.75
PHY-3002 : Step(271): len = 235700, overlap = 125
PHY-3002 : Step(272): len = 236554, overlap = 120.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00224981
PHY-3002 : Step(273): len = 237458, overlap = 120
PHY-3002 : Step(274): len = 238608, overlap = 117.75
PHY-3002 : Step(275): len = 239208, overlap = 119.5
PHY-3002 : Step(276): len = 239778, overlap = 119.5
PHY-3002 : Step(277): len = 240196, overlap = 119.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024327s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.3%)

PHY-3001 : Legalized: Len = 249080, Over = 0
PHY-3001 : Final: Len = 249080, Over = 0
RUN-1003 : finish command "place" in  27.550115s wall, 33.743016s user + 1.856412s system = 35.599428s CPU (129.2%)

RUN-1004 : used memory is 413 MB, reserved memory is 497 MB, peak memory is 542 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2987 to 2266
PHY-1001 : Pin misalignment score is improved from 2266 to 2219
PHY-1001 : Pin misalignment score is improved from 2219 to 2194
PHY-1001 : Pin misalignment score is improved from 2194 to 2193
PHY-1001 : Pin misalignment score is improved from 2193 to 2193
PHY-1001 : Pin local connectivity score is improved from 188 to 0
PHY-1001 : Pin misalignment score is improved from 2260 to 2203
PHY-1001 : Pin misalignment score is improved from 2203 to 2197
PHY-1001 : Pin misalignment score is improved from 2197 to 2196
PHY-1001 : Pin misalignment score is improved from 2196 to 2196
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  4.077712s wall, 3.962425s user + 0.015600s system = 3.978026s CPU (97.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 322320, over cnt = 1732(21%), over = 3366, worst = 7
PHY-1002 : len = 330080, over cnt = 1466(18%), over = 2290, worst = 5
PHY-1002 : len = 337696, over cnt = 1377(17%), over = 1862, worst = 4
PHY-1002 : len = 359424, over cnt = 972(12%), over = 1062, worst = 2
PHY-1002 : len = 375776, over cnt = 819(10%), over = 835, worst = 2
PHY-1002 : len = 390224, over cnt = 711(8%), over = 720, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 22 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.455011s wall, 6.364841s user + 0.015600s system = 6.380441s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163412s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (95.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39088, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.136757s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (91.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 39072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.046230s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 38992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.023633s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (132.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 693336, over cnt = 2153(1%), over = 2230, worst = 3
PHY-1001 : End Routed; 32.557702s wall, 35.739829s user + 0.202801s system = 35.942630s CPU (110.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611488, over cnt = 1362(0%), over = 1375, worst = 2
PHY-1001 : End DR Iter 1; 29.838509s wall, 29.484189s user + 0.015600s system = 29.499789s CPU (98.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597528, over cnt = 596(0%), over = 598, worst = 2
PHY-1001 : End DR Iter 2; 7.733328s wall, 7.550448s user + 0.015600s system = 7.566048s CPU (97.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 600856, over cnt = 260(0%), over = 260, worst = 1
PHY-1001 : End DR Iter 3; 2.920925s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (96.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 604384, over cnt = 120(0%), over = 120, worst = 1
PHY-1001 : End DR Iter 4; 2.241477s wall, 2.168414s user + 0.000000s system = 2.168414s CPU (96.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 608496, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 5; 1.809878s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (99.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 612280, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 6; 3.135453s wall, 3.104420s user + 0.000000s system = 3.104420s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614456, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 2.823306s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.916529s wall, 1.934412s user + 0.000000s system = 1.934412s CPU (100.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.807299s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (98.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 614552, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.776549s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (98.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614504, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.818499s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (97.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.509045s wall, 1.466409s user + 0.015600s system = 1.482009s CPU (98.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.525584s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (97.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.556561s wall, 1.497610s user + 0.015600s system = 1.513210s CPU (97.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.663012s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (94.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614736, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.763927s wall, 1.731611s user + 0.000000s system = 1.731611s CPU (98.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 614800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.637550s wall, 2.574016s user + 0.000000s system = 2.574016s CPU (97.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 614808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614808
PHY-1001 : End DC Iter 3; 0.079532s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.1%)

PHY-1001 : 9 feed throughs used by 7 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  110.349574s wall, 110.885511s user + 0.358802s system = 111.244313s CPU (100.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  121.104504s wall, 121.368778s user + 0.405603s system = 121.774381s CPU (100.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 578 MB, peak memory is 542 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4028   out of   4480   89.91%
#reg                 2894   out of   4480   64.60%
#le                  4028
  #lut only          1134   out of   4028   28.15%
  #reg only             0   out of   4028    0.00%
  #lut&reg           2894   out of   4028   71.85%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.971405s wall, 2.823618s user + 0.062400s system = 2.886019s CPU (97.1%)

RUN-1004 : used memory is 513 MB, reserved memory is 578 MB, peak memory is 542 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2129, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.161886s wall, 3.915625s user + 0.031200s system = 3.946825s CPU (94.8%)

RUN-1004 : used memory is 547 MB, reserved memory is 612 MB, peak memory is 547 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2131
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 56146
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 930 valid insts, and 158113 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.616046s wall, 22.120942s user + 0.109201s system = 22.230142s CPU (176.2%)

RUN-1004 : used memory is 573 MB, reserved memory is 628 MB, peak memory is 582 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.014465s wall, 0.904806s user + 0.046800s system = 0.951606s CPU (93.8%)

RUN-1004 : used memory is 632 MB, reserved memory is 671 MB, peak memory is 632 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.480302s wall, 1.076407s user + 0.109201s system = 1.185608s CPU (47.8%)

RUN-1004 : used memory is 630 MB, reserved memory is 668 MB, peak memory is 640 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P95; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.800977s wall, 3.868825s user + 0.046800s system = 3.915625s CPU (103.0%)

RUN-1004 : used memory is 295 MB, reserved memory is 459 MB, peak memory is 640 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.600823s wall, 1.497610s user + 0.078001s system = 1.575610s CPU (98.4%)

RUN-1004 : used memory is 311 MB, reserved memory is 463 MB, peak memory is 640 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.942055s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (77.1%)

RUN-1004 : used memory is 384 MB, reserved memory is 515 MB, peak memory is 640 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.70 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.524292s wall, 15.709301s user + 0.093601s system = 15.802901s CPU (90.2%)

RUN-1004 : used memory is 383 MB, reserved memory is 496 MB, peak memory is 640 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.873498s wall, 2.792418s user + 0.093601s system = 2.886019s CPU (100.4%)

RUN-1004 : used memory is 388 MB, reserved memory is 499 MB, peak memory is 640 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.216687s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929819
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(278): len = 526322, overlap = 193
PHY-3002 : Step(279): len = 356215, overlap = 252
PHY-3002 : Step(280): len = 272409, overlap = 279
PHY-3002 : Step(281): len = 220204, overlap = 297
PHY-3002 : Step(282): len = 180863, overlap = 311
PHY-3002 : Step(283): len = 148182, overlap = 328.5
PHY-3002 : Step(284): len = 123588, overlap = 345.25
PHY-3002 : Step(285): len = 96979, overlap = 364.75
PHY-3002 : Step(286): len = 85403.9, overlap = 372.75
PHY-3002 : Step(287): len = 76902, overlap = 379
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.48066e-07
PHY-3002 : Step(288): len = 75695.1, overlap = 378
PHY-3002 : Step(289): len = 76739.6, overlap = 375.75
PHY-3002 : Step(290): len = 77628.1, overlap = 367
PHY-3002 : Step(291): len = 86061.8, overlap = 347.75
PHY-3002 : Step(292): len = 94212.8, overlap = 341.5
PHY-3002 : Step(293): len = 93594.3, overlap = 340.25
PHY-3002 : Step(294): len = 95932.6, overlap = 338.25
PHY-3002 : Step(295): len = 94946.7, overlap = 335.5
PHY-3002 : Step(296): len = 94901, overlap = 333.75
PHY-3002 : Step(297): len = 95905.6, overlap = 326.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89613e-06
PHY-3002 : Step(298): len = 96051.7, overlap = 325.25
PHY-3002 : Step(299): len = 98453.2, overlap = 324.25
PHY-3002 : Step(300): len = 100129, overlap = 319.75
PHY-3002 : Step(301): len = 106206, overlap = 306.75
PHY-3002 : Step(302): len = 106394, overlap = 301.25
PHY-3002 : Step(303): len = 107096, overlap = 297.25
PHY-3002 : Step(304): len = 108350, overlap = 292.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.79227e-06
PHY-3002 : Step(305): len = 111125, overlap = 288.75
PHY-3002 : Step(306): len = 116222, overlap = 280.5
PHY-3002 : Step(307): len = 116240, overlap = 273
PHY-3002 : Step(308): len = 119106, overlap = 266
PHY-3002 : Step(309): len = 120165, overlap = 258
PHY-3002 : Step(310): len = 123532, overlap = 244.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.58453e-06
PHY-3002 : Step(311): len = 125098, overlap = 237.75
PHY-3002 : Step(312): len = 130028, overlap = 233.25
PHY-3002 : Step(313): len = 131177, overlap = 226.75
PHY-3002 : Step(314): len = 134924, overlap = 220
PHY-3002 : Step(315): len = 137793, overlap = 208
PHY-3002 : Step(316): len = 139238, overlap = 206.5
PHY-3002 : Step(317): len = 139831, overlap = 203.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.51691e-05
PHY-3002 : Step(318): len = 144221, overlap = 199.75
PHY-3002 : Step(319): len = 148418, overlap = 190
PHY-3002 : Step(320): len = 148511, overlap = 182.5
PHY-3002 : Step(321): len = 151020, overlap = 175
PHY-3002 : Step(322): len = 154137, overlap = 170.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.03381e-05
PHY-3002 : Step(323): len = 156964, overlap = 169.5
PHY-3002 : Step(324): len = 165885, overlap = 161
PHY-3002 : Step(325): len = 165499, overlap = 160
PHY-3002 : Step(326): len = 165307, overlap = 159.75
PHY-3002 : Step(327): len = 165586, overlap = 157.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076589s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.123048s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.712040s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1043e-06
PHY-3002 : Step(328): len = 167497, overlap = 160.75
PHY-3002 : Step(329): len = 167181, overlap = 157
PHY-3002 : Step(330): len = 166056, overlap = 161.5
PHY-3002 : Step(331): len = 162916, overlap = 165.25
PHY-3002 : Step(332): len = 158350, overlap = 171.25
PHY-3002 : Step(333): len = 153753, overlap = 179.75
PHY-3002 : Step(334): len = 148366, overlap = 192
PHY-3002 : Step(335): len = 144990, overlap = 200.75
PHY-3002 : Step(336): len = 142830, overlap = 208.5
PHY-3002 : Step(337): len = 141644, overlap = 215.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42086e-05
PHY-3002 : Step(338): len = 147374, overlap = 210.5
PHY-3002 : Step(339): len = 156902, overlap = 185.75
PHY-3002 : Step(340): len = 155885, overlap = 179.5
PHY-3002 : Step(341): len = 156643, overlap = 177.25
PHY-3002 : Step(342): len = 157665, overlap = 176.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.81222e-05
PHY-3002 : Step(343): len = 166943, overlap = 153
PHY-3002 : Step(344): len = 175458, overlap = 137.75
PHY-3002 : Step(345): len = 174093, overlap = 133.5
PHY-3002 : Step(346): len = 174208, overlap = 134
PHY-3002 : Step(347): len = 174692, overlap = 131.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.58763e-05
PHY-3002 : Step(348): len = 183978, overlap = 125.25
PHY-3002 : Step(349): len = 189856, overlap = 115.75
PHY-3002 : Step(350): len = 189939, overlap = 111.5
PHY-3002 : Step(351): len = 190459, overlap = 110
PHY-3002 : Step(352): len = 191701, overlap = 107.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111753
PHY-3002 : Step(353): len = 197187, overlap = 108.25
PHY-3002 : Step(354): len = 200728, overlap = 102.5
PHY-3002 : Step(355): len = 202364, overlap = 99.25
PHY-3002 : Step(356): len = 203417, overlap = 98
PHY-3002 : Step(357): len = 204115, overlap = 101
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000223505
PHY-3002 : Step(358): len = 207858, overlap = 99.25
PHY-3002 : Step(359): len = 209833, overlap = 100.75
PHY-3002 : Step(360): len = 212674, overlap = 102
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.117095s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720029s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.64187e-05
PHY-3002 : Step(361): len = 216831, overlap = 177.75
PHY-3002 : Step(362): len = 214177, overlap = 171.75
PHY-3002 : Step(363): len = 209768, overlap = 163
PHY-3002 : Step(364): len = 202333, overlap = 167.25
PHY-3002 : Step(365): len = 195996, overlap = 173.5
PHY-3002 : Step(366): len = 190420, overlap = 180.5
PHY-3002 : Step(367): len = 186597, overlap = 183
PHY-3002 : Step(368): len = 182515, overlap = 191.25
PHY-3002 : Step(369): len = 179435, overlap = 199.5
PHY-3002 : Step(370): len = 177144, overlap = 200
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000172837
PHY-3002 : Step(371): len = 184462, overlap = 184.25
PHY-3002 : Step(372): len = 189233, overlap = 178.75
PHY-3002 : Step(373): len = 193239, overlap = 163.5
PHY-3002 : Step(374): len = 194008, overlap = 170
PHY-3002 : Step(375): len = 194243, overlap = 171
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000345675
PHY-3002 : Step(376): len = 201148, overlap = 162.25
PHY-3002 : Step(377): len = 203748, overlap = 159
PHY-3002 : Step(378): len = 207693, overlap = 153.25
PHY-3002 : Step(379): len = 209886, overlap = 146.25
PHY-3002 : Step(380): len = 210828, overlap = 141.5
PHY-3002 : Step(381): len = 211595, overlap = 139.5
PHY-3002 : Step(382): len = 212852, overlap = 139.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000675022
PHY-3002 : Step(383): len = 217231, overlap = 140
PHY-3002 : Step(384): len = 218607, overlap = 136.75
PHY-3002 : Step(385): len = 220830, overlap = 136.75
PHY-3002 : Step(386): len = 222358, overlap = 138.5
PHY-3002 : Step(387): len = 223262, overlap = 141.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00120205
PHY-3002 : Step(388): len = 225339, overlap = 140
PHY-3002 : Step(389): len = 226834, overlap = 139.25
PHY-3002 : Step(390): len = 228660, overlap = 136.75
PHY-3002 : Step(391): len = 229423, overlap = 133.75
PHY-3002 : Step(392): len = 230000, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00198
PHY-3002 : Step(393): len = 231132, overlap = 132.25
PHY-3002 : Step(394): len = 232394, overlap = 135
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.323016s wall, 0.202801s user + 0.109201s system = 0.312002s CPU (96.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.168947s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741341s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000343921
PHY-3002 : Step(395): len = 233824, overlap = 105.5
PHY-3002 : Step(396): len = 232094, overlap = 108.5
PHY-3002 : Step(397): len = 227319, overlap = 118.75
PHY-3002 : Step(398): len = 224713, overlap = 121
PHY-3002 : Step(399): len = 222776, overlap = 128.25
PHY-3002 : Step(400): len = 221222, overlap = 132
PHY-3002 : Step(401): len = 220181, overlap = 136
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000687843
PHY-3002 : Step(402): len = 224304, overlap = 129.75
PHY-3002 : Step(403): len = 224808, overlap = 127
PHY-3002 : Step(404): len = 226618, overlap = 121.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012154
PHY-3002 : Step(405): len = 228793, overlap = 119.25
PHY-3002 : Step(406): len = 230392, overlap = 116
PHY-3002 : Step(407): len = 231637, overlap = 115
PHY-3002 : Step(408): len = 232393, overlap = 112.5
PHY-3002 : Step(409): len = 233042, overlap = 113
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00189351
PHY-3002 : Step(410): len = 234316, overlap = 111.75
PHY-3002 : Step(411): len = 235371, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0024072
PHY-3002 : Step(412): len = 236119, overlap = 110.5
PHY-3002 : Step(413): len = 237043, overlap = 109.5
PHY-3002 : Step(414): len = 237853, overlap = 107.75
PHY-3002 : Step(415): len = 238316, overlap = 106.5
PHY-3002 : Step(416): len = 239073, overlap = 105
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00308509
PHY-3002 : Step(417): len = 239500, overlap = 105.25
PHY-3002 : Step(418): len = 240445, overlap = 105.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00358192
PHY-3002 : Step(419): len = 240743, overlap = 104.5
PHY-3002 : Step(420): len = 241439, overlap = 106.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00398491
PHY-3002 : Step(421): len = 241774, overlap = 107
PHY-3002 : Step(422): len = 242433, overlap = 107
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00424432
PHY-3002 : Step(423): len = 242631, overlap = 107.5
PHY-3002 : Step(424): len = 243252, overlap = 109
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0046043
PHY-3002 : Step(425): len = 243447, overlap = 109.5
PHY-3002 : Step(426): len = 244043, overlap = 107.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00481522
PHY-3002 : Step(427): len = 244155, overlap = 107.75
PHY-3002 : Step(428): len = 245103, overlap = 109.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00490007
PHY-3002 : Step(429): len = 245144, overlap = 110.25
PHY-3002 : Step(430): len = 245689, overlap = 110.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00539424
PHY-3002 : Step(431): len = 245759, overlap = 111.5
PHY-3002 : Step(432): len = 246219, overlap = 111.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00576636
PHY-3002 : Step(433): len = 246293, overlap = 111.25
PHY-3002 : Step(434): len = 246596, overlap = 110.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00611207
PHY-3002 : Step(435): len = 246682, overlap = 109.5
PHY-3002 : Step(436): len = 246962, overlap = 109.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022691s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (206.3%)

PHY-3001 : Legalized: Len = 251918, Over = 0
PHY-3001 : Final: Len = 251918, Over = 0
RUN-1003 : finish command "place" in  27.361406s wall, 36.644635s user + 2.090413s system = 38.735048s CPU (141.6%)

RUN-1004 : used memory is 405 MB, reserved memory is 515 MB, peak memory is 640 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2253
PHY-1001 : Pin misalignment score is improved from 2253 to 2201
PHY-1001 : Pin misalignment score is improved from 2201 to 2194
PHY-1001 : Pin misalignment score is improved from 2194 to 2191
PHY-1001 : Pin misalignment score is improved from 2191 to 2191
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2278 to 2216
PHY-1001 : Pin misalignment score is improved from 2216 to 2206
PHY-1001 : Pin misalignment score is improved from 2206 to 2206
PHY-1001 : Pin local connectivity score is improved from 60 to 0
PHY-1001 : End pin swap;  3.515845s wall, 3.478822s user + 0.000000s system = 3.478822s CPU (98.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 324200, over cnt = 1693(21%), over = 3322, worst = 10
PHY-1002 : len = 332336, over cnt = 1419(17%), over = 2284, worst = 5
PHY-1002 : len = 339928, over cnt = 1354(16%), over = 1848, worst = 4
PHY-1002 : len = 363136, over cnt = 961(11%), over = 1043, worst = 2
PHY-1002 : len = 380576, over cnt = 708(8%), over = 725, worst = 2
PHY-1002 : len = 394768, over cnt = 606(7%), over = 609, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 69 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.935091s wall, 5.881238s user + 0.046800s system = 5.928038s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.130115s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (95.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 60248, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 0.827019s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (101.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.029240s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (106.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.014649s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 60048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 3; 0.014997s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 60048, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 4; 0.015616s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (199.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.015758s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (198.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.007540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.008357s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (373.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.009930s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (314.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.012224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 60048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.018447s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.6%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 60064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.015025s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (207.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 718064, over cnt = 2128(1%), over = 2213, worst = 3
PHY-1001 : End Routed; 29.907685s wall, 35.084625s user + 0.249602s system = 35.334226s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 625288, over cnt = 1157(0%), over = 1165, worst = 2
PHY-1001 : End DR Iter 1; 25.728172s wall, 25.318962s user + 0.000000s system = 25.318962s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 613320, over cnt = 520(0%), over = 522, worst = 2
PHY-1001 : End DR Iter 2; 6.296066s wall, 6.193240s user + 0.000000s system = 6.193240s CPU (98.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 615800, over cnt = 207(0%), over = 207, worst = 1
PHY-1001 : End DR Iter 3; 2.316860s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (98.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 619680, over cnt = 96(0%), over = 96, worst = 1
PHY-1001 : End DR Iter 4; 1.626684s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 622472, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End DR Iter 5; 1.492168s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 624928, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 6; 2.183293s wall, 2.199614s user + 0.000000s system = 2.199614s CPU (100.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 626080, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 2.421428s wall, 2.433616s user + 0.000000s system = 2.433616s CPU (100.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 626080, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.032037s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 626080, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.067005s wall, 2.043613s user + 0.000000s system = 2.043613s CPU (98.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 626064, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 1.907573s wall, 1.887612s user + 0.000000s system = 1.887612s CPU (99.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 626152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.833988s wall, 1.840812s user + 0.000000s system = 1.840812s CPU (100.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 626152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.830798s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (98.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 626152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.826787s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (98.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 626152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.831242s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (98.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 626288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.737834s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (100.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 626328, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.651605s wall, 2.652017s user + 0.000000s system = 2.652017s CPU (100.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 626248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 626248
PHY-1001 : End DC Iter 3; 0.229966s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (101.8%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  99.073822s wall, 102.929460s user + 0.514803s system = 103.444263s CPU (104.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  108.677433s wall, 112.461121s user + 0.561604s system = 113.022724s CPU (104.0%)

RUN-1004 : used memory is 518 MB, reserved memory is 608 MB, peak memory is 640 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4027   out of   4480   89.89%
#reg                 2894   out of   4480   64.60%
#le                  4027
  #lut only          1133   out of   4027   28.14%
  #reg only             0   out of   4027    0.00%
  #lut&reg           2894   out of   4027   71.86%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.910450s wall, 2.792418s user + 0.109201s system = 2.901619s CPU (99.7%)

RUN-1004 : used memory is 518 MB, reserved memory is 608 MB, peak memory is 640 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2128, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.112782s wall, 3.868825s user + 0.031200s system = 3.900025s CPU (94.8%)

RUN-1004 : used memory is 579 MB, reserved memory is 669 MB, peak memory is 640 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2130
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 56609
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 159012 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  9.845359s wall, 18.423718s user + 0.093601s system = 18.517319s CPU (188.1%)

RUN-1004 : used memory is 606 MB, reserved memory is 693 MB, peak memory is 640 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.894053s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (72.5%)

RUN-1004 : used memory is 717 MB, reserved memory is 795 MB, peak memory is 720 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.461512s wall, 1.591210s user + 0.062400s system = 1.653611s CPU (22.2%)

RUN-1004 : used memory is 719 MB, reserved memory is 797 MB, peak memory is 721 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.175438s wall, 0.202801s user + 0.062400s system = 0.265202s CPU (12.2%)

RUN-1004 : used memory is 712 MB, reserved memory is 790 MB, peak memory is 726 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.352795s wall, 3.588023s user + 0.218401s system = 3.806424s CPU (30.8%)

RUN-1004 : used memory is 701 MB, reserved memory is 779 MB, peak memory is 726 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P95; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P85; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.614465s wall, 3.572423s user + 0.093601s system = 3.666024s CPU (101.4%)

RUN-1004 : used memory is 364 MB, reserved memory is 538 MB, peak memory is 726 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.847260s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (80.2%)

RUN-1004 : used memory is 368 MB, reserved memory is 541 MB, peak memory is 726 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.643488s wall, 1.279208s user + 0.109201s system = 1.388409s CPU (84.5%)

RUN-1004 : used memory is 430 MB, reserved memory is 605 MB, peak memory is 726 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.66 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.806941s wall, 15.334898s user + 0.218401s system = 15.553300s CPU (92.5%)

RUN-1004 : used memory is 500 MB, reserved memory is 664 MB, peak memory is 726 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.765110s wall, 2.698817s user + 0.062400s system = 2.761218s CPU (99.9%)

RUN-1004 : used memory is 503 MB, reserved memory is 665 MB, peak memory is 726 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.185123s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 929825
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(437): len = 526323, overlap = 193
PHY-3002 : Step(438): len = 356218, overlap = 252
PHY-3002 : Step(439): len = 272411, overlap = 279
PHY-3002 : Step(440): len = 220209, overlap = 297
PHY-3002 : Step(441): len = 180868, overlap = 311
PHY-3002 : Step(442): len = 148183, overlap = 328.5
PHY-3002 : Step(443): len = 123595, overlap = 345.25
PHY-3002 : Step(444): len = 96965.7, overlap = 365
PHY-3002 : Step(445): len = 85411.5, overlap = 373
PHY-3002 : Step(446): len = 76962.2, overlap = 379.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.61447e-07
PHY-3002 : Step(447): len = 75779, overlap = 378
PHY-3002 : Step(448): len = 76830.1, overlap = 376
PHY-3002 : Step(449): len = 77715.5, overlap = 367
PHY-3002 : Step(450): len = 86139.7, overlap = 347.5
PHY-3002 : Step(451): len = 94120, overlap = 341.75
PHY-3002 : Step(452): len = 94881.8, overlap = 338.25
PHY-3002 : Step(453): len = 98440.8, overlap = 331.5
PHY-3002 : Step(454): len = 97536.2, overlap = 326
PHY-3002 : Step(455): len = 98025.5, overlap = 322
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92289e-06
PHY-3002 : Step(456): len = 98343.6, overlap = 320.75
PHY-3002 : Step(457): len = 101661, overlap = 317.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.84579e-06
PHY-3002 : Step(458): len = 105163, overlap = 310.75
PHY-3002 : Step(459): len = 122944, overlap = 276.25
PHY-3002 : Step(460): len = 119363, overlap = 258
PHY-3002 : Step(461): len = 119435, overlap = 256.5
PHY-3002 : Step(462): len = 121721, overlap = 254.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.69158e-06
PHY-3002 : Step(463): len = 124269, overlap = 245.25
PHY-3002 : Step(464): len = 134822, overlap = 239.75
PHY-3002 : Step(465): len = 136585, overlap = 217.25
PHY-3002 : Step(466): len = 136517, overlap = 216
PHY-3002 : Step(467): len = 138598, overlap = 213.75
PHY-3002 : Step(468): len = 140978, overlap = 209.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.53832e-05
PHY-3002 : Step(469): len = 143090, overlap = 200.5
PHY-3002 : Step(470): len = 150050, overlap = 189.75
PHY-3002 : Step(471): len = 150000, overlap = 187.75
PHY-3002 : Step(472): len = 150621, overlap = 172.5
PHY-3002 : Step(473): len = 151687, overlap = 172
PHY-3002 : Step(474): len = 154166, overlap = 167.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07663e-05
PHY-3002 : Step(475): len = 156577, overlap = 164
PHY-3002 : Step(476): len = 167150, overlap = 158.5
PHY-3002 : Step(477): len = 167656, overlap = 155.5
PHY-3002 : Step(478): len = 166743, overlap = 149.5
PHY-3002 : Step(479): len = 166611, overlap = 146.25
PHY-3002 : Step(480): len = 166955, overlap = 145.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056356s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (27.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.132164s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.766558s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.15257e-06
PHY-3002 : Step(481): len = 168546, overlap = 149.75
PHY-3002 : Step(482): len = 167926, overlap = 150.25
PHY-3002 : Step(483): len = 166818, overlap = 157
PHY-3002 : Step(484): len = 162715, overlap = 166.75
PHY-3002 : Step(485): len = 157620, overlap = 178.25
PHY-3002 : Step(486): len = 152854, overlap = 186
PHY-3002 : Step(487): len = 148495, overlap = 197.25
PHY-3002 : Step(488): len = 144642, overlap = 202.75
PHY-3002 : Step(489): len = 142164, overlap = 209
PHY-3002 : Step(490): len = 140475, overlap = 213
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43051e-05
PHY-3002 : Step(491): len = 146712, overlap = 201.5
PHY-3002 : Step(492): len = 156441, overlap = 180.75
PHY-3002 : Step(493): len = 155746, overlap = 175.75
PHY-3002 : Step(494): len = 156401, overlap = 173
PHY-3002 : Step(495): len = 157508, overlap = 168.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84181e-05
PHY-3002 : Step(496): len = 165569, overlap = 151.75
PHY-3002 : Step(497): len = 174151, overlap = 137
PHY-3002 : Step(498): len = 173064, overlap = 130.75
PHY-3002 : Step(499): len = 173362, overlap = 126
PHY-3002 : Step(500): len = 173655, overlap = 126.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.61773e-05
PHY-3002 : Step(501): len = 182796, overlap = 124
PHY-3002 : Step(502): len = 187659, overlap = 116.5
PHY-3002 : Step(503): len = 188285, overlap = 113.75
PHY-3002 : Step(504): len = 189475, overlap = 111.25
PHY-3002 : Step(505): len = 190226, overlap = 112.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000112355
PHY-3002 : Step(506): len = 195091, overlap = 108.25
PHY-3002 : Step(507): len = 198956, overlap = 104
PHY-3002 : Step(508): len = 202056, overlap = 107
PHY-3002 : Step(509): len = 203086, overlap = 111.5
PHY-3002 : Step(510): len = 203322, overlap = 110.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.079704s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720969s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87845e-05
PHY-3002 : Step(511): len = 209597, overlap = 181.5
PHY-3002 : Step(512): len = 206796, overlap = 167.75
PHY-3002 : Step(513): len = 201314, overlap = 172.75
PHY-3002 : Step(514): len = 193738, overlap = 178.75
PHY-3002 : Step(515): len = 187029, overlap = 192
PHY-3002 : Step(516): len = 180795, overlap = 196
PHY-3002 : Step(517): len = 175079, overlap = 206.25
PHY-3002 : Step(518): len = 172120, overlap = 211.5
PHY-3002 : Step(519): len = 169614, overlap = 214.25
PHY-3002 : Step(520): len = 167832, overlap = 218
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137569
PHY-3002 : Step(521): len = 175802, overlap = 204
PHY-3002 : Step(522): len = 182054, overlap = 192.75
PHY-3002 : Step(523): len = 183786, overlap = 181
PHY-3002 : Step(524): len = 184534, overlap = 179
PHY-3002 : Step(525): len = 185437, overlap = 176.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000274774
PHY-3002 : Step(526): len = 193682, overlap = 171.25
PHY-3002 : Step(527): len = 196796, overlap = 165.25
PHY-3002 : Step(528): len = 199298, overlap = 158
PHY-3002 : Step(529): len = 201434, overlap = 162.25
PHY-3002 : Step(530): len = 203565, overlap = 163.75
PHY-3002 : Step(531): len = 203936, overlap = 162.25
PHY-3002 : Step(532): len = 205472, overlap = 159.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000523634
PHY-3002 : Step(533): len = 209613, overlap = 154
PHY-3002 : Step(534): len = 211043, overlap = 148.25
PHY-3002 : Step(535): len = 214641, overlap = 139.5
PHY-3002 : Step(536): len = 215806, overlap = 140.25
PHY-3002 : Step(537): len = 216160, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000940697
PHY-3002 : Step(538): len = 219344, overlap = 141
PHY-3002 : Step(539): len = 220434, overlap = 140.25
PHY-3002 : Step(540): len = 222641, overlap = 137.25
PHY-3002 : Step(541): len = 223863, overlap = 138
PHY-3002 : Step(542): len = 224414, overlap = 139.75
PHY-3002 : Step(543): len = 225139, overlap = 138
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00164332
PHY-3002 : Step(544): len = 226782, overlap = 138.5
PHY-3002 : Step(545): len = 227785, overlap = 138
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00222487
PHY-3002 : Step(546): len = 228589, overlap = 138.25
PHY-3002 : Step(547): len = 229574, overlap = 134
PHY-3002 : Step(548): len = 230325, overlap = 135
PHY-3002 : Step(549): len = 230905, overlap = 134
PHY-3002 : Step(550): len = 231548, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.290043s wall, 0.187201s user + 0.187201s system = 0.374402s CPU (129.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.092112s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.736478s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305461
PHY-3002 : Step(551): len = 227815, overlap = 110
PHY-3002 : Step(552): len = 226220, overlap = 108.5
PHY-3002 : Step(553): len = 222036, overlap = 121.25
PHY-3002 : Step(554): len = 220353, overlap = 126.5
PHY-3002 : Step(555): len = 218967, overlap = 132.75
PHY-3002 : Step(556): len = 217444, overlap = 136.75
PHY-3002 : Step(557): len = 216414, overlap = 141.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000610922
PHY-3002 : Step(558): len = 220387, overlap = 137
PHY-3002 : Step(559): len = 221180, overlap = 131.75
PHY-3002 : Step(560): len = 222500, overlap = 126.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105981
PHY-3002 : Step(561): len = 225513, overlap = 123.25
PHY-3002 : Step(562): len = 226504, overlap = 121
PHY-3002 : Step(563): len = 227297, overlap = 121.25
PHY-3002 : Step(564): len = 228266, overlap = 118.25
PHY-3002 : Step(565): len = 229101, overlap = 122
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00173104
PHY-3002 : Step(566): len = 231033, overlap = 118.75
PHY-3002 : Step(567): len = 231670, overlap = 119.75
PHY-3002 : Step(568): len = 232316, overlap = 119
PHY-3002 : Step(569): len = 232928, overlap = 118.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00239882
PHY-3002 : Step(570): len = 234139, overlap = 119
PHY-3002 : Step(571): len = 234678, overlap = 119
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031142s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (100.2%)

PHY-3001 : Legalized: Len = 242398, Over = 0
PHY-3001 : Final: Len = 242398, Over = 0
RUN-1003 : finish command "place" in  21.662308s wall, 30.498196s user + 1.372809s system = 31.871004s CPU (147.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 666 MB, peak memory is 726 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2982 to 2239
PHY-1001 : Pin misalignment score is improved from 2239 to 2199
PHY-1001 : Pin misalignment score is improved from 2199 to 2192
PHY-1001 : Pin misalignment score is improved from 2192 to 2192
PHY-1001 : Pin local connectivity score is improved from 192 to 0
PHY-1001 : Pin misalignment score is improved from 2272 to 2200
PHY-1001 : Pin misalignment score is improved from 2200 to 2194
PHY-1001 : Pin misalignment score is improved from 2194 to 2193
PHY-1001 : Pin misalignment score is improved from 2193 to 2193
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  3.268645s wall, 3.182420s user + 0.000000s system = 3.182420s CPU (97.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 312592, over cnt = 1754(21%), over = 3420, worst = 10
PHY-1002 : len = 321272, over cnt = 1495(18%), over = 2371, worst = 5
PHY-1002 : len = 329280, over cnt = 1413(17%), over = 1948, worst = 4
PHY-1002 : len = 353792, over cnt = 1023(12%), over = 1120, worst = 3
PHY-1002 : len = 369648, over cnt = 813(10%), over = 840, worst = 2
PHY-1002 : len = 384832, over cnt = 716(8%), over = 728, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 73 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.645632s wall, 5.694037s user + 0.000000s system = 5.694037s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121518s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 50040, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.497199s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49384, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.076682s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (122.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49304, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013792s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (226.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 49304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 3; 0.008724s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (357.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682624, over cnt = 2197(1%), over = 2292, worst = 3
PHY-1001 : End Routed; 27.344527s wall, 32.323407s user + 0.280802s system = 32.604209s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 598808, over cnt = 1121(0%), over = 1127, worst = 2
PHY-1001 : End DR Iter 1; 28.535967s wall, 28.579383s user + 0.062400s system = 28.641784s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 588152, over cnt = 500(0%), over = 500, worst = 1
PHY-1001 : End DR Iter 2; 6.694824s wall, 6.661243s user + 0.000000s system = 6.661243s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 591952, over cnt = 209(0%), over = 209, worst = 1
PHY-1001 : End DR Iter 3; 1.822999s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 593464, over cnt = 107(0%), over = 107, worst = 1
PHY-1001 : End DR Iter 4; 1.876280s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 597104, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 5; 1.208780s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 599968, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 6; 1.897608s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (97.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.488727s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (96.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.202456s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (98.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 1.200143s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (100.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 9; 1.208197s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (96.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.221126s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.225025s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.220892s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (97.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 601440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.227943s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 601560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.235473s wall, 2.215214s user + 0.015600s system = 2.230814s CPU (99.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 601696, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.762877s wall, 3.759624s user + 0.000000s system = 3.759624s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 601672, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 4; 1.470099s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.7%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 601744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 5; 2.131069s wall, 2.090413s user + 0.000000s system = 2.090413s CPU (98.1%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 601936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 601936
PHY-1001 : End DC Iter 5; 0.078575s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (119.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  98.722734s wall, 101.743852s user + 0.483603s system = 102.227455s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  107.792556s wall, 110.838711s user + 0.483603s system = 111.322314s CPU (103.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 733 MB, peak memory is 726 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.861483s wall, 2.714417s user + 0.109201s system = 2.823618s CPU (98.7%)

RUN-1004 : used memory is 565 MB, reserved memory is 733 MB, peak memory is 726 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.987006s wall, 3.775224s user + 0.046800s system = 3.822024s CPU (95.9%)

RUN-1004 : used memory is 598 MB, reserved memory is 765 MB, peak memory is 726 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2124
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55537
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 156859 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.491420s wall, 19.546925s user + 0.140401s system = 19.687326s CPU (187.7%)

RUN-1004 : used memory is 624 MB, reserved memory is 782 MB, peak memory is 726 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.340505s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (98.9%)

RUN-1004 : used memory is 719 MB, reserved memory is 863 MB, peak memory is 726 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.446087s wall, 1.903212s user + 0.093601s system = 1.996813s CPU (26.8%)

RUN-1004 : used memory is 706 MB, reserved memory is 864 MB, peak memory is 726 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.166983s wall, 0.374402s user + 0.031200s system = 0.405603s CPU (18.7%)

RUN-1004 : used memory is 711 MB, reserved memory is 869 MB, peak memory is 726 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.749641s wall, 4.071626s user + 0.171601s system = 4.243227s CPU (36.1%)

RUN-1004 : used memory is 700 MB, reserved memory is 858 MB, peak memory is 726 MB
GUI-1001 : Download success!
