Time resolution is 1 ps
$finish called at time : 150 ns : File "C:/Harman/Verilog/PJH_12/PJH_12.srcs/sim_1/new/mealy_1010_tb.v" Line 23
