; SMT-LIBv2 description generated by Yosys 0.51 (git sha1 c4b5190229616f7ebf8197f43990b4429de3e420, g++ 14.2.1 -fPIC -O3)
; yosys-smt2-module eq_top
(declare-sort |eq_top_s| 0)
(declare-fun |eq_top_is| (|eq_top_s|) Bool)
(declare-fun |eq_top#0| (|eq_top_s|) Bool) ; \in_clk
; yosys-smt2-clock gate.clk posedge
(define-fun |eq_top_n gate.clk| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate._019_ posedge
(define-fun |eq_top_n gate._019_| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate.clk_IBUF posedge
(define-fun |eq_top_n gate.clk_IBUF| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate._018_.I posedge
(define-fun |eq_top_n gate._018_.I| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate._018_.O posedge
(define-fun |eq_top_n gate._018_.O| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\gate", "\\_060__065_", "\\r"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |eq_top#1| (|eq_top_s|) (_ BitVec 32)) ; \gate._060__065_.r
; yosys-smt2-register gate._060__065_.r 32
(define-fun |eq_top_n gate._060__065_.r| ((state |eq_top_s|)) (_ BitVec 32) (|eq_top#1| state))
; yosys-smt2-clock gate._060__065_.CLK posedge
(define-fun |eq_top_n gate._060__065_.CLK| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate.clk_IBUF_inst.I posedge
(define-fun |eq_top_n gate.clk_IBUF_inst.I| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gate.clk_IBUF_inst.O posedge
(define-fun |eq_top_n gate.clk_IBUF_inst.O| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold.clk posedge
(define-fun |eq_top_n gold.clk| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold._019_ posedge
(define-fun |eq_top_n gold._019_| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold.clk_IBUF posedge
(define-fun |eq_top_n gold.clk_IBUF| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold._018_.I posedge
(define-fun |eq_top_n gold._018_.I| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold._018_.O posedge
(define-fun |eq_top_n gold._018_.O| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\gold", "\\_060_", "\\r"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 16}
(declare-fun |eq_top#2| (|eq_top_s|) (_ BitVec 16)) ; \gold._060_.r
; yosys-smt2-register gold._060_.r 16
(define-fun |eq_top_n gold._060_.r| ((state |eq_top_s|)) (_ BitVec 16) (|eq_top#2| state))
; yosys-smt2-clock gold._060_.CLK posedge
(define-fun |eq_top_n gold._060_.CLK| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\gold", "\\_065_", "\\r"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 16}
(declare-fun |eq_top#3| (|eq_top_s|) (_ BitVec 16)) ; \gold._065_.r
; yosys-smt2-register gold._065_.r 16
(define-fun |eq_top_n gold._065_.r| ((state |eq_top_s|)) (_ BitVec 16) (|eq_top#3| state))
; yosys-smt2-clock gold._065_.CLK posedge
(define-fun |eq_top_n gold._065_.CLK| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold.clk_IBUF_inst.I posedge
(define-fun |eq_top_n gold.clk_IBUF_inst.I| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-clock gold.clk_IBUF_inst.O posedge
(define-fun |eq_top_n gold.clk_IBUF_inst.O| ((state |eq_top_s|)) Bool (|eq_top#0| state))
(define-fun |eq_top#4| ((state |eq_top_s|)) Bool (= #b1 #b1)) ; $auto$miter.cc:242:create_miter_equiv$1782
(declare-fun |eq_top#5| (|eq_top_s|) (_ BitVec 1)) ; \in__015_
(declare-fun |eq_top#6| (|eq_top_s|) (_ BitVec 1)) ; \in__005_
(define-fun |eq_top#7| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#3| state) (concat #b000000000000 (concat (|eq_top#6| state) (concat (|eq_top#5| state) (concat ((_ extract 15 15) (|eq_top#2| state)) (|eq_top#5| state)))))))) ; $flatten\gold.\_065_.$shiftx$hardware/xilinx/cell_sim.v:0$1792_Y
(declare-fun |eq_top#8| (|eq_top_s|) (_ BitVec 1)) ; \gate.NLW__060__065__A_UNCONNECTED
(define-fun |eq_top#9| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#1| state) (concat #b0000000000000000000000000001 (concat (|eq_top#6| state) (concat (|eq_top#5| state) (concat (|eq_top#8| state) (|eq_top#5| state)))))))) ; $flatten\gate.\_060__065_.$shiftx$hardware/xilinx/cell_sim.v:0$1798_Y
(define-fun |eq_top#10| ((state |eq_top_s|)) Bool (= (|eq_top#7| state) (|eq_top#9| state))) ; $auto$miter.cc:242:create_miter_equiv$1784
(define-fun |eq_top#11| ((state |eq_top_s|)) Bool (= ((_ extract 15 15) (|eq_top#3| state)) ((_ extract 31 31) (|eq_top#1| state)))) ; $auto$miter.cc:242:create_miter_equiv$1786
(define-fun |eq_top#12| ((state |eq_top_s|)) Bool (and  (|eq_top#4| state) (|eq_top#10| state) (|eq_top#11| state))) ; $auto$miter.cc:269:create_miter_equiv$1788
(define-fun |eq_top#13| ((state |eq_top_s|)) (_ BitVec 1) (bvnot (ite (|eq_top#12| state) #b1 #b0))) ; \trigger
; yosys-smt2-output trigger 1
(define-fun |eq_top_n trigger| ((state |eq_top_s|)) Bool (= ((_ extract 0 0) (|eq_top#13| state)) #b1))
; yosys-smt2-input in__005_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__005_"], "smtname": "in__005_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__005_| ((state |eq_top_s|)) Bool (= ((_ extract 0 0) (|eq_top#6| state)) #b1))
(declare-fun |eq_top#14| (|eq_top_s|) Bool) ; \in__011_
; yosys-smt2-input in__011_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__011_"], "smtname": "in__011_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__011_| ((state |eq_top_s|)) Bool (|eq_top#14| state))
(declare-fun |eq_top#15| (|eq_top_s|) Bool) ; \in__014_
; yosys-smt2-input in__014_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__014_"], "smtname": "in__014_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__014_| ((state |eq_top_s|)) Bool (|eq_top#15| state))
; yosys-smt2-input in__015_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__015_"], "smtname": "in__015_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__015_| ((state |eq_top_s|)) Bool (= ((_ extract 0 0) (|eq_top#5| state)) #b1))
(declare-fun |eq_top#16| (|eq_top_s|) Bool) ; \in__999_
; yosys-smt2-input in__999_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__999_"], "smtname": "in__999_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__999_| ((state |eq_top_s|)) Bool (|eq_top#16| state))
; yosys-smt2-input in_clk 1
; yosys-smt2-clock in_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\in_clk"], "smtname": "in_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\in_clk"], "smtname": "in_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in_clk| ((state |eq_top_s|)) Bool (|eq_top#0| state))
; yosys-smt2-assert 0 $auto$miter.cc:274:create_miter_equiv$1789
(define-fun |eq_top_a 0| ((state |eq_top_s|)) Bool (or (|eq_top#12| state) (not true))) ; $auto$miter.cc:274:create_miter_equiv$1789
(define-fun |eq_top#17| ((state |eq_top_s|)) (_ BitVec 16) (ite true (concat ((_ extract 14 0) (|eq_top#3| state)) (ite (|eq_top#16| state) #b1 #b0)) (|eq_top#3| state))) ; $flatten\gold.\_065_.$procmux$1805_Y
(define-fun |eq_top#18| ((state |eq_top_s|)) (_ BitVec 16) (ite true (concat ((_ extract 14 0) (|eq_top#2| state)) (ite (|eq_top#14| state) #b1 #b0)) (|eq_top#2| state))) ; $flatten\gold.\_060_.$procmux$1803_Y
(define-fun |eq_top#19| ((state |eq_top_s|)) (_ BitVec 32) (ite true (concat ((_ extract 30 0) (|eq_top#1| state)) (ite (|eq_top#14| state) #b1 #b0)) (|eq_top#1| state))) ; $flatten\gate.\_060__065_.$procmux$1801_Y
(define-fun |eq_top_a| ((state |eq_top_s|)) Bool 
  (|eq_top_a 0| state)
)
(define-fun |eq_top_u| ((state |eq_top_s|)) Bool true)
(define-fun |eq_top_i| ((state |eq_top_s|)) Bool (and
  (= (|eq_top#1| state) #b00000111101000000110011001010101) ; gate._060__065_.r
  (= (|eq_top#2| state) #b0110011001010101) ; gold._060_.r
  (= (|eq_top#3| state) #b0000011110100000) ; gold._065_.r
))
(define-fun |eq_top_h| ((state |eq_top_s|)) Bool true)
(define-fun |eq_top_t| ((state |eq_top_s|) (next_state |eq_top_s|)) Bool (and
  (= (|eq_top#17| state) (|eq_top#3| next_state)) ; $flatten/gold./_065_.$procdff$1809 \gold._065_.r
  (= (|eq_top#18| state) (|eq_top#2| next_state)) ; $flatten/gold./_060_.$procdff$1808 \gold._060_.r
  (= (|eq_top#19| state) (|eq_top#1| next_state)) ; $flatten/gate./_060__065_.$procdff$1807 \gate._060__065_.r
)) ; end of module eq_top
; yosys-smt2-topmod eq_top
; end of yosys output
