<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProcesadorMonociclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ALU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Adder.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_MemoriaInstrucciones.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IM_MemoriaInstrucciones.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM_MemoriaInstrucciones.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IM_MemoriaInstrucciones.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="IM_MemoriaInstrucciones.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM_MemoriaInstrucciones.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM_MemoriaInstrucciones_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Procesador1.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Procesador1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador1_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador1_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Procesador1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="RF_RegisterFile.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RF_RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_RegisterFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_Adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_Adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_IM_MemoriaInstrucciones_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_IM_MemoriaInstrucciones_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_PC_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBench_PC_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_PC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_Procesador1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_Procesador1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_RF_RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_RF_RegisterFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_UC_UnidadControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_UC_UnidadControl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_nPC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_nPC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UC_UnidadControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UC_UnidadControl.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UC_UnidadControl.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UC_UnidadControl.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nPC.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="nPC.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nPC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nPC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1476568901" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1476568901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476739757" xil_pn:in_ck="-1141842181662048889" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1476739757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="IM_MemoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="Procesador1.vhd"/>
      <outfile xil_pn:name="RF_RegisterFile.vhd"/>
      <outfile xil_pn:name="TestBench_ALU.vhd"/>
      <outfile xil_pn:name="TestBench_Adder.vhd"/>
      <outfile xil_pn:name="TestBench_IM_MemoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="TestBench_Procesador1.vhd"/>
      <outfile xil_pn:name="TestBench_RF_RegisterFile.vhd"/>
      <outfile xil_pn:name="TestBench_UC_UnidadControl.vhd"/>
      <outfile xil_pn:name="TestBench_nPC.vhd"/>
      <outfile xil_pn:name="UC_UnidadControl.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476739686" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8280998422991019081" xil_pn:start_ts="1476739686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476739686" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8713870675550279303" xil_pn:start_ts="1476739686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476566653" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8271309617171753632" xil_pn:start_ts="1476566653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476739757" xil_pn:in_ck="-1141842181662048889" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1476739757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="IM_MemoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="Procesador1.vhd"/>
      <outfile xil_pn:name="RF_RegisterFile.vhd"/>
      <outfile xil_pn:name="TestBench_ALU.vhd"/>
      <outfile xil_pn:name="TestBench_Adder.vhd"/>
      <outfile xil_pn:name="TestBench_IM_MemoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="TestBench_Procesador1.vhd"/>
      <outfile xil_pn:name="TestBench_RF_RegisterFile.vhd"/>
      <outfile xil_pn:name="TestBench_UC_UnidadControl.vhd"/>
      <outfile xil_pn:name="TestBench_nPC.vhd"/>
      <outfile xil_pn:name="UC_UnidadControl.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1476739762" xil_pn:in_ck="-1141842181662048889" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3640928003724649106" xil_pn:start_ts="1476739757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador1_beh.prj"/>
      <outfile xil_pn:name="Procesador1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1476739762" xil_pn:in_ck="7873095597304483703" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4708720205869379105" xil_pn:start_ts="1476739762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Procesador1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5399556845577470137" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8271309617171753632" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8280998422991019081" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248271" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6452753006718662442" xil_pn:start_ts="1476248271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476248555" xil_pn:in_ck="173031801622227591" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7787365466896935651" xil_pn:start_ts="1476248525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Procesador1.lso"/>
      <outfile xil_pn:name="Procesador1.ngc"/>
      <outfile xil_pn:name="Procesador1.ngr"/>
      <outfile xil_pn:name="Procesador1.prj"/>
      <outfile xil_pn:name="Procesador1.stx"/>
      <outfile xil_pn:name="Procesador1.syr"/>
      <outfile xil_pn:name="Procesador1.xst"/>
      <outfile xil_pn:name="Procesador1_vhdl.prj"/>
      <outfile xil_pn:name="Procesador1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
