0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/CTRL.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/EX.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,CTRL,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/EX.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/ID.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,EX,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/ID.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/IF.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,ID,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/IF.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/MEM.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,IF,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/MEM.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/WB.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,MEM,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/WB.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/add.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,WB,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/alu.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,alu,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/decoder_5_32.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/decoder_6_64.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,decoder_5_32,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/decoder_6_64.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/div.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,decoder_6_64,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,1733731219,verilog,,,,,,,,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/div.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/fa.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,div,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mmu.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/mul.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,mmu,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/add.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/alu.v,,add,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/fa.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mmu.v,,fa,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/mul/mul.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/mycpu_core.v,,mul,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/regfile.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,regfile,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/mycpu_core.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/mycpu_top.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,mycpu_core,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/mycpu_top.v,1733731219,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/regfile.v,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/defines.vh,mycpu_top,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1654193364,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1654193364,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/lib/decoder_5_32.v,,confreg,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1654193364,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1734502903,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1734502902,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1734502906,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1734502918,verilog,,C:/Users/92756/Documents/GitHub/CPU_Sample/SampleCPU/CTRL.v,,inst_ram,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/92756/Documents/GitHub/CPU_Sample/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1654193364,verilog,,,,tb_top,,,../../../../../../../../SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
