# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe -O3 --threads-dpi all -I/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu -Mdir /home/xhyvm2/gitwork/labs/COMPSYS/simulator/build -DDIFF /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/difftest/difftest.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/memory/paddr.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/build.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/main.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/utils/disasm.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/utils/get_time.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/sdb/sdb.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/sdb/expr.cpp /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/io/mmio.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/io/map.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/timer.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/serial.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/vga.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/disk.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/keyboard.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/device/device.c /home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/sim.cpp -CFLAGS -I/home/xhyvm2/gitwork/labs/COMPSYS/simulator/sim/include /home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/CPU.sv"
S      2452  1976042  1700092568   494109632  1700092568   494109632 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/./include/config.sv"
S      2288  1975718  1700092568   458108408  1700092568   458108408 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/ALU.sv"
S      1216  1975897  1700092568   462108544  1700092568   462108544 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Branch.sv"
S     14759  1975975  1700093544   671475975  1700093544   671475975 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/CPU.sv"
S      2680  1975976  1700093611   853589195  1700093611   853589195 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/CSR.sv"
S      1120  1975977  1700092568   466108681  1700092568   466108681 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/DCache.sv"
S       895  1975978  1700092568   466108681  1700092568   466108681 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/DCache_Read_Ctrl.sv"
S      5715  1975979  1700094378   570924176  1700094378   570924176 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Decode.sv"
S       769  1975980  1700093937   114579796  1700093937   114579796 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Exp_Commit.sv"
S      5003  1976014  1700094566   671681405  1700094566   671681405 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Hazard.sv"
S       627  1976029  1700092568   474108952  1700092568   474108952 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/ICache.sv"
S       322  1976030  1700092568   474108952  1700092568   474108952 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Mux2_1.sv"
S       456  1976031  1700092568   474108952  1700092568   474108952 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Mux4_1.sv"
S       205  1976032  1700092568   478109088  1700092568   478109088 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/NPC_Mux.sv"
S       501  1976033  1700092568   478109088  1700092568   478109088 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/PC.sv"
S       850  1976034  1700092568   482109224  1700092568   482109224 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Priv.sv"
S       749  1976036  1700092568   486109361  1700092568   486109361 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/Regfile.sv"
S      2325  1976037  1700092568   486109361  1700092568   486109361 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/SegReg_EX_LS.sv"
S      3373  1976038  1700092568   486109361  1700092568   486109361 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/SegReg_ID_EX.sv"
S       611  1976039  1700092568   490109496  1700092568   490109496 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/SegReg_IF1_IF2.sv"
S       752  1976040  1700092568   490109496  1700092568   490109496 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/SegReg_IF2_ID.sv"
S      2495  1976041  1700092568   490109496  1700092568   490109496 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/IP/mycpu/SegReg_LS_WB.sv"
T      4872  1975724  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU.cpp"
T      3039  1975723  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU.h"
T      4702  1975734  1700094568   815629490  1700094568   815629490 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU.mk"
T       669  1975722  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Dpi.cpp"
T      1233  1975721  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Dpi.h"
T       829  1975717  1700094568   799629878  1700094568   799629878 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Syms.cpp"
T      1146  1975720  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Syms.h"
T     19152  1975732  1700094568   815629490  1700094568   815629490 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Trace__0.cpp"
T     46099  1975731  1700094568   811629587  1700094568   811629587 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__Trace__0__Slow.cpp"
T      6404  1975725  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root.h"
T     66931  1975730  1700094568   811629587  1700094568   811629587 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root__DepSet_h295dba0a__0.cpp"
T     60656  1975728  1700094568   807629684  1700094568   807629684 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root__DepSet_h295dba0a__0__Slow.cpp"
T      4519  1975729  1700094568   807629684  1700094568   807629684 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root__DepSet_h6c062b6c__0.cpp"
T       884  1975727  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root__DepSet_h6c062b6c__0__Slow.cpp"
T       665  1975726  1700094568   803629782  1700094568   803629782 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU___024root__Slow.cpp"
T      2758  1975735  1700094568   815629490  1700094568   815629490 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__ver.d"
T         0        0  1700094568   815629490  1700094568   815629490 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU__verFiles.dat"
T      1712  1975733  1700094568   815629490  1700094568   815629490 "/home/xhyvm2/gitwork/labs/COMPSYS/simulator/build/VCPU_classes.mk"
S  21440696   948801  1690027543   246419881  1690027543   246419881 "/usr/local/bin/verilator_bin"
S      4926   131137  1690027543   418412758  1690027543   418412758 "/usr/local/share/verilator/include/verilated_std.sv"
