Running: /home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Debug_tb_isim_beh.exe -prj /home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Debug_tb_beh.prj work.Debug_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ipcore_dir/VGA_BUFFER_RAM.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ipcore_dir/DEBUG_RAM.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DATAMEM.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/word_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/shift_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/programCounter.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/logical_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instr_Mem.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/arith_unit.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_controller.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/rgb.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/REG_CTL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/RegisterBank.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/mux8to1.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instruction_Memory_TL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/IMSEL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/font_rom_ascii.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/debounce.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DC_CTL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DATA_CTL.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/alu_toplevel.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_driver.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ProjLab01.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/data_decoder.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/button_controller.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" into library work
Parsing VHDL file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Debug_tb.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1030 - "/build/xfndry10/P.20131013/rtf/vhdl/src/XilinxCoreLib/BLK_MEM_GEN_V7_3.vhd" Line 2797: Cannot open file 'Instr_Mem.mif'.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit debug_tb in library work failed
