0.7
2020.2
May 22 2024
19:03:11
E:/github/pruebas_ipd432/LEDs_SW/LEDs_SW.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
E:/github/pruebas_ipd432/LEDs_SW/LEDs_SW.srcs/sim_1/new/testbench.sv,1723345686,systemVerilog,,,,testbench,,uvm,,,,,,
E:/github/pruebas_ipd432/LEDs_SW/LEDs_SW.srcs/sources_1/new/LED_SW.sv,1723348718,systemVerilog,,E:/github/pruebas_ipd432/LEDs_SW/LEDs_SW.srcs/sim_1/new/testbench.sv,,LED_SW;blink;contadorN;divisorreloj;dobledable;led7segmentos,,uvm,,,,,,
