`timescale 1ns / 1ps
module d_flipflop(
input wire clk,
input wire reset,
input wire d,
output reg q
);

always @(posedge clk)
begin
    if(reset)
    begin
        q <= 1'b0;
    end
    else
    begin
        q <= d;
    end
end
endmodule