{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650197935538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650197935538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 17:48:55 2022 " "Processing started: Sun Apr 17 17:48:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650197935538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197935538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197935538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650197935890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650197935890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/se.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/se.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend " "Found design unit 1: sign_extend" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se6-arc " "Found design unit 2: se6-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se9-arc " "Found design unit 3: se9-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "C:/Users/visha/Downloads/Final/Final/se.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/se.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/rf.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file " "Found design unit 1: register_file" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-arc " "Found design unit 2: rf-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947528 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "C:/Users/visha/Downloads/Final/Final/rf.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/rf.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/reg_16.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file c:/users/visha/downloads/final/final/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg " "Found design unit 1: reg" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tr-arc " "Found design unit 2: tr-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pc_1-arc " "Found design unit 3: pc_1-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ir-arc " "Found design unit 4: ir-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "1 tr " "Found entity 1: tr" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_1 " "Found entity 2: pc_1" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "3 ir " "Found entity 3: ir" {  } { { "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/reg_16.VHDL" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_3.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/mux_3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3 " "Found design unit 1: mux3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3-arc " "Found design unit 2: mux_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_3.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_2.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2 " "Found design unit 1: mux2" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2_16-arc " "Found design unit 2: mux_2_16-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2_3-arc " "Found design unit 3: mux_2_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16 " "Found entity 1: mux_2_16" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_3 " "Found entity 2: mux_2_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_2.VHDL" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mux_1.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/mux_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1 " "Found design unit 1: mux1" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_1_16-arc " "Found design unit 2: mux_1_16-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_1_3-arc " "Found design unit 3: mux_1_3-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1_16 " "Found entity 1: mux_1_16" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_1_3 " "Found entity 2: mux_1_3" {  } { { "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mux_1.VHDL" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/mem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory " "Found design unit 1: memory" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem-arc " "Found design unit 2: mem-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "C:/Users/visha/Downloads/Final/Final/mem.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/mem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/ls.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file c:/users/visha/downloads/final/final/ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift " "Found design unit 1: left_shift" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ls7-arc " "Found design unit 2: ls7-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ls1-arc " "Found design unit 3: ls1-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls7 " "Found entity 1: ls7" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_ENTITY_NAME" "2 ls1 " "Found entity 2: ls1" {  } { { "C:/Users/visha/Downloads/Final/Final/ls.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ls.VHDL" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/fsm.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller " "Found design unit 1: controller" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fsm-f " "Found design unit 2: fsm-f" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/data_path.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP " "Found design unit 1: DP" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_path-arc " "Found design unit 2: data_path-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/data_path.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/check_reg.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/check_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_register " "Found design unit 1: check_register" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check_reg-arc " "Found design unit 2: check_reg-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_reg " "Found entity 1: check_reg" {  } { { "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check_reg.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/check.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker " "Found design unit 1: checker" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 check-arc " "Found design unit 2: check-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "C:/Users/visha/Downloads/Final/Final/check.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/check.VHDL" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/ccr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 condition_code_register " "Found design unit 1: condition_code_register" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ccr-arc " "Found design unit 2: ccr-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/ccr.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/visha/downloads/final/final/alu.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file c:/users/visha/downloads/final/final/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_logical_unit " "Found design unit 1: arithmetic_logical_unit" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-arc " "Found design unit 2: alu-arc" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "C:/Users/visha/Downloads/Final/Final/alu.VHDL" "" { Text "C:/Users/visha/Downloads/Final/Final/alu.VHDL" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650197947548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra fsm.vhdl(31) " "Verilog HDL or VHDL warning at fsm.vhdl(31): object \"ra\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb fsm.vhdl(31) " "Verilog HDL or VHDL warning at fsm.vhdl(31): object \"rb\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc fsm.vhdl(31) " "Verilog HDL or VHDL warning at fsm.vhdl(31): object \"rc\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm6 fsm.vhdl(32) " "Verilog HDL or VHDL warning at fsm.vhdl(32): object \"imm6\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm9 fsm.vhdl(33) " "Verilog HDL or VHDL warning at fsm.vhdl(33): object \"imm9\" assigned a value but never read" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(65) " "VHDL Process Statement warning at fsm.vhdl(65): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(102) " "VHDL Process Statement warning at fsm.vhdl(102): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(103) " "VHDL Process Statement warning at fsm.vhdl(103): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947618 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(105) " "VHDL Process Statement warning at fsm.vhdl(105): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947628 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.vhdl(106) " "VHDL Process Statement warning at fsm.vhdl(106): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947628 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(111) " "VHDL Process Statement warning at fsm.vhdl(111): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947628 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.vhdl(112) " "VHDL Process Statement warning at fsm.vhdl(112): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947628 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(117) " "VHDL Process Statement warning at fsm.vhdl(117): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947628 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(120) " "VHDL Process Statement warning at fsm.vhdl(120): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947629 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(122) " "VHDL Process Statement warning at fsm.vhdl(122): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947629 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(123) " "VHDL Process Statement warning at fsm.vhdl(123): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947629 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(125) " "VHDL Process Statement warning at fsm.vhdl(125): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947629 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.vhdl(126) " "VHDL Process Statement warning at fsm.vhdl(126): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition fsm.vhdl(131) " "VHDL Process Statement warning at fsm.vhdl(131): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.vhdl(132) " "VHDL Process Statement warning at fsm.vhdl(132): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(138) " "VHDL Process Statement warning at fsm.vhdl(138): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(140) " "VHDL Process Statement warning at fsm.vhdl(140): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(142) " "VHDL Process Statement warning at fsm.vhdl(142): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(144) " "VHDL Process Statement warning at fsm.vhdl(144): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(146) " "VHDL Process Statement warning at fsm.vhdl(146): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(148) " "VHDL Process Statement warning at fsm.vhdl(148): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947630 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(152) " "VHDL Process Statement warning at fsm.vhdl(152): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ccr fsm.vhdl(153) " "VHDL Process Statement warning at fsm.vhdl(153): signal \"ccr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(158) " "VHDL Process Statement warning at fsm.vhdl(158): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(160) " "VHDL Process Statement warning at fsm.vhdl(160): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(162) " "VHDL Process Statement warning at fsm.vhdl(162): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(166) " "VHDL Process Statement warning at fsm.vhdl(166): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(168) " "VHDL Process Statement warning at fsm.vhdl(168): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(178) " "VHDL Process Statement warning at fsm.vhdl(178): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(180) " "VHDL Process Statement warning at fsm.vhdl(180): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode fsm.vhdl(182) " "VHDL Process Statement warning at fsm.vhdl(182): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.vhdl(192) " "VHDL Process Statement warning at fsm.vhdl(192): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.vhdl(200) " "VHDL Process Statement warning at fsm.vhdl(200): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.vhdl(201) " "VHDL Process Statement warning at fsm.vhdl(201): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cf fsm.vhdl(207) " "VHDL Process Statement warning at fsm.vhdl(207): signal \"cf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next fsm.vhdl(96) " "VHDL Process Statement warning at fsm.vhdl(96): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650197947632 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s22 fsm.vhdl(96) " "Inferred latch for \"y_next.s22\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947638 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s20 fsm.vhdl(96) " "Inferred latch for \"y_next.s20\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947638 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s18 fsm.vhdl(96) " "Inferred latch for \"y_next.s18\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947638 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s17 fsm.vhdl(96) " "Inferred latch for \"y_next.s17\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947638 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s16 fsm.vhdl(96) " "Inferred latch for \"y_next.s16\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947643 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s15 fsm.vhdl(96) " "Inferred latch for \"y_next.s15\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947643 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s14 fsm.vhdl(96) " "Inferred latch for \"y_next.s14\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s13 fsm.vhdl(96) " "Inferred latch for \"y_next.s13\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s12 fsm.vhdl(96) " "Inferred latch for \"y_next.s12\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s10 fsm.vhdl(96) " "Inferred latch for \"y_next.s10\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s7 fsm.vhdl(96) " "Inferred latch for \"y_next.s7\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s5 fsm.vhdl(96) " "Inferred latch for \"y_next.s5\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s4 fsm.vhdl(96) " "Inferred latch for \"y_next.s4\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s3 fsm.vhdl(96) " "Inferred latch for \"y_next.s3\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947645 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s2 fsm.vhdl(96) " "Inferred latch for \"y_next.s2\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947648 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s1 fsm.vhdl(96) " "Inferred latch for \"y_next.s1\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947648 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s0 fsm.vhdl(96) " "Inferred latch for \"y_next.s0\" at fsm.vhdl(96)" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197947648 "|fsm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s2_1531 " "Latch y_next.s2_1531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[14\] " "Ports D and ENA on the latch are fed by the same signal I\[14\]" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948030 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s18_943 " "Latch y_next.s18_943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s2 " "Ports D and ENA on the latch are fed by the same signal y_present.s2" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948030 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s20_894 " "Latch y_next.s20_894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[15\] " "Ports D and ENA on the latch are fed by the same signal I\[15\]" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948030 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s1_1580 " "Latch y_next.s1_1580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[15\] " "Ports D and ENA on the latch are fed by the same signal I\[15\]" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s4_1433 " "Latch y_next.s4_1433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s2 " "Ports D and ENA on the latch are fed by the same signal y_present.s2" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s5_1384 " "Latch y_next.s5_1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I\[0\] " "Ports D and ENA on the latch are fed by the same signal I\[0\]" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s7_1335 " "Latch y_next.s7_1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s2 " "Ports D and ENA on the latch are fed by the same signal y_present.s2" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s14_1139 " "Latch y_next.s14_1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s1 " "Ports D and ENA on the latch are fed by the same signal y_present.s1" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s22_845 " "Latch y_next.s22_845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s1 " "Ports D and ENA on the latch are fed by the same signal y_present.s1" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s12_1237 " "Latch y_next.s12_1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s7 " "Ports D and ENA on the latch are fed by the same signal y_present.s7" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s10_1286 " "Latch y_next.s10_1286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s1 " "Ports D and ENA on the latch are fed by the same signal y_present.s1" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s3_1482 " "Latch y_next.s3_1482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s7 " "Ports D and ENA on the latch are fed by the same signal y_present.s7" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_next.s13_1188 " "Latch y_next.s13_1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_present.s7 " "Ports D and ENA on the latch are fed by the same signal y_present.s7" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650197948039 ""}  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650197948039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[4\] " "No output dependent on input pin \"I\[4\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[5\] " "No output dependent on input pin \"I\[5\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[6\] " "No output dependent on input pin \"I\[6\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[7\] " "No output dependent on input pin \"I\[7\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[8\] " "No output dependent on input pin \"I\[8\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[9\] " "No output dependent on input pin \"I\[9\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[10\] " "No output dependent on input pin \"I\[10\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[11\] " "No output dependent on input pin \"I\[11\]\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z " "No output dependent on input pin \"z\"" {  } { { "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" "" { Text "C:/Users/visha/Downloads/Final/Final/fsm.vhdl" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650197948163 "|fsm|z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650197948163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650197948168 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650197948168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650197948168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650197948168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650197948269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 17:49:08 2022 " "Processing ended: Sun Apr 17 17:49:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650197948269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650197948269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650197948269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650197948269 ""}
