// synthesis verilog_input_version verilog_2001
module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always   ); 

    assign out_assign = (sel_b2 & sel_b1) ? b : a;
    
    always@(*)
        case(sel_b2 & sel_b1)
            1'b0: out_always <= a;
            1'b1: out_always <= b;
        endcase
    
endmodule
