$date
	Sun Oct 23 04:13:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#803265
b1 !
1"
#803266
b1 &
b1 %
1$
#803267
0"
#803270
1#
#803274
b0 &
b0 %
0#
0$
#1740774
b11100 &
b11100 %
1$
b11100 !
1"
#1740775
0"
#1740778
b1110 &
b1110 %
#1740782
b111 &
b111 %
#1740786
b10110 &
b10110 %
#1740790
b1011 &
b1011 %
#1740794
b100010 &
b100010 %
#1740798
b10001 &
b10001 %
#1740802
b110100 &
b110100 %
#1740806
b11010 &
b11010 %
#1740810
b1101 &
b1101 %
#1740814
b101000 &
b101000 %
#1740818
b10100 &
b10100 %
#1740822
b1010 &
b1010 %
#1740826
b101 &
b101 %
#1740830
b10000 &
b10000 %
#1740834
b1000 &
b1000 %
#1740838
b100 &
b100 %
#1740842
b10 &
b10 %
#1740846
b1 &
1#
b1 %
#1740850
b0 &
b0 %
0#
0$
#2797075
b11 !
1"
#2797078
b11 &
b11 %
1$
#2797079
0"
#2797082
b1010 &
b1010 %
#2797086
b101 &
b101 %
#2797090
b10000 &
b10000 %
#2797094
b1000 &
b1000 %
#2797098
b100 &
b100 %
#2797102
b10 &
b10 %
#2797106
b1 &
b1 %
1#
#2797110
b0 &
0#
b0 %
0$
#4500012
