{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 23:32:37 2023 " "Info: Processing started: Thu Nov 30 23:32:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "reg_dr\[1\]\$latch~0 " "Warning: Node \"reg_dr\[1\]\$latch~0\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "reg_dr\[1\]\$latch " "Warning: Node \"reg_dr\[1\]\$latch\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "reg_dr\[0\]\$latch~0 " "Warning: Node \"reg_dr\[0\]\$latch~0\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "reg_dr\[0\]\$latch " "Warning: Node \"reg_dr\[0\]\$latch\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 32 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "reg_sr\[1\]\$latch~0 " "Warning: Node \"reg_sr\[1\]\$latch~0\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "reg_sr\[1\]\$latch " "Warning: Node \"reg_sr\[1\]\$latch\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "reg_sr\[0\]\$latch~0 " "Warning: Node \"reg_sr\[0\]\$latch~0\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "reg_sr\[0\]\$latch " "Warning: Node \"reg_sr\[0\]\$latch\"" {  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mova reg_sr\[1\] 17.984 ns Longest " "Info: Longest tpd from source pin \"mova\" to destination pin \"reg_sr\[1\]\" is 17.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns mova 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'mova'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mova } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.154 ns) + CELL(0.202 ns) 7.300 ns au_en~4 2 COMB LCCOMB_X1_Y6_N30 4 " "Info: 2: + IC(6.154 ns) + CELL(0.202 ns) = 7.300 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 4; COMB Node = 'au_en~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { mova au_en~4 } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.624 ns) 8.323 ns au_en~3 3 COMB LCCOMB_X1_Y6_N20 2 " "Info: 3: + IC(0.399 ns) + CELL(0.624 ns) = 8.323 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 2; COMB Node = 'au_en~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { au_en~4 au_en~3 } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.000 ns) 9.073 ns au_en~3clkctrl 4 COMB CLKCTRL_G0 4 " "Info: 4: + IC(0.750 ns) + CELL(0.000 ns) = 9.073 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'au_en~3clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { au_en~3 au_en~3clkctrl } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.696 ns) 11.769 ns reg_sr\[1\]\$latch 5 COMB LOOP LCCOMB_X1_Y6_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(2.696 ns) = 11.769 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB LOOP Node = 'reg_sr\[1\]\$latch'" { { "Info" "ITDB_PART_OF_SCC" "reg_sr\[1\]\$latch LCCOMB_X1_Y6_N26 " "Info: Loc. = LCCOMB_X1_Y6_N26; Node \"reg_sr\[1\]\$latch\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[1]$latch } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "reg_sr\[1\]\$latch~0 LCCOMB_X1_Y6_N28 " "Info: Loc. = LCCOMB_X1_Y6_N28; Node \"reg_sr\[1\]\$latch~0\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[1]$latch~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[1]$latch } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 0 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[1]$latch~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { au_en~3clkctrl reg_sr[1]$latch } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.159 ns) + CELL(3.056 ns) 17.984 ns reg_sr\[1\] 6 PIN PIN_87 0 " "Info: 6: + IC(3.159 ns) + CELL(3.056 ns) = 17.984 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'reg_sr\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { reg_sr[1]$latch reg_sr[1] } "NODE_NAME" } } { "con_signal.v" "" { Text "D:/con_signal/con_signal.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.522 ns ( 41.83 % ) " "Info: Total cell delay = 7.522 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.462 ns ( 58.17 % ) " "Info: Total interconnect delay = 10.462 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { mova au_en~4 au_en~3 au_en~3clkctrl reg_sr[1]$latch reg_sr[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { mova {} mova~combout {} au_en~4 {} au_en~3 {} au_en~3clkctrl {} reg_sr[1]$latch {} reg_sr[1] {} } { 0.000ns 0.000ns 6.154ns 0.399ns 0.750ns 0.000ns 3.159ns } { 0.000ns 0.944ns 0.202ns 0.624ns 0.000ns 2.696ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 23:32:37 2023 " "Info: Processing ended: Thu Nov 30 23:32:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
