// Seed: 4226460956
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
    , id_4
);
  wire id_5, id_6;
  wire id_7;
  module_2 modCall_1 ();
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wand id_9
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8
  );
endmodule
module module_2;
  wor id_2;
  logic [7:0] id_3;
  wire id_4;
  assign #1 id_3[1] = 1 ? 1 : 1;
  assign id_3[1'b0] = id_3;
endmodule
