// Seed: 1924837658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_6;
  assign id_7[-1] = id_7 == 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_7 = 32'd48
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  inout wire _id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [1  !=  -1 : id_7] id_9;
  logic id_10 = 1;
  wire id_11 = id_4;
  assign id_6[id_2] = -1;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4,
      id_9,
      id_4,
      id_12,
      id_6
  );
endmodule
