{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2020-06-27 08:15:56    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016360.tif\n",
      "2020-06-27 08:16:07    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016361.tif\n",
      "2020-06-27 08:16:18    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016362.tif\n",
      "2020-06-27 08:16:30    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016363.tif\n",
      "2020-06-27 08:16:40    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016364.tif\n",
      "2020-06-27 08:16:48    7.1 MiB tiles/tile40N-90E_chip40N-90E/swi_2016365.tif\n",
      "2020-05-05 23:50:00   13 Bytes tony.txt\n",
      "\n",
      "Total Objects: 2212973\n",
      "   Total Size: 64.3 TiB\n"
     ]
    }
   ],
   "source": [
    "! aws s3 ls --request-payer requester dev-et-data/ --human --summarize --recursive| tail"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2020-06-29 15:37:47    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016359.tif.npy\n",
      "2020-06-29 15:37:55    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016360.tif.npy\n",
      "2020-06-29 15:38:02    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016361.tif.npy\n",
      "2020-06-29 15:38:09    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016362.tif.npy\n",
      "2020-06-29 15:38:16    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016363.tif.npy\n",
      "2020-06-29 15:38:24    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016364.tif.npy\n",
      "2020-06-29 15:38:31    7.1 MiB cache/tile40N-110E_chip40N-110E_o/in/USA_data/precip_gridmet_tiffs/2016/prec_2016365.tif.npy\n",
      "\n",
      "Total Objects: 65996\n",
      "   Total Size: 454.8 GiB\n"
     ]
    }
   ],
   "source": [
    "! aws s3 ls --request-payer requester dev-et-data/cache --human --summarize --recursive| tail"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pangeoLib.aws_authenticate import aws_authenticate\n",
    "\n",
    "aws_authenticate()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['dev-et-data/tiles/t40N-80E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-100E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-94E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-96E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-98E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip34N-100E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip34N-92E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip34N-94E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip34N-96E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip34N-98E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip36N-100E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip36N-92E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip36N-94E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip36N-96E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip36N-98E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip38N-100E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip38N-92E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip38N-94E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip38N-96E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip38N-98E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip40N-100E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip40N-92E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip40N-94E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip40N-96E',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip40N-98E',\n",
       " 'dev-et-data/tiles/tile40N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-102E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-102E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-104E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-104E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-106E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-106E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-108E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-108E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip32N-110E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-102E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-102E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-104E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-104E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-106E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-106E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-108E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-108E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip34N-110E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-102E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-102E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-104E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-104E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-106E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-106E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-108E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-108E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip36N-110E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-102E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-102E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-104E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-104E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-106E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-106E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-108E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-108E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip38N-110E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-102E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-102E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-104E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-104E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-106E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-106E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-108E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-108E_o',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-110E',\n",
       " 'dev-et-data/tiles/tile40N-110E_chip40N-110E_o',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip32N-72E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip32N-74E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip32N-76E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip32N-78E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip32N-80E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip34N-72E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip34N-74E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip34N-76E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip34N-78E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip34N-80E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip36N-72E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip36N-74E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip36N-76E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip36N-78E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip36N-80E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip38N-72E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip38N-74E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip38N-76E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip38N-78E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip38N-80E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip40N-72E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip40N-74E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip40N-76E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip40N-78E',\n",
       " 'dev-et-data/tiles/tile40N-80E_chip40N-80E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip32N-82E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip32N-84E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip32N-86E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip32N-88E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip32N-90E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip34N-82E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip34N-84E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip34N-86E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip34N-88E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip34N-90E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip36N-82E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip36N-84E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip36N-86E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip36N-88E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip36N-90E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip38N-82E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip38N-84E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip38N-86E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip38N-88E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip38N-90E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip40N-82E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip40N-84E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip40N-86E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip40N-88E',\n",
       " 'dev-et-data/tiles/tile40N-90E_chip40N-90E']"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\n",
    "import fsspec\n",
    "fs = fsspec.filesystem('s3', anon=False, requester_pays=True)\n",
    "chip_list = fs.ls('dev-et-data/tiles/')\n",
    "\n",
    "chip_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "url = 'dev-et-data/tiles/tile40N-100E_chip32N-92E'\n",
    "tile_chip_list = fs.ls(url)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201310.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201311.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201312.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013275.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013276.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013277.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013278.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013279.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013280.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013281.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013282.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013283.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013284.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013285.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013286.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013287.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013288.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013289.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013290.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013291.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013292.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013293.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013294.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013295.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013296.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013297.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013298.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013299.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013300.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013301.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013302.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013303.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013304.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013305.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013306.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013307.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013308.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013309.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013310.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013311.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013312.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013313.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013314.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013315.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013316.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013317.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013318.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013319.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013320.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013321.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013322.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013323.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013324.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013325.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013326.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013327.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013328.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013329.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013330.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013331.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013332.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013333.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013334.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013335.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013336.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013337.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013338.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013339.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013340.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013341.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013342.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013343.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013344.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013345.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013346.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013347.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013348.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013349.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013350.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013351.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013352.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013353.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013354.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013355.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013356.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013357.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013358.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013359.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013360.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013361.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013362.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013363.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013364.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2013365.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014001.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014002.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014003.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014004.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014005.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014006.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014007.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014008.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014009.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201401.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014010.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014011.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014012.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014013.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014014.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014015.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014016.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014017.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014018.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014019.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201402.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014020.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014021.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014022.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014023.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014024.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014025.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014026.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014027.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014028.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014029.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201403.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014030.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014031.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014032.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014033.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014034.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014035.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014036.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014037.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014038.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014039.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201404.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014040.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014041.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014042.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014043.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014044.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014045.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014046.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014047.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014048.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014049.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201405.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014050.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014051.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014052.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014053.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014054.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014055.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014056.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014057.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014058.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014059.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201406.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014060.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014061.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014062.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014063.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014064.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014065.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014066.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014067.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014068.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014069.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201407.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014070.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014071.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014072.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014073.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014074.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014075.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014076.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014077.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014078.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014079.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201408.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014080.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014081.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014082.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014083.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014084.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014085.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014086.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014087.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014088.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014089.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201409.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014090.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014091.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014092.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014093.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014094.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014095.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014096.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014097.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014098.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014099.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201410.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014100.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014101.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014102.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014103.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014104.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014105.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014106.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014107.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014108.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014109.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201411.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014110.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014111.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014112.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014113.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014114.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014115.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014116.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014117.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014118.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014119.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201412.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014120.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014121.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014122.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014123.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014124.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014125.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014126.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014127.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014128.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014129.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014130.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014131.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014132.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014133.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014134.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014135.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014136.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014137.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014138.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014139.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014140.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014141.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014142.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014143.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014144.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014145.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014146.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014147.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014148.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014149.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014150.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014151.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014152.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014153.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014154.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014155.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014156.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014157.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014158.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014159.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014160.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014161.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014162.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014163.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014164.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014165.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014166.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014167.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014168.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014169.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014170.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014171.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014172.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014173.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014174.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014175.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014176.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014177.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014178.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014179.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014180.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014181.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014182.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014183.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014184.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014185.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014186.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014187.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014188.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014189.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014190.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014191.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014192.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014193.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014194.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014195.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014196.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014197.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014198.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014199.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014200.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014201.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014202.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014203.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014204.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014205.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014206.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014207.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014208.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014209.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014210.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014211.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014212.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014213.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014214.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014215.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014216.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014217.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014218.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014219.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014220.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014221.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014222.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014223.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014224.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014225.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014226.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014227.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014228.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014229.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014230.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014231.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014232.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014233.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014234.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014235.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014236.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014237.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014238.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014239.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014240.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014241.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014242.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014243.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014244.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014245.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014246.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014247.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014248.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014249.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014250.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014251.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014252.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014253.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014254.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014255.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014256.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014257.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014258.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014259.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014260.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014261.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014262.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014263.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014264.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014265.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014266.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014267.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014268.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014269.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014270.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014271.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014272.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014273.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014274.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014275.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014276.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014277.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014278.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014279.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014280.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014281.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014282.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014283.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014284.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014285.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014286.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014287.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014288.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014289.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014290.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014291.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014292.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014293.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014294.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014295.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014296.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014297.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014298.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014299.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014300.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014301.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014302.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014303.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014304.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014305.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014306.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014307.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014308.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014309.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014310.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014311.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014312.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014313.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014314.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014315.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014316.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014317.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014318.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014319.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014320.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014321.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014322.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014323.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014324.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014325.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014326.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014327.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014328.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014329.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014330.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014331.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014332.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014333.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014334.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014335.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014336.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014337.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014338.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014339.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014340.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014341.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014342.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014343.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014344.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014345.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014346.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014347.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014348.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014349.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014350.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014351.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014352.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014353.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014354.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014355.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014356.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014357.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014358.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014359.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014360.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014361.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014362.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014363.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014364.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2014365.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015001.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015002.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015003.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015004.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015005.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015006.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015007.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015008.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015009.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201501.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015010.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015011.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015012.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015013.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015014.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015015.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015016.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015017.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015018.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015019.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201502.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015020.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015021.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015022.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015023.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015024.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015025.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015026.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015027.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015028.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015029.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201503.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015030.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015031.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015032.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015033.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015034.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015035.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015036.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015037.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015038.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015039.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201504.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015040.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015041.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015042.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015043.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015044.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015045.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015046.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015047.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015048.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015049.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201505.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015050.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015051.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015052.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015053.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015054.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015055.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015056.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015057.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015058.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015059.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201506.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015060.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015061.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015062.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015063.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015064.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015065.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015066.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015067.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015068.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015069.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201507.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015070.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015071.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015072.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015073.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015074.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015075.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015076.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015077.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015078.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015079.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201508.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015080.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015081.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015082.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015083.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015084.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015085.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015086.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015087.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015088.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015089.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201509.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015090.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015091.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015092.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015093.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015094.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015095.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015096.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015097.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015098.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015099.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201510.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015100.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015101.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015102.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015103.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015104.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015105.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015106.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015107.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015108.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015109.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201511.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015110.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015111.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015112.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015113.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015114.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015115.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015116.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015117.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015118.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015119.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201512.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015120.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015121.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015122.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015123.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015124.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015125.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015126.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015127.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015128.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015129.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015130.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015131.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015132.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015133.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015134.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015135.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015136.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015137.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015138.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015139.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015140.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015141.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015142.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015143.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015144.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015145.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015146.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015147.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015148.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015149.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015150.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015151.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015152.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015153.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015154.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015155.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015156.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015157.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015158.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015159.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015160.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015161.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015162.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015163.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015164.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015165.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015166.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015167.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015168.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015169.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015170.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015171.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015172.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015173.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015174.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015175.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015176.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015177.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015178.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015179.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015180.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015181.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015182.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015183.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015184.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015185.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015186.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015187.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015188.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015189.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015190.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015191.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015192.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015193.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015194.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015195.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015196.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015197.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015198.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015199.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015200.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015201.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015202.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015203.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015204.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015205.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015206.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015207.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015208.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015209.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015210.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015211.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015212.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015213.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015214.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015215.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015216.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015217.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015218.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015219.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015220.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015221.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015222.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015223.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015224.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015225.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015226.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015227.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015228.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015229.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015230.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015231.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015232.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015233.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015234.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015235.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015236.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015237.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015238.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015239.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015240.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015241.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015242.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015243.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015244.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015245.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015246.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015247.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015248.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015249.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015250.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015251.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015252.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015253.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015254.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015255.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015256.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015257.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015258.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015259.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015260.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015261.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015262.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015263.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015264.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015265.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015266.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015267.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015268.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015269.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015270.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015271.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015272.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015273.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015274.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015275.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015276.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015277.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015278.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015279.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015280.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015281.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015282.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015283.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015284.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015285.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015286.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015287.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015288.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015289.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015290.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015291.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015292.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015293.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015294.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015295.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015296.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015297.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015298.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015299.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015300.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015301.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015302.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015303.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015304.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015305.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015306.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015307.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015308.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015309.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015310.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015311.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015312.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015313.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015314.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015315.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015316.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015317.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015318.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015319.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015320.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015321.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015322.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015323.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015324.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015325.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015326.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015327.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015328.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015329.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015330.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015331.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015332.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015333.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015334.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015335.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015336.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015337.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015338.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015339.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015340.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015341.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015342.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015343.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015344.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015345.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015346.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015347.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015348.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015349.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015350.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015351.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015352.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015353.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015354.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015355.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015356.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015357.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015358.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015359.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015360.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015361.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015362.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015363.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015364.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2015365.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016001.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016002.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016003.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016004.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016005.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016006.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016007.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016008.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016009.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201601.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016010.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016011.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016012.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016013.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016014.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016015.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016016.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016017.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016018.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016019.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201602.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016020.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016021.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016022.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016023.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016024.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016025.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016026.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016027.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016028.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016029.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201603.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016030.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016031.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016032.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016033.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016034.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016035.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016036.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016037.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016038.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016039.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201604.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016040.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016041.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016042.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016043.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016044.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016045.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016046.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016047.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016048.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016049.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201605.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016050.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016051.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016052.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016053.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016054.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016055.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016056.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016057.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016058.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016059.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201606.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016060.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016061.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016062.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016063.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016064.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016065.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016066.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016067.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016068.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016069.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201607.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016070.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016071.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016072.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016073.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016074.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016075.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016076.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016077.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016078.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016079.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201608.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016080.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016081.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016082.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016083.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016084.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016085.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016086.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016087.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016088.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016089.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201609.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016090.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016091.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016092.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016093.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016094.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016095.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016096.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016097.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016098.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016099.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201610.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016100.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016101.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016102.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016103.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016104.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016105.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016106.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016107.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016108.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016109.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_201611.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016110.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016111.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016112.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016113.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016114.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016115.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016116.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016117.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016118.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016119.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016120.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016121.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016122.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016123.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016124.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016125.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016126.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016127.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016128.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016129.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016130.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016131.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016132.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016133.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016134.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016135.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016136.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016137.tif',\n",
       " 'dev-et-data/tiles/tile40N-100E_chip32N-92E/dd_2016138.tif',\n",
       " ...]"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "tile_chip_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201310.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201311.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201312.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013275.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013276.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013277.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013278.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013279.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013280.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013281.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013282.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013283.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013284.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013285.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013286.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013287.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013288.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013289.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013290.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013291.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013292.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013293.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013294.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013295.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013296.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013297.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013298.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013299.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013300.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013301.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013302.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013303.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013304.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013305.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013306.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013307.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013308.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013309.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013310.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013311.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013312.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013313.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013314.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013315.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013316.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013317.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013318.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013319.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013320.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013321.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013322.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013323.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013324.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013325.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013326.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013327.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013328.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013329.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013330.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013331.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013332.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013333.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013334.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013335.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013336.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013337.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013338.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013339.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013340.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013341.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013342.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013343.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013344.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013345.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013346.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013347.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013348.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013349.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013350.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013351.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013352.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013353.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013354.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013355.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013356.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013357.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013358.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013359.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013360.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013361.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013362.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013363.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013364.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2013365.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014001.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014002.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014003.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014004.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014005.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014006.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014007.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014008.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014009.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201401.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014010.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014011.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014012.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014013.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014014.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014015.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014016.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014017.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014018.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014019.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201402.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014020.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014021.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014022.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014023.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014024.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014025.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014026.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014027.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014028.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014029.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201403.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014030.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014031.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014032.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014033.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014034.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014035.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014036.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014037.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014038.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014039.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201404.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014040.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014041.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014042.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014043.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014044.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014045.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014046.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014047.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014048.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014049.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201405.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014050.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014051.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014052.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014053.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014054.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014055.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014056.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014057.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014058.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014059.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201406.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014060.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014061.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014062.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014063.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014064.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014065.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014066.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014067.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014068.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014069.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201407.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014070.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014071.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014072.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014073.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014074.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014075.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014076.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014077.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014078.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014079.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201408.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014080.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014081.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014082.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014083.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014084.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014085.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014086.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014087.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014088.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014089.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201409.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014090.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014091.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014092.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014093.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014094.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014095.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014096.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014097.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014098.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014099.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201410.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014100.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014101.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014102.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014103.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014104.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014105.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014106.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014107.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014108.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014109.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201411.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014110.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014111.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014112.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014113.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014114.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014115.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014116.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014117.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014118.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014119.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201412.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014120.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014121.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014122.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014123.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014124.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014125.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014126.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014127.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014128.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014129.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014130.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014131.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014132.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014133.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014134.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014135.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014136.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014137.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014138.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014139.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014140.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014141.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014142.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014143.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014144.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014145.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014146.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014147.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014148.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014149.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014150.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014151.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014152.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014153.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014154.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014155.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014156.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014157.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014158.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014159.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014160.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014161.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014162.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014163.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014164.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014165.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014166.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014167.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014168.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014169.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014170.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014171.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014172.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014173.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014174.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014175.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014176.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014177.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014178.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014179.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014180.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014181.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014182.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014183.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014184.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014185.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014186.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014187.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014188.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014189.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014190.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014191.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014192.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014193.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014194.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014195.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014196.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014197.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014198.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014199.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014200.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014201.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014202.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014203.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014204.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014205.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014206.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014207.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014208.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014209.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014210.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014211.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014212.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014213.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014214.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014215.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014216.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014217.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014218.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014219.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014220.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014221.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014222.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014223.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014224.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014225.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014226.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014227.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014228.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014229.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014230.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014231.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014232.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014233.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014234.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014235.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014236.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014237.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014238.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014239.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014240.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014241.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014242.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014243.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014244.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014245.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014246.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014247.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014248.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014249.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014250.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014251.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014252.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014253.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014254.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014255.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014256.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014257.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014258.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014259.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014260.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014261.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014262.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014263.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014264.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014265.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014266.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014267.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014268.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014269.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014270.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014271.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014272.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014273.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014274.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014275.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014276.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014277.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014278.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014279.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014280.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014281.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014282.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014283.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014284.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014285.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014286.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014287.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014288.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014289.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014290.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014291.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014292.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014293.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014294.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014295.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014296.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014297.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014298.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014299.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014300.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014301.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014302.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014303.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014304.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014305.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014306.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014307.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014308.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014309.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014310.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014311.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014312.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014313.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014314.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014315.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014316.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014317.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014318.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014319.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014320.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014321.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014322.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014323.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014324.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014325.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014326.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014327.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014328.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014329.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014330.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014331.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014332.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014333.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014334.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014335.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014336.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014337.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014338.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014339.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014340.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014341.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014342.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014343.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014344.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014345.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014346.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014347.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014348.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014349.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014350.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014351.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014352.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014353.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014354.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014355.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014356.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014357.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014358.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014359.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014360.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014361.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014362.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014363.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014364.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2014365.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015001.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015002.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015003.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015004.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015005.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015006.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015007.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015008.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015009.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201501.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015010.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015011.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015012.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015013.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015014.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015015.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015016.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015017.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015018.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015019.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201502.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015020.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015021.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015022.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015023.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015024.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015025.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015026.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015027.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015028.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015029.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201503.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015030.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015031.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015032.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015033.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015034.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015035.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015036.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015037.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015038.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015039.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201504.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015040.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015041.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015042.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015043.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015044.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015045.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015046.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015047.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015048.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015049.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201505.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015050.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015051.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015052.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015053.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015054.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015055.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015056.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015057.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015058.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015059.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201506.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015060.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015061.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015062.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015063.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015064.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015065.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015066.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015067.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015068.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015069.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201507.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015070.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015071.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015072.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015073.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015074.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015075.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015076.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015077.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015078.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015079.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201508.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015080.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015081.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015082.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015083.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015084.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015085.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015086.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015087.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015088.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015089.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201509.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015090.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015091.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015092.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015093.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015094.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015095.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015096.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015097.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015098.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015099.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201510.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015100.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015101.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015102.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015103.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015104.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015105.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015106.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015107.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015108.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015109.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201511.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015110.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015111.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015112.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015113.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015114.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015115.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015116.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015117.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015118.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015119.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201512.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015120.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015121.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015122.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015123.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015124.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015125.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015126.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015127.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015128.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015129.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015130.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015131.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015132.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015133.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015134.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015135.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015136.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015137.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015138.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015139.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015140.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015141.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015142.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015143.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015144.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015145.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015146.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015147.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015148.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015149.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015150.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015151.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015152.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015153.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015154.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015155.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015156.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015157.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015158.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015159.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015160.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015161.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015162.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015163.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015164.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015165.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015166.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015167.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015168.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015169.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015170.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015171.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015172.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015173.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015174.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015175.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015176.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015177.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015178.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015179.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015180.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015181.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015182.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015183.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015184.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015185.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015186.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015187.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015188.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015189.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015190.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015191.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015192.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015193.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015194.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015195.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015196.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015197.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015198.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015199.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015200.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015201.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015202.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015203.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015204.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015205.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015206.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015207.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015208.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015209.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015210.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015211.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015212.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015213.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015214.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015215.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015216.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015217.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015218.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015219.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015220.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015221.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015222.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015223.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015224.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015225.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015226.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015227.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015228.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015229.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015230.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015231.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015232.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015233.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015234.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015235.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015236.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015237.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015238.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015239.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015240.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015241.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015242.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015243.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015244.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015245.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015246.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015247.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015248.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015249.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015250.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015251.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015252.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015253.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015254.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015255.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015256.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015257.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015258.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015259.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015260.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015261.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015262.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015263.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015264.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015265.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015266.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015267.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015268.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015269.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015270.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015271.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015272.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015273.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015274.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015275.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015276.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015277.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015278.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015279.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015280.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015281.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015282.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015283.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015284.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015285.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015286.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015287.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015288.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015289.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015290.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015291.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015292.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015293.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015294.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015295.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015296.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015297.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015298.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015299.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015300.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015301.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015302.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015303.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015304.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015305.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015306.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015307.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015308.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015309.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015310.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015311.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015312.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015313.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015314.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015315.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015316.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015317.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015318.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015319.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015320.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015321.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015322.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015323.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015324.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015325.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015326.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015327.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015328.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015329.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015330.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015331.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015332.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015333.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015334.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015335.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015336.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015337.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015338.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015339.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015340.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015341.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015342.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015343.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015344.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015345.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015346.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015347.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015348.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015349.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015350.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015351.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015352.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015353.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015354.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015355.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015356.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015357.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015358.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015359.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015360.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015361.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015362.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015363.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015364.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2015365.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016001.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016002.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016003.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016004.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016005.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016006.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016007.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016008.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016009.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201601.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016010.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016011.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016012.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016013.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016014.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016015.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016016.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016017.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016018.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016019.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201602.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016020.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016021.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016022.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016023.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016024.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016025.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016026.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016027.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016028.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016029.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201603.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016030.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016031.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016032.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016033.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016034.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016035.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016036.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016037.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016038.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016039.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201604.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016040.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016041.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016042.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016043.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016044.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016045.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016046.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016047.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016048.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016049.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201605.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016050.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016051.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016052.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016053.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016054.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016055.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016056.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016057.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016058.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016059.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201606.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016060.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016061.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016062.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016063.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016064.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016065.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016066.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016067.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016068.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016069.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201607.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016070.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016071.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016072.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016073.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016074.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016075.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016076.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016077.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016078.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016079.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201608.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016080.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016081.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016082.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016083.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016084.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016085.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016086.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016087.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016088.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016089.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201609.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016090.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016091.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016092.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016093.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016094.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016095.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016096.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016097.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016098.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016099.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201610.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016100.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016101.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016102.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016103.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016104.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016105.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016106.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016107.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016108.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016109.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_201611.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016110.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016111.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016112.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016113.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016114.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016115.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016116.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016117.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016118.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016119.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016120.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016121.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016122.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016123.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016124.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016125.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016126.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016127.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016128.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016129.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016130.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016131.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016132.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016133.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016134.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016135.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016136.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016137.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016138.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016139.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016140.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016141.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016142.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016143.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016144.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016145.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016146.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016147.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016148.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016149.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016150.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016151.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016152.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016153.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016154.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016155.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016156.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016157.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016158.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016159.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016160.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016161.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016162.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016163.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016164.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016165.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016166.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016167.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016168.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016169.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016170.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016171.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016172.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016173.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016174.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016175.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016176.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016177.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016178.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016179.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016180.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016181.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016182.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016183.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016184.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016185.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016186.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016187.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016188.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016189.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016190.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016191.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016192.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016193.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016194.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016195.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016196.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016197.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016198.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016199.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016200.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016201.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016202.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016203.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016204.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016205.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016206.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016207.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016208.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016209.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016210.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016211.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016212.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016213.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016214.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016215.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016216.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016217.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016218.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016219.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016220.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016221.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016222.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016223.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016224.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016225.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016226.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016227.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016228.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016229.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016230.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016231.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016232.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016233.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016234.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016235.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016236.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016237.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016238.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016239.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016240.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016241.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016242.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016243.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016244.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016245.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016246.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016247.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016248.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016249.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016250.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016251.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016252.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016253.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016254.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016255.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016256.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016257.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016258.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016259.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016260.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016261.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016262.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016263.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016264.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016265.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016266.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016267.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016268.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016269.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016270.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016271.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016272.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016273.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016274.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016275.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016276.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016277.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016278.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016279.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016280.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016281.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016282.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016283.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016284.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016285.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016286.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016287.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016288.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016289.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016290.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016291.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016292.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016293.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016294.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016295.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016296.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016297.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016298.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016299.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016300.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016301.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016302.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016303.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016304.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016305.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016306.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016307.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016308.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016309.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016310.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016311.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016312.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016313.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016314.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016315.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016316.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016317.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016318.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016319.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016320.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016321.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016322.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016323.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016324.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016325.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016326.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016327.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016328.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016329.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016330.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016331.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016332.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016333.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016334.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016335.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016336.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016337.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016338.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016339.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016340.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016341.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016342.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016343.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016344.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016345.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016346.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016347.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016348.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016349.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016350.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016351.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016352.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016353.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016354.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016355.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016356.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016357.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016358.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016359.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016360.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016361.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016362.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016363.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016364.tif\n",
      "dev-et-data/tiles/tile40N-100E_chip32N-92E/etasw_2016365.tif\n"
     ]
    }
   ],
   "source": [
    "for observation in tile_chip_list:\n",
    "    if 'etasw_' in observation:\n",
    "        print(observation)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "107045941002"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "url = 'dev-et-data/tiles/tile40N-100E_chip32N-92E'\n",
    "disk_usage = fs.du(url)\n",
    "disk_usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Collecting humanfriendly\n",
      "  Downloading humanfriendly-8.2-py2.py3-none-any.whl (86 kB)\n",
      "\u001b[K     |████████████████████████████████| 86 kB 535 kB/s eta 0:00:011\n",
      "\u001b[?25hInstalling collected packages: humanfriendly\n",
      "\u001b[33m  WARNING: The script humanfriendly is installed in '/home/jovyan/.local/bin' which is not on PATH.\n",
      "  Consider adding this directory to PATH or, if you prefer to suppress this warning, use --no-warn-script-location.\u001b[0m\n",
      "Successfully installed humanfriendly-8.2\n"
     ]
    }
   ],
   "source": [
    "#! pip install --user humanfriendly"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "import humanfriendly"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "hf_disk_usage = humanfriendly.format_size(disk_usage)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'107.05 GB'"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hf_disk_usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "fs = fsspec.filesystem('s3', anon=False, requester_pays=True)\n",
    "chip_list = fs.ls('dev-et-data/tiles/')\n",
    "\n",
    "num_of_chips = len(chip_list)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "127"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "num_of_chips"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "total_chip_usage = num_of_chips * disk_usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "13594834507254"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "total_chip_usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'13.59 TB'"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hf_disk_usage = humanfriendly.format_size(total_chip_usage)\n",
    "hf_disk_usage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "def print_du(url_path):\n",
    "    disk_usage = fs.du(url_path)\n",
    "    hf_disk_usage = humanfriendly.format_size(disk_usage)\n",
    "    print(url_path, \" : \", hf_disk_usage)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['dev-et-data/NA_data_for_cloud',\n",
       " 'dev-et-data/NDVI_filled',\n",
       " 'dev-et-data/Readme-bucket.md',\n",
       " 'dev-et-data/cache',\n",
       " 'dev-et-data/in',\n",
       " 'dev-et-data/lilDRB',\n",
       " 'dev-et-data/out_d38N-78E',\n",
       " 'dev-et-data/out_d40N-78E',\n",
       " 'dev-et-data/out_drb_20years',\n",
       " 'dev-et-data/test',\n",
       " 'dev-et-data/tiles',\n",
       " 'dev-et-data/tony.txt']"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "subdir_list = fs.ls('dev-et-data/')\n",
    "subdir_list"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "dev-et-data/NA_data_for_cloud\n",
      "dev-et-data/NA_data_for_cloud  :  1.4 TB\n",
      "dev-et-data/NDVI_filled\n",
      "dev-et-data/NDVI_filled  :  18.97 TB\n",
      "dev-et-data/Readme-bucket.md\n",
      "dev-et-data/Readme-bucket.md  :  62 bytes\n",
      "dev-et-data/cache\n",
      "dev-et-data/cache  :  488.32 GB\n",
      "dev-et-data/in\n",
      "dev-et-data/in  :  22.18 TB\n",
      "dev-et-data/lilDRB\n",
      "dev-et-data/lilDRB  :  1.14 TB\n",
      "dev-et-data/out_d38N-78E\n"
     ]
    }
   ],
   "source": [
    "for psuedo_dir in subdir_list:\n",
    "    print(psuedo_dir)\n",
    "    print_du(psuedo_dir)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
