<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200')">rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.00</td>
<td class="s10 cl rt"><a href="mod2423.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2423.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2423.html#Toggle" > 72.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2423.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210384"  onclick="showContent('inst_tag_210384')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210384_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210384_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210384_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210384_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210385"  onclick="showContent('inst_tag_210385')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210385_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210385_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210385_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210385_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210386"  onclick="showContent('inst_tag_210386')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210386_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210386_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210386_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210386_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210387"  onclick="showContent('inst_tag_210387')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210387_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210387_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210387_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210387_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210392"  onclick="showContent('inst_tag_210392')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210392_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210392_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210392_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210392_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210391"  onclick="showContent('inst_tag_210391')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210391_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210391_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210391_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210391_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210381"  onclick="showContent('inst_tag_210381')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210381_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210381_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210381_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210381_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210382"  onclick="showContent('inst_tag_210382')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210382_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210382_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210382_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210382_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210383"  onclick="showContent('inst_tag_210383')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210383_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210383_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210383_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210383_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210390"  onclick="showContent('inst_tag_210390')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210390_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210390_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210390_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210390_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210388"  onclick="showContent('inst_tag_210388')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210388_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2423.html#inst_tag_210389"  onclick="showContent('inst_tag_210389')">config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></td>
<td class="s9 cl rt"> 93.00</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2423.html#inst_tag_210389_Toggle" > 72.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_210384'>
<hr>
<a name="inst_tag_210384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210384" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210384_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210384_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210384_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210384_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.31</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.68</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2822.html#inst_tag_251412" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210385'>
<hr>
<a name="inst_tag_210385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210385" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210385_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210385_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210385_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210385_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.63</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2591.html#inst_tag_231598" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210386'>
<hr>
<a name="inst_tag_210386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210386" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210386_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210386_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210386_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210386_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.63</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2591.html#inst_tag_231599" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210387'>
<hr>
<a name="inst_tag_210387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210387" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210387_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210387_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210387_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210387_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.63</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2591.html#inst_tag_231600" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210392'>
<hr>
<a name="inst_tag_210392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210392" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210392_Line" > 81.82</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210392_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2423.html#inst_tag_210392_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210392_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.62</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.63</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2591.html#inst_tag_231601" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210391'>
<hr>
<a name="inst_tag_210391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210391" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210391_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210391_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210391_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210391_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.33</td>
<td class="s7 cl rt"> 73.91</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.39</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2822.html#inst_tag_251414" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210381'>
<hr>
<a name="inst_tag_210381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210381" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210381_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210381_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210381_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210381_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.14</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.94</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2822.html#inst_tag_251411" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210382'>
<hr>
<a name="inst_tag_210382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210382" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210382_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210382_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210382_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210382_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.32</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2141.html#inst_tag_183818" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210383'>
<hr>
<a name="inst_tag_210383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210383" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210383_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210383_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210383_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210383_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.32</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2141.html#inst_tag_183819" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210390'>
<hr>
<a name="inst_tag_210390"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210390" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210390_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod2423.html#inst_tag_210390_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210390_Toggle" > 64.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2423.html#inst_tag_210390_Branch" > 83.33</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 64.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.32</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2141.html#inst_tag_183821" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210388'>
<hr>
<a name="inst_tag_210388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210388" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2423.html#inst_tag_210388_Toggle" > 68.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.43</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.12</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2822.html#inst_tag_251413" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_210389'>
<hr>
<a name="inst_tag_210389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_210389" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.00</td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2423.html#inst_tag_210389_Toggle" > 72.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2423.html#inst_tag_210389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 88.56</td>
<td class="s8 cl rt"> 82.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.62</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2141.html#inst_tag_183820" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2423.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2423.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2423.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">36</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">36</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2423.html" >rsnoc_z_H_R_U_P_B_a8d76a4e_A4200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210384'>
<a name="inst_tag_210384_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210384" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210384_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210384" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210384" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210384_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210384" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210385'>
<a name="inst_tag_210385_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210385" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210385_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210385" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210385" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210385_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210385" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s1_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210386'>
<a name="inst_tag_210386_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210386" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210386_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210386" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210386" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210386" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210387'>
<a name="inst_tag_210387_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210387" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210387_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210387" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210387" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210387" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210392'>
<a name="inst_tag_210392_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210392" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     <font color = "red">0/1     ==>  			Reg_0 &lt;= #1.0 ( Rx_0 );</font>
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     <font color = "red">0/1     ==>  			Reg_2 &lt;= #1.0 ( Rx_2 );</font>
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210392_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210392" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210392" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">10</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">5</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210392" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "red">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210391'>
<a name="inst_tag_210391_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210391" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210391_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210391" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210391" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">30</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">30</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">15</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210391" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210381'>
<a name="inst_tag_210381_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210381" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210381_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210381" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210381" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210381_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210381" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s0_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210382'>
<a name="inst_tag_210382_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210382" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210382_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210382" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210382" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210382_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210382" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s1_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210383'>
<a name="inst_tag_210383_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210383" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210383_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210383" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210383" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210383_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210383" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s2_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210390'>
<a name="inst_tag_210390_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210390" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210390_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210390" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210390_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210390" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">32</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210390_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210390" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s0_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210388'>
<a name="inst_tag_210388_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210388" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210388_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210388" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210388" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">34</td>
<td class="rt">68.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">16</td>
<td class="rt">64.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210388" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s3_128_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_210389'>
<a name="inst_tag_210389_Line"></a>
<b>Line Coverage for Instance : <a href="mod2423.html#inst_tag_210389" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156228</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156236</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156243</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>156250</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
156227                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156228     1/1          		if ( ! Sys_Clk_RstN )
156229     1/1          			Full &lt;= #1.0 ( 1'b0 );
156230     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
156231                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
156232                  	assign Sys_Pwr_WakeUp = 1'b0;
156233                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
156234                  	assign Tx_0 = RxInt_0;
156235                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156236     1/1          		if ( ! Sys_Clk_RstN )
156237     1/1          			Reg_0 &lt;= #1.0 ( 4'b0 );
156238     1/1          		else if ( RxVld &amp; RxRdy )
156239     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
156240                  	assign RxInt_2 = Full ? Reg_2 : Rx_2;
156241                  	assign Tx_2 = RxInt_2;
156242                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
156243     1/1          		if ( ! Sys_Clk_RstN )
156244     1/1          			Reg_2 &lt;= #1.0 ( 2'b0 );
156245     1/1          		else if ( RxVld &amp; RxRdy )
156246     1/1          			Reg_2 &lt;= #1.0 ( Rx_2 );
                        MISSING_ELSE
156247                  	// synopsys translate_off
156248                  	// synthesis translate_off
156249                  	always @( posedge Sys_Clk )
156250     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
156251     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
156252     <font color = "grey">unreachable  </font>				dontStop = 0;
156253     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
156254     <font color = "grey">unreachable  </font>				if (!dontStop) begin
156255     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
156256     <font color = "grey">unreachable  </font>					$stop;
156257                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
156258                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_210389_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2423.html#inst_tag_210389" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156233
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       156240
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_210389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2423.html#inst_tag_210389" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">50</td>
<td class="rt">36</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">12</td>
<td class="rt">70.59 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">36</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">18</td>
<td class="rt">72.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_210389_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2423.html#inst_tag_210389" >config_ss_tb.DUT.flexnoc.flexnoc.sram_axi_s3_main.GenericToSpecific.Rspb.Abp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156233</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">156240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156228</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156236</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156243</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156233     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156240     	assign RxInt_2 = Full ? Reg_2 : Rx_2;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156228     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156229     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
156230     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156236     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156237     			Reg_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
156238     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156239     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156243     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
156244     			Reg_2 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
156245     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
156246     			Reg_2 <= #1.0 ( Rx_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_210381">
    <li>
      <a href="#inst_tag_210381_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210381_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210381_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210381_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210382">
    <li>
      <a href="#inst_tag_210382_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210382_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210382_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210382_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210383">
    <li>
      <a href="#inst_tag_210383_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210383_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210383_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210383_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210384">
    <li>
      <a href="#inst_tag_210384_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210384_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210384_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210384_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210385">
    <li>
      <a href="#inst_tag_210385_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210385_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210385_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210385_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210386">
    <li>
      <a href="#inst_tag_210386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210386_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210387">
    <li>
      <a href="#inst_tag_210387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210387_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210387_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210388">
    <li>
      <a href="#inst_tag_210388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210388_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210388_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210389">
    <li>
      <a href="#inst_tag_210389_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210389_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210389_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210389_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210390">
    <li>
      <a href="#inst_tag_210390_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210390_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210390_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210390_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210391">
    <li>
      <a href="#inst_tag_210391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210391_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210391_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_210392">
    <li>
      <a href="#inst_tag_210392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_210392_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_210392_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_210392_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_a8d76a4e_A4200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
