var searchData=
[
  ['raddr',['raddr',['../structilang_1_1_verilog_generator_base_1_1rport__t.html#abda374bbde346e9e08859077395cc69a',1,'ilang::VerilogGeneratorBase::rport_t']]],
  ['rdata',['rdata',['../structilang_1_1_verilog_generator_base_1_1rport__t.html#a401512ca011ac9aadb5ea50eed817fd8',1,'ilang::VerilogGeneratorBase::rport_t']]],
  ['read_5fabstract',['read_abstract',['../structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44',1,'ilang::VlgAbsMem']]],
  ['readmodifywrite',['ReadModifyWrite',['../classilang_1_1_verilog_modifier.html#a6aafe464fae6df2fe5f39afd81a7ea59',1,'ilang::VerilogModifier']]],
  ['ready_5ftype',['ready_type',['../classilang_1_1_vlg_sgl_tgt_gen.html#a9fd417ab106861ed9acbc840926af71c',1,'ilang::VlgSglTgtGen']]],
  ['ready_5ftype_5ft',['ready_type_t',['../classilang_1_1_vlg_sgl_tgt_gen.html#a9b002a2f0ce9f150e9f13bc16696e20e',1,'ilang::VlgSglTgtGen']]],
  ['recordandremove',['RecordAndRemove',['../classilang_1_1_host_remove_restore.html#af382d6d3dde828ecc1df556af1519644',1,'ilang::HostRemoveRestore']]],
  ['recordandremoveif',['RecordAndRemoveIf',['../classilang_1_1_host_remove_restore.html#aab043ec92a30fc001e9f86c97d9dc2de',1,'ilang::HostRemoveRestore']]],
  ['recordconnectsigname',['RecordConnectSigName',['../classilang_1_1_verilog_modifier.html#addcca83b4565acc464a0badefd65f721',1,'ilang::VerilogModifier']]],
  ['recordkeepsignalname',['RecordKeepSignalName',['../classilang_1_1_verilog_modifier.html#a52374142f5ed997f2c43ac8ea6df2558',1,'ilang::VerilogModifier']]],
  ['reference_5fname_5fset',['reference_name_set',['../classilang_1_1_verilog_generator_base.html#a79b578cee1b98824edf1334e36589ff7',1,'ilang::VerilogGeneratorBase']]],
  ['refindanddo',['ReFindAndDo',['../namespaceilang.html#a53f5d61665a892dad75f4db1fbcc5ef0',1,'ilang']]],
  ['refindlist',['ReFindList',['../namespaceilang.html#a8d1f77ed0ab47a14e63fde64bbdad506',1,'ilang']]],
  ['refine_5fa',['refine_a',['../classilang_1_1_comp_ref_rel.html#a7efcf785a470099b69edbeb85f9aa911',1,'ilang::CompRefRel']]],
  ['refine_5fb',['refine_b',['../classilang_1_1_comp_ref_rel.html#ab0c5415a07ae07b247344fad20c142b2',1,'ilang::CompRefRel']]],
  ['refinementmap',['RefinementMap',['../classilang_1_1_refinement_map.html',1,'ilang::RefinementMap'],['../classilang_1_1_refinement_map.html#a29de1c380688f7e57bf8c15cdf5f9c0b',1,'ilang::RefinementMap::RefinementMap()']]],
  ['refptr',['RefPtr',['../classilang_1_1_refinement_map.html#ab988c650cef076c777dd0200e8dab51f',1,'ilang::RefinementMap::RefPtr()'],['../namespaceilang.html#a540a114dcaa252083440129309151528',1,'ilang::RefPtr()']]],
  ['reg_5frandom_5finit',['reg_random_init',['../structilang_1_1_verilog_generator_base_1_1_vlg_gen_config.html#acc1dfd0b55bf3919b11f3c722fae818a',1,'ilang::VerilogGeneratorBase::VlgGenConfig']]],
  ['registerextrawire',['RegisterExtraWire',['../classilang_1_1_inteface_directive_recorder.html#aca701749d707c529e99104b70fc25555',1,'ilang::IntefaceDirectiveRecorder']]],
  ['registerinterface',['RegisterInterface',['../classilang_1_1_inteface_directive_recorder.html#a4a8beaabef21c6e1dce93dc179337c3d',1,'ilang::IntefaceDirectiveRecorder']]],
  ['registersteps',['RegisterSteps',['../classilang_1_1_memory_model.html#acfdedf33eba608ee30582dc0eeb81d4e',1,'ilang::MemoryModel::RegisterSteps()'],['../classilang_1_1_sc.html#ac3f3a91b32deeed529625a7e5ad9fef6',1,'ilang::Sc::RegisterSteps()'],['../classilang_1_1_tso.html#a79354c755bdb91f4ad9a054116c4b242',1,'ilang::Tso::RegisterSteps()']]],
  ['regs',['regs',['../classilang_1_1_verilog_generator_base.html#ac9e8c6eb0fe350f1c944a8ed60fe9ba6',1,'ilang::VerilogGeneratorBase']]],
  ['relation',['relation',['../classilang_1_1_comp_ref_rel.html#a0cadd43385d0ce35c3744aeb996c9782',1,'ilang::CompRefRel']]],
  ['relationmap',['RelationMap',['../classilang_1_1_relation_map.html',1,'ilang::RelationMap'],['../classilang_1_1_relation_map.html#ac11eda6555d38a1174843413ea7bf133',1,'ilang::RelationMap::RelationMap()']]],
  ['relptr',['RelPtr',['../classilang_1_1_relation_map.html#adfdefb173e77fc29073c233aa3ccdbd2',1,'ilang::RelationMap::RelPtr()'],['../namespaceilang.html#adca57fadf3c1f00dba124eb1ec56e6e9',1,'ilang::RelPtr()']]],
  ['ren',['ren',['../structilang_1_1_verilog_generator_base_1_1rport__t.html#a457a0b0a278c203337f5bb86ca04f421',1,'ilang::VerilogGeneratorBase::rport_t']]],
  ['replace',['Replace',['../classilang_1_1_var_extractor.html#a09087af33c4b7f40059b83b4e63d4e6a',1,'ilang::VarExtractor']]],
  ['replace_5farg',['replace_arg',['../classilang_1_1_expr.html#a8381c199449b5f0b2fad610360ba8bc3',1,'ilang::Expr::replace_arg(const int &amp;idx, const ExprPtr arg)'],['../classilang_1_1_expr.html#a00c141f79e644f44e4ea0e54811821e3',1,'ilang::Expr::replace_arg(const ExprPtr a, const ExprPtr b)']]],
  ['replaceall',['ReplaceAll',['../namespaceilang.html#a7edef00da62caf959c84b6cff88b035d',1,'ilang']]],
  ['replacearg',['ReplaceArg',['../classilang_1_1_expr_ref.html#ae068c6896ea52e2e76a181a9eacfeb10',1,'ilang::ExprRef::ReplaceArg(const int &amp;i, const ExprRef &amp;new_arg)'],['../classilang_1_1_expr_ref.html#a781370d0065389f373c15c4e57cd5c1c',1,'ilang::ExprRef::ReplaceArg(const ExprRef &amp;org_arg, const ExprRef &amp;new_arg)']]],
  ['replexpr',['ReplExpr',['../classilang_1_1_vlg_sgl_tgt_gen.html#aef67118778144d440bca7efcd4dd7ceb',1,'ilang::VlgSglTgtGen']]],
  ['restore',['Restore',['../classilang_1_1_host_remove_restore.html#a91a45a5e32fd89096d1425d5795b29a2',1,'ilang::HostRemoveRestore']]],
  ['restoreall',['RestoreAll',['../classilang_1_1_host_remove_restore.html#ae290c429c0d73072f09eb301f90dd7cc',1,'ilang::HostRemoveRestore']]],
  ['result',['result',['../classilang_1_1_key_vec_it.html#a465bc3a4924f6a7bab71a18b2d998f7a',1,'ilang::KeyVecIt::result()'],['../structilang_1_1_verilog_generator_base_1_1function__app__t.html#ae0d8e49cf445fb92c10ae9afb33f32e4',1,'ilang::VerilogGeneratorBase::function_app_t::result()']]],
  ['rewrite',['Rewrite',['../classilang_1_1_abs_knob.html#a6668c30b9010fe929b24fcadb9232493',1,'ilang::AbsKnob']]],
  ['rewrite_5fexpr_2eh',['rewrite_expr.h',['../rewrite__expr_8h.html',1,'']]],
  ['rewrite_5fila_2eh',['rewrite_ila.h',['../rewrite__ila_8h.html',1,'']]],
  ['rewriteinstr',['RewriteInstr',['../classilang_1_1_abs_knob.html#aff155ca74f7cecc47b02c54c8e5c5a49',1,'ilang::AbsKnob']]],
  ['rf_5fcond',['rf_cond',['../classilang_1_1_vlg_sgl_tgt_gen.html#aea10c210f6832c058983aca64d22155b',1,'ilang::VlgSglTgtGen::rf_cond()'],['../classilang_1_1_vlg_verif_tgt_gen.html#a5cb59a3773ce073542bda717d68029b3',1,'ilang::VlgVerifTgtGen::rf_cond()']]],
  ['rf_5fvmap',['rf_vmap',['../classilang_1_1_vlg_sgl_tgt_gen.html#af980474a31e8a7b64a308d916e7274bb',1,'ilang::VlgSglTgtGen::rf_vmap()'],['../classilang_1_1_vlg_verif_tgt_gen.html#a09a6c157df67b31c6f97c12a34ccbe74',1,'ilang::VlgVerifTgtGen::rf_vmap()']]],
  ['rport_5ft',['rport_t',['../structilang_1_1_verilog_generator_base_1_1rport__t.html',1,'ilang::VerilogGeneratorBase::rport_t'],['../structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808',1,'ilang::VlgAbsMem::rport_t()'],['../classilang_1_1_inteface_directive_recorder.html#aa67e6463ada92b0f9cb7668d87e44b4d',1,'ilang::IntefaceDirectiveRecorder::rport_t()']]],
  ['rrotate',['RRotate',['../expr__fuse_8h.html#a2cad892092712239a0b58960e9bbcb21',1,'ilang::ExprFuse::RRotate()'],['../namespaceilang.html#abd95e8beb244056395bb6f24dca2173b',1,'ilang::RRotate()']]],
  ['rstname',['rstName',['../classilang_1_1_verilog_generator_base.html#acc9ecfe16807d8feaf495e3282e434aa',1,'ilang::VerilogGeneratorBase']]]
];
