
---------- Begin Simulation Statistics ----------
final_tick                                31240950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    274                       # Simulator instruction rate (inst/s)
host_mem_usage                               10645412                       # Number of bytes of host memory used
host_op_rate                                      282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50688.83                       # Real time elapsed on the host
host_tick_rate                                 398445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13894421                       # Number of instructions simulated
sim_ops                                      14279266                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020197                       # Number of seconds simulated
sim_ticks                                 20196720625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.934062                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48033                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67715                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1024                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5192                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56637                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9540                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2295                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105654                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18019                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1306                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      563563                       # Number of instructions committed
system.cpu.committedOps                        635311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.464283                       # CPI: cycles per instruction
system.cpu.discardedOps                         15429                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             310310                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151544                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75565                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1688547                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.224000                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1024                       # number of quiesce instructions executed
system.cpu.numCycles                          2515905                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1024                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  357761     56.31%     56.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2161      0.34%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163326     25.71%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                112063     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   635311                       # Class of committed instruction
system.cpu.quiesceCycles                     29798848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          827358                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              463144                       # Transaction distribution
system.membus.trans_dist::ReadResp             464045                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          572                       # Transaction distribution
system.membus.trans_dist::CleanEvict              457                       # Transaction distribution
system.membus.trans_dist::ReadExReq               348                       # Transaction distribution
system.membus.trans_dist::ReadExResp              349                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1482602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46827232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            741535                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  741515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              741535                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2007841365                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20520750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              495281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3959125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17039520                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2862714678                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3144622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50077448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5288739375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          3489094                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4291018949                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2747607000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3244883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16224416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2433662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3244883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25147845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3244883                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2433662                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5678546                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3244883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16224416                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5678546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5678546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30826391                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2433662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5678546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8112208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2433662                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       836770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3270432                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2433662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8112208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       836770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11382640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1458746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       907319                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       907319    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       907319                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2179997115                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577796000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1592163431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12979533                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     32448832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1637591796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32448832                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32498345                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64947178                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1624612263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45477878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     32448832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1702538973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29203949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1570523482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    830690106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2430417537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    889098004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1512115584                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2401213588                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29203949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2459621486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2342805690                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4831631125                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       725662                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69714                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         795377                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       725662                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       725662                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       725662                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69714                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        795377                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29638572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17141504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              463108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          572                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1463442335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       836770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3165662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1467494280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1812571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12979533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    830690106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3244883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            848727094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1812571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13029046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2294132442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3244883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       836770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3165662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2316221374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370753000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836214                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      463107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267836                       # Number of write requests accepted
system.mem_ctrls.readBursts                    463107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     70                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15103072300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2315185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27257793550                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32617.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58867.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       744                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                463106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.903460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.984076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.544479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1002      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1145      2.32%      4.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          664      1.34%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          705      1.43%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1129      2.28%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          625      1.26%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          620      1.25%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          807      1.63%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42754     86.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     737.321656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    935.425304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           368     58.60%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.16%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.48%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     10.67%     70.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.16%     70.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.16%     70.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.16%     70.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     28.82%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.48%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     426.496815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.833802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.397017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            341     54.30%     54.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      2.71%     57.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.96%     57.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.32%     58.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.48%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.16%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.64%     59.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.16%     59.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     59.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.16%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      2.55%     62.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     37.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29634368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17141760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29638508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17141504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1467.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       848.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1467.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    848.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20196490000                       # Total gap between requests
system.mem_ctrls.avgGap                      27630.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29552320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49512.988695906170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1463223686.097801685333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 836769.508960814215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3159324.782708380837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1872779.284433954861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12979532.908699626103                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 830642573.687628030777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3244883.227174906526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          572                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1474345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27197625460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19028640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39665105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24400689810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3651976165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 370681846440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2175122285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73717.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58891.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71806.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39744.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42658548.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    891595.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1414039.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2124142.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24408747.900001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17035746.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        842228568.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          372275112                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193362731.099989                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     238832856.562530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215470303.799997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1903614066.112446                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.253622                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11197147960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1092630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7910534450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2048                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18188163.452148                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    112914934.876800                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1024    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        81000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12616270625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18624679375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       226297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           226297                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       226297                       # number of overall hits
system.cpu.icache.overall_hits::total          226297                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       226526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       226526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       226526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       226526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9580750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9580750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41837.336245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41837.336245                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       226297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          226297                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       226526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       226526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9580750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9580750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41837.336245                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.130093                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              117161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                65                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1802.476923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.130093                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.773692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.773692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            453281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           453281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       266579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           266579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       266579                       # number of overall hits
system.cpu.dcache.overall_hits::total          266579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1332                       # number of overall misses
system.cpu.dcache.overall_misses::total          1332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96893625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96893625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96893625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96893625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       267911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       267911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       267911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       267911                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72742.961712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72742.961712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72742.961712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72742.961712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          572                       # number of writebacks
system.cpu.dcache.writebacks::total               572                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73286375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73286375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73286375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73286375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22472250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22472250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71849.387255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71849.387255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71849.387255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71849.387255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.965171                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.965171                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    964                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48795875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48795875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22472250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22472250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72612.909226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72612.909226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.318841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.318841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47053625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47053625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71293.371212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71293.371212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24490500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24490500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        70375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        70375                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.821325                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               964                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            307.993776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.821325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1072665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1072665                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31240950000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31241036250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    274                       # Simulator instruction rate (inst/s)
host_mem_usage                               10645412                       # Number of bytes of host memory used
host_op_rate                                      282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 50688.93                       # Real time elapsed on the host
host_tick_rate                                 398446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13894430                       # Number of instructions simulated
sim_ops                                      14279281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020197                       # Number of seconds simulated
sim_ticks                                 20196806875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.932825                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48035                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67719                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1025                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5194                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56637                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9540                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2295                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18021                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1306                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      563572                       # Number of instructions committed
system.cpu.committedOps                        635326                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.464457                       # CPI: cycles per instruction
system.cpu.discardedOps                         15436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             310327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151544                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            75568                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1688641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.223991                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1024                       # number of quiesce instructions executed
system.cpu.numCycles                          2516043                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1024                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  357769     56.31%     56.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2161      0.34%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163332     25.71%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                112063     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   635326                       # Class of committed instruction
system.cpu.quiesceCycles                     29798848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          827402                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              463144                       # Transaction distribution
system.membus.trans_dist::ReadResp             464046                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          573                       # Transaction distribution
system.membus.trans_dist::CleanEvict              457                       # Transaction distribution
system.membus.trans_dist::ReadExReq               348                       # Transaction distribution
system.membus.trans_dist::ReadExResp              349                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           673                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1482605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46827360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            741536                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000027                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  741516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              741536                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2007848740                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20520750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              495281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3959125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17045270                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2862714678                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1148750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3144622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50077448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5288739375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          3489094                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          742                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4291018949                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2747607000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3244869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16224347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2433652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3244869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25147738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3244869                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2433652                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5678521                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3244869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16224347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5678521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5678521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30826259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2433652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5678521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8112173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2433652                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       836766                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3270418                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2433652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8112173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       836766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11382591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1458746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       907319                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       907319    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       907319                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2179997115                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577796000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1592156631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12979477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     32448694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1637584803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32448694                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32498206                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64946900                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1624605325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45477684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     32448694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1702531703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29203824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1570516775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    830686559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2430407158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    889094207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1512109126                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2401203334                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29203824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2459610982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2342795685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4831610492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       725659                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69714                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         795373                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       725659                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       725659                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       725659                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69714                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        795373                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29638636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17141568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              463109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1463436086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       836766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3168818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1467491182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1815733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12979477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    830686559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3244869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            848726638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1815733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     13028990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2294122645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3244869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       836766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3168818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2316217820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370753000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285083                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      463108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267837                       # Number of write requests accepted
system.mem_ctrls.readBursts                    463108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     70                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15103072300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2315190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27257819800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32617.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58867.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       744                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   432024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                463107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267837                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.903460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.984076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.544479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1002      2.03%      2.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1145      2.32%      4.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          664      1.34%      5.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          705      1.43%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1129      2.28%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          625      1.26%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          620      1.25%     11.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          807      1.63%     13.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42754     86.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     737.321656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    935.425304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           368     58.60%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.16%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.48%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     10.67%     70.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.16%     70.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.16%     70.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.16%     70.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          181     28.82%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.48%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     426.496815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.833802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.397017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            341     54.30%     54.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      2.71%     57.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      0.96%     57.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.32%     58.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.48%     58.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.16%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.64%     59.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.16%     59.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     59.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.16%     60.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      2.55%     62.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     37.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29634432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17141760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29638572                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17141568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1467.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       848.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1467.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    848.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20196836250                       # Total gap between requests
system.mem_ctrls.avgGap                      27631.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29552320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49512.777251824860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1463217437.434648990631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 836765.935555840144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3162480.108628557529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1872771.286773023661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12979477.479902377352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 830639026.447590351105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3244869.369975594338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1474345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27197625460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19028640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39691355                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24400689810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3651976165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 370681846440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2175122285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73717.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58891.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71806.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39731.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42584100.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    891595.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1414039.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2124142.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24408747.900001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17035746.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        842230387.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          372275112                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193362731.099989                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     238835187.900030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215470303.799997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1903618216.199946                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.253425                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11197147960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1092630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7910620700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2048                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18188163.452148                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    112914934.876800                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1024    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        81000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12616356875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18624679375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       226309                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           226309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       226309                       # number of overall hits
system.cpu.icache.overall_hits::total          226309                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       226538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       226538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       226538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       226538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9580750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9580750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9580750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41837.336245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41837.336245                       # average overall mshr miss latency
system.cpu.icache.replacements                     65                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       226309                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          226309                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       226538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       226538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9580750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9580750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41837.336245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41837.336245                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.130110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4234949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9107.417204                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.130110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.773692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.773692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            453305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           453305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       266583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           266583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       266583                       # number of overall hits
system.cpu.dcache.overall_hits::total          266583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1333                       # number of overall misses
system.cpu.dcache.overall_misses::total          1333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96954250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96954250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96954250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96954250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       267916                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       267916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       267916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       267916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004975                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72733.870968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72733.870968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72733.870968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72733.870968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          573                       # number of writebacks
system.cpu.dcache.writebacks::total               573                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          312                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73345500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73345500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73345500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22472250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22472250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71836.924584                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71836.924584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71836.924584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71836.924584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.965171                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.965171                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74146.545319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74146.545319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22472250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22472250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72592.867756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72592.867756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.318841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.318841                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47053625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47053625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71293.371212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71293.371212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          312                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24490500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24490500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        70375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        70375                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           499.821364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              549396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.724559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   499.821364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1072686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1072686                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31241036250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
