
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 336.395 ; gain = 100.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/ayber/Downloads/asfasfafsasf/testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ayber/Downloads/asfasfafsasf/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/ayber/Downloads/asfasfafsasf/clk_divider.v:10]
	Parameter toggle_value bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/ayber/Downloads/asfasfafsasf/clk_divider.v:10]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'ssd' [C:/Users/ayber/Downloads/asfasfafsasf/ssd.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ssd' (3#1) [C:/Users/ayber/Downloads/asfasfafsasf/ssd.v:32]
INFO: [Synth 8-6157] synthesizing module 'elevator' [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:313]
INFO: [Synth 8-6155] done synthesizing module 'elevator' (4#1) [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (5#1) [C:/Users/ayber/Downloads/asfasfafsasf/top_module.v:23]
WARNING: [Synth 8-350] instance 'top_module' of module 'top_module' requires 35 connections, but only 34 given [C:/Users/ayber/Downloads/asfasfafsasf/testbench.v:74]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (6#1) [C:/Users/ayber/Downloads/asfasfafsasf/testbench.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 426.453 ; gain = 190.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 426.453 ; gain = 190.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 426.453 ; gain = 190.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_0_p'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_1_p'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_2_p'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_3_p'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_4_p'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'direction_1'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'direction_2'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'direction_3'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_0_d'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_1_d'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_2_d'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_3_d'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'floor_4_d'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_inside_0'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_inside_1'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_inside_2'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_inside_3'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_inside_4'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_outside_0'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_outside_1'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_outside_2'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_outside_3'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_outside_4'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_busy'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_out'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ayber/Downloads/asfasfafsasf/project.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 744.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "divided_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cfloor_reg' in module 'elevator'
INFO: [Synth 8-5544] ROM "c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mycounter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mycounter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfloor" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pressed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cfloor_reg' using encoding 'sequential' in module 'elevator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 76    
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 53    
	   5 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ssd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module elevator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 76    
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'top_module/pb1/noisy_in_reg_reg' into 'top_module/pb0/noisy_in_reg_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
INFO: [Synth 8-4471] merging register 'top_module/pb1/clean_out_tmp1_reg' into 'top_module/pb0/clean_out_tmp1_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
INFO: [Synth 8-4471] merging register 'top_module/pb1/clean_out_tmp2_reg' into 'top_module/pb0/clean_out_tmp2_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
INFO: [Synth 8-4471] merging register 'top_module/pb2/noisy_in_reg_reg' into 'top_module/pb0/noisy_in_reg_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
INFO: [Synth 8-4471] merging register 'top_module/pb2/clean_out_tmp1_reg' into 'top_module/pb0/clean_out_tmp1_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
INFO: [Synth 8-4471] merging register 'top_module/pb2/clean_out_tmp2_reg' into 'top_module/pb0/clean_out_tmp2_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
INFO: [Synth 8-4471] merging register 'top_module/pb3/noisy_in_reg_reg' into 'top_module/pb0/noisy_in_reg_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
INFO: [Synth 8-4471] merging register 'top_module/pb3/clean_out_tmp1_reg' into 'top_module/pb0/clean_out_tmp1_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
INFO: [Synth 8-4471] merging register 'top_module/pb3/clean_out_tmp2_reg' into 'top_module/pb0/clean_out_tmp2_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
INFO: [Synth 8-4471] merging register 'top_module/pb4/noisy_in_reg_reg' into 'top_module/pb0/noisy_in_reg_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
INFO: [Synth 8-4471] merging register 'top_module/pb4/clean_out_tmp1_reg' into 'top_module/pb0/clean_out_tmp1_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
INFO: [Synth 8-4471] merging register 'top_module/pb4/clean_out_tmp2_reg' into 'top_module/pb0/clean_out_tmp2_reg' [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
INFO: [Synth 8-4471] merging register 'top_module/elev/floor_d2_reg' into 'top_module/elev/floor_d3_reg' [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:70]
INFO: [Synth 8-4471] merging register 'top_module/elev/floor_d1_reg' into 'top_module/elev/floor_d3_reg' [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:69]
INFO: [Synth 8-4471] merging register 'top_module/elev/floor_d0_reg' into 'top_module/elev/floor_d3_reg' [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:68]
INFO: [Synth 8-4471] merging register 'top_module/elev/floor_d4_reg' into 'top_module/elev/floor_d3_reg' [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:72]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb1/noisy_in_reg_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb1/clean_out_tmp1_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb1/clean_out_tmp2_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb2/noisy_in_reg_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb2/clean_out_tmp1_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb2/clean_out_tmp2_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb3/noisy_in_reg_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb3/clean_out_tmp1_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb3/clean_out_tmp2_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb4/noisy_in_reg_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:18]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb4/clean_out_tmp1_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:19]
WARNING: [Synth 8-6014] Unused sequential element top_module/pb4/clean_out_tmp2_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/debouncer.v:20]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/floor_d2_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:70]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/floor_d1_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:69]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/floor_d0_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:68]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/floor_d4_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:72]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/ledin_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:52]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/ledout_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:57]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/busyled_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:40]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/a_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:93]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/b_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:94]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/c_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:95]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/d_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:96]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/e_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:97]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/f_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:98]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/g_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:99]
WARNING: [Synth 8-6014] Unused sequential element top_module/elev/p_reg was removed.  [C:/Users/ayber/Downloads/asfasfafsasf/elevator.v:91]
INFO: [Synth 8-5546] ROM "top_module/divider/divided_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "top_module/seven_segment_display/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/state_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/state_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/state_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/state_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[19]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[18]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[17]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[16]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/seven_segment_display/counter_reg[0]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 744.199 ; gain = 508.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (top_module/elev/floor_d3_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb0/noisy_in_reg_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb0/clean_out_tmp1_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb0/clean_out_tmp2_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/dpressed_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/dpressed_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/dpressed_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/currentp_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/isinrange_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/divided_clk_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[24]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[23]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[22]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[21]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[20]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[19]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[18]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[17]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[16]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/divider/cnt_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb3/clean_out_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb2/clean_out_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb1/clean_out_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb0/clean_out_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/pb4/clean_out_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/mycounter_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/pressed_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/pressed_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/pressed_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/isidle_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/placec_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/placec_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/placec_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/las_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/las_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/las_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (top_module/elev/Pathway_reg) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'testbench' to reference 'top_module' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'top_module' to reference 'elevator' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |     3|
|2     |  top_module |top_module |     3|
|3     |    elev     |elevator   |     3|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 749.027 ; gain = 195.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.027 ; gain = 512.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 159 Warnings, 43 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 756.918 ; gain = 533.312
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayber/projectv4/projectv4.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 756.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 18 10:21:41 2023...
