<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM8_Lib: I2C_TypeDef Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../STM8_logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM8_Lib
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">SDCC &amp; Cosmic compiler STM8A/S software library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">I2C_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for I2C_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="../../df/dc7/struct_i2_c___type_def__coll__graph.png" border="0" usemap="#_i2_c___type_def_coll__map" alt="Collaboration graph"/></div>
<map name="_i2_c___type_def_coll__map" id="_i2_c___type_def_coll__map">
<area shape="rect" id="node2" href="../../d3/dda/unionbyte__t.html" title="byte_t" alt="" coords="26,5,84,31"/></map>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7b23ee4d243d0b9c092e9c68072cc7fc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:afc68a19203ae89feba27c3233fab77a1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a279a688ec102d116b0a8c764e5ba3e17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a279a688ec102d116b0a8c764e5ba3e17">PE</a>: 1</td></tr>
<tr class="memdesc:a279a688ec102d116b0a8c764e5ba3e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral enable.  <a href="#a279a688ec102d116b0a8c764e5ba3e17"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 5</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a50be95a0b1652adb6564b032b6dc8fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a50be95a0b1652adb6564b032b6dc8fa7">ENGC</a>: 1</td></tr>
<tr class="memdesc:a50be95a0b1652adb6564b032b6dc8fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call enable.  <a href="#a50be95a0b1652adb6564b032b6dc8fa7"></a><br/></td></tr>
<tr class="memitem:aef39de4e6d69b4128e6672e8850ba7a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aef39de4e6d69b4128e6672e8850ba7a6">NOSTRETCH</a>: 1</td></tr>
<tr class="memdesc:aef39de4e6d69b4128e6672e8850ba7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock stretching disable (Slave mode)  <a href="#aef39de4e6d69b4128e6672e8850ba7a6"></a><br/></td></tr>
<tr class="memitem:afc68a19203ae89feba27c3233fab77a1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#afc68a19203ae89feba27c3233fab77a1">reg</a></td></tr>
<tr class="memdesc:afc68a19203ae89feba27c3233fab77a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#afc68a19203ae89feba27c3233fab77a1"></a><br/></td></tr>
<tr class="memitem:a7b23ee4d243d0b9c092e9c68072cc7fc"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a7b23ee4d243d0b9c092e9c68072cc7fc">CR1</a></td></tr>
<tr class="memitem:ac4bdc4cfe8536f0fe2f0c93fb3e56bca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a52280e2fb21884457d5cae61498eb7a0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acd48c87f8808fb311a0f7e2c6159bc59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#acd48c87f8808fb311a0f7e2c6159bc59">START</a>: 1</td></tr>
<tr class="memdesc:acd48c87f8808fb311a0f7e2c6159bc59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start generation.  <a href="#acd48c87f8808fb311a0f7e2c6159bc59"></a><br/></td></tr>
<tr class="memitem:aa328a90a4697c4eedde37d25cdf30bd3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aa328a90a4697c4eedde37d25cdf30bd3">STOP</a>: 1</td></tr>
<tr class="memdesc:aa328a90a4697c4eedde37d25cdf30bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop generation.  <a href="#aa328a90a4697c4eedde37d25cdf30bd3"></a><br/></td></tr>
<tr class="memitem:aa1722bf8ca2cb43f040852d976e2fa2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aa1722bf8ca2cb43f040852d976e2fa2d">ACK</a>: 1</td></tr>
<tr class="memdesc:aa1722bf8ca2cb43f040852d976e2fa2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge enable.  <a href="#aa1722bf8ca2cb43f040852d976e2fa2d"></a><br/></td></tr>
<tr class="memitem:aeff5ebc492da379daa30c353de54dd38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aeff5ebc492da379daa30c353de54dd38">POS</a>: 1</td></tr>
<tr class="memdesc:aeff5ebc492da379daa30c353de54dd38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge position (for data reception)  <a href="#aeff5ebc492da379daa30c353de54dd38"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 3</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a9334d5ac0548802c90a8129c52c8e490"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a9334d5ac0548802c90a8129c52c8e490">SWRST</a>: 1</td></tr>
<tr class="memdesc:a9334d5ac0548802c90a8129c52c8e490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#a9334d5ac0548802c90a8129c52c8e490"></a><br/></td></tr>
<tr class="memitem:a52280e2fb21884457d5cae61498eb7a0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a52280e2fb21884457d5cae61498eb7a0">reg</a></td></tr>
<tr class="memdesc:a52280e2fb21884457d5cae61498eb7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a52280e2fb21884457d5cae61498eb7a0"></a><br/></td></tr>
<tr class="memitem:ac4bdc4cfe8536f0fe2f0c93fb3e56bca"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac4bdc4cfe8536f0fe2f0c93fb3e56bca">CR2</a></td></tr>
<tr class="memitem:aa1dfb7a8f2e9d1a2062c1d20150c36d7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:ac4ca5e6f83d323f265feb1b0077eec05"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a16648897e0c80dcc62d2429a6bf1e2e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a16648897e0c80dcc62d2429a6bf1e2e2">FREQ</a>: 6</td></tr>
<tr class="memdesc:a16648897e0c80dcc62d2429a6bf1e2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock frequency.  <a href="#a16648897e0c80dcc62d2429a6bf1e2e2"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:ac4ca5e6f83d323f265feb1b0077eec05"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac4ca5e6f83d323f265feb1b0077eec05">reg</a></td></tr>
<tr class="memdesc:ac4ca5e6f83d323f265feb1b0077eec05"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#ac4ca5e6f83d323f265feb1b0077eec05"></a><br/></td></tr>
<tr class="memitem:aa1dfb7a8f2e9d1a2062c1d20150c36d7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aa1dfb7a8f2e9d1a2062c1d20150c36d7">FREQR</a></td></tr>
<tr class="memitem:abc8f76e3bd65dd031206ea6a542c6a68"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:ae7da78e404c14a951bc8711a253dcac9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2c8ce237aab0defa8b349fd265c3a141"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a2c8ce237aab0defa8b349fd265c3a141">ADD0</a>: 1</td></tr>
<tr class="memdesc:a2c8ce237aab0defa8b349fd265c3a141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [10] (in 10-bit address mode)  <a href="#a2c8ce237aab0defa8b349fd265c3a141"></a><br/></td></tr>
<tr class="memitem:a86aaadd8d2f42056197fdd6dfa855cf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a86aaadd8d2f42056197fdd6dfa855cf3">ADD</a>: 7</td></tr>
<tr class="memdesc:a86aaadd8d2f42056197fdd6dfa855cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [7:1].  <a href="#a86aaadd8d2f42056197fdd6dfa855cf3"></a><br/></td></tr>
<tr class="memitem:ae7da78e404c14a951bc8711a253dcac9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ae7da78e404c14a951bc8711a253dcac9">reg</a></td></tr>
<tr class="memdesc:ae7da78e404c14a951bc8711a253dcac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#ae7da78e404c14a951bc8711a253dcac9"></a><br/></td></tr>
<tr class="memitem:abc8f76e3bd65dd031206ea6a542c6a68"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#abc8f76e3bd65dd031206ea6a542c6a68">OARL</a></td></tr>
<tr class="memitem:a30d5006cc3ea85053af5b30733799e9e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a9edf72878a7c754db13e2ef2711d4e5d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a86aaadd8d2f42056197fdd6dfa855cf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a86aaadd8d2f42056197fdd6dfa855cf3">ADD</a>: 2</td></tr>
<tr class="memdesc:a86aaadd8d2f42056197fdd6dfa855cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface address [9:8] (in 10-bit address mode)  <a href="#a86aaadd8d2f42056197fdd6dfa855cf3"></a><br/></td></tr>
<tr class="memitem:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 3</td></tr>
<tr class="memdesc:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ac1cfe56aaf6ec50a16af32c4812ade73"></a><br/></td></tr>
<tr class="memitem:a411e2bcc5945130ea55e5b244142b4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a411e2bcc5945130ea55e5b244142b4b0">ADDCONF</a>: 1</td></tr>
<tr class="memdesc:a411e2bcc5945130ea55e5b244142b4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address mode configuration (must always be written as ‘1’)  <a href="#a411e2bcc5945130ea55e5b244142b4b0"></a><br/></td></tr>
<tr class="memitem:a0c865d9ba72c13dc7c5c7339c7065796"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a0c865d9ba72c13dc7c5c7339c7065796">ADDMODE</a>: 1</td></tr>
<tr class="memdesc:a0c865d9ba72c13dc7c5c7339c7065796"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-/10-bit addressing mode (Slave mode)  <a href="#a0c865d9ba72c13dc7c5c7339c7065796"></a><br/></td></tr>
<tr class="memitem:a9edf72878a7c754db13e2ef2711d4e5d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a9edf72878a7c754db13e2ef2711d4e5d">reg</a></td></tr>
<tr class="memdesc:a9edf72878a7c754db13e2ef2711d4e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a9edf72878a7c754db13e2ef2711d4e5d"></a><br/></td></tr>
<tr class="memitem:a30d5006cc3ea85053af5b30733799e9e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a30d5006cc3ea85053af5b30733799e9e">OARH</a></td></tr>
<tr class="memitem:a33dee0f46f42023db4bdcc57e9270ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/dda/unionbyte__t.html">byte_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a33dee0f46f42023db4bdcc57e9270ec2">DR</a></td></tr>
<tr class="memitem:a0478c46eb9190afcd6b7d6e05bd2faf1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:ae7190780db3166e88a06cd3f0c1fdcdd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af6e25191020f32790ed358bdb7152678"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#af6e25191020f32790ed358bdb7152678">SB</a>: 1</td></tr>
<tr class="memdesc:af6e25191020f32790ed358bdb7152678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start bit (Mastermode)  <a href="#af6e25191020f32790ed358bdb7152678"></a><br/></td></tr>
<tr class="memitem:a0fd6ec93b02d527aefd5261b50b1996c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a0fd6ec93b02d527aefd5261b50b1996c">ADDR</a>: 1</td></tr>
<tr class="memdesc:a0fd6ec93b02d527aefd5261b50b1996c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address sent (master mode) / matched (slave mode)  <a href="#a0fd6ec93b02d527aefd5261b50b1996c"></a><br/></td></tr>
<tr class="memitem:ac3cae7b2e82184a8c20451625c950a4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac3cae7b2e82184a8c20451625c950a4f">BTF</a>: 1</td></tr>
<tr class="memdesc:ac3cae7b2e82184a8c20451625c950a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte transfer finished.  <a href="#ac3cae7b2e82184a8c20451625c950a4f"></a><br/></td></tr>
<tr class="memitem:a67bf3fb3cdec057a686bbe1c6bc0f201"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a67bf3fb3cdec057a686bbe1c6bc0f201">ADD10</a>: 1</td></tr>
<tr class="memdesc:a67bf3fb3cdec057a686bbe1c6bc0f201"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit header sent (Master mode)  <a href="#a67bf3fb3cdec057a686bbe1c6bc0f201"></a><br/></td></tr>
<tr class="memitem:a24f3abf6970769e5f646258667847bf9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a24f3abf6970769e5f646258667847bf9">STOPF</a>: 1</td></tr>
<tr class="memdesc:a24f3abf6970769e5f646258667847bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop detection (Slave mode)  <a href="#a24f3abf6970769e5f646258667847bf9"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a67220c3dcfdbaa569c2304f7c09e17bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a67220c3dcfdbaa569c2304f7c09e17bc">RXNE</a>: 1</td></tr>
<tr class="memdesc:a67220c3dcfdbaa569c2304f7c09e17bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register not empty (receivers)  <a href="#a67220c3dcfdbaa569c2304f7c09e17bc"></a><br/></td></tr>
<tr class="memitem:a470f6cd822a644030ab1bfa54b373042"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a470f6cd822a644030ab1bfa54b373042">TXE</a>: 1</td></tr>
<tr class="memdesc:a470f6cd822a644030ab1bfa54b373042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data register empty (transmitters)  <a href="#a470f6cd822a644030ab1bfa54b373042"></a><br/></td></tr>
<tr class="memitem:ae7190780db3166e88a06cd3f0c1fdcdd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ae7190780db3166e88a06cd3f0c1fdcdd">reg</a></td></tr>
<tr class="memdesc:ae7190780db3166e88a06cd3f0c1fdcdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#ae7190780db3166e88a06cd3f0c1fdcdd"></a><br/></td></tr>
<tr class="memitem:a0478c46eb9190afcd6b7d6e05bd2faf1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a0478c46eb9190afcd6b7d6e05bd2faf1">SR1</a></td></tr>
<tr class="memitem:aa154e54e176e05bea235d4f174731322"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a40d67fbee01b7d08feb48553654da123"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeab82c88ce67ca69cc642d276ca635a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aeab82c88ce67ca69cc642d276ca635a8">BERR</a>: 1</td></tr>
<tr class="memdesc:aeab82c88ce67ca69cc642d276ca635a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus error.  <a href="#aeab82c88ce67ca69cc642d276ca635a8"></a><br/></td></tr>
<tr class="memitem:ae2b4b0a592b8d716488f685f830d77e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ae2b4b0a592b8d716488f685f830d77e2">ARLO</a>: 1</td></tr>
<tr class="memdesc:ae2b4b0a592b8d716488f685f830d77e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost (master mode)  <a href="#ae2b4b0a592b8d716488f685f830d77e2"></a><br/></td></tr>
<tr class="memitem:a15bd08ab628f3652ecbfa9f5e8505479"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a15bd08ab628f3652ecbfa9f5e8505479">AF</a>: 1</td></tr>
<tr class="memdesc:a15bd08ab628f3652ecbfa9f5e8505479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge failure.  <a href="#a15bd08ab628f3652ecbfa9f5e8505479"></a><br/></td></tr>
<tr class="memitem:a928ec11ec310c1ec528e4ae7fd31db73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a928ec11ec310c1ec528e4ae7fd31db73">OVR</a>: 1</td></tr>
<tr class="memdesc:a928ec11ec310c1ec528e4ae7fd31db73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun/underrun.  <a href="#a928ec11ec310c1ec528e4ae7fd31db73"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a829c765deac8bb48a5f041e9acc401aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a829c765deac8bb48a5f041e9acc401aa">WUFH</a>: 1</td></tr>
<tr class="memdesc:a829c765deac8bb48a5f041e9acc401aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Halt.  <a href="#a829c765deac8bb48a5f041e9acc401aa"></a><br/></td></tr>
<tr class="memitem:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 2</td></tr>
<tr class="memdesc:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ac1cfe56aaf6ec50a16af32c4812ade73"></a><br/></td></tr>
<tr class="memitem:a40d67fbee01b7d08feb48553654da123"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a40d67fbee01b7d08feb48553654da123">reg</a></td></tr>
<tr class="memdesc:a40d67fbee01b7d08feb48553654da123"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a40d67fbee01b7d08feb48553654da123"></a><br/></td></tr>
<tr class="memitem:aa154e54e176e05bea235d4f174731322"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aa154e54e176e05bea235d4f174731322">SR2</a></td></tr>
<tr class="memitem:ab52f920609c1e506ff7e13e0af8ca86a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a9bf9a9bdf71b9b63bf7804fff3e3507f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a97d52fbf56eeebdfbf236c3b52da334b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a97d52fbf56eeebdfbf236c3b52da334b">MSL</a>: 1</td></tr>
<tr class="memdesc:a97d52fbf56eeebdfbf236c3b52da334b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/Slave.  <a href="#a97d52fbf56eeebdfbf236c3b52da334b"></a><br/></td></tr>
<tr class="memitem:aaa250e13ec84e1063e9c18998da904e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aaa250e13ec84e1063e9c18998da904e5">BUSY</a>: 1</td></tr>
<tr class="memdesc:aaa250e13ec84e1063e9c18998da904e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus busy.  <a href="#aaa250e13ec84e1063e9c18998da904e5"></a><br/></td></tr>
<tr class="memitem:a05fb2cb790bcbc6c2774a9012c87ed86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a05fb2cb790bcbc6c2774a9012c87ed86">TRA</a>: 1</td></tr>
<tr class="memdesc:a05fb2cb790bcbc6c2774a9012c87ed86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter/Receiver.  <a href="#a05fb2cb790bcbc6c2774a9012c87ed86"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a8ebf264583c4637103746c7da880a341"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a8ebf264583c4637103746c7da880a341">GENCALL</a>: 1</td></tr>
<tr class="memdesc:a8ebf264583c4637103746c7da880a341"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call header (Slavemode)  <a href="#a8ebf264583c4637103746c7da880a341"></a><br/></td></tr>
<tr class="memitem:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ac1cfe56aaf6ec50a16af32c4812ade73">res2</a>: 3</td></tr>
<tr class="memdesc:ac1cfe56aaf6ec50a16af32c4812ade73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ac1cfe56aaf6ec50a16af32c4812ade73"></a><br/></td></tr>
<tr class="memitem:a9bf9a9bdf71b9b63bf7804fff3e3507f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a9bf9a9bdf71b9b63bf7804fff3e3507f">reg</a></td></tr>
<tr class="memdesc:a9bf9a9bdf71b9b63bf7804fff3e3507f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a9bf9a9bdf71b9b63bf7804fff3e3507f"></a><br/></td></tr>
<tr class="memitem:ab52f920609c1e506ff7e13e0af8ca86a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ab52f920609c1e506ff7e13e0af8ca86a">SR3</a></td></tr>
<tr class="memitem:a3c3cc4dc2184e2a372559254532b5bfe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:af6e04208bf20c1b1c15d4120225e2e9d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad3cb9766ca1fa77fd0a0b7637d4bf623"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#ad3cb9766ca1fa77fd0a0b7637d4bf623">ITERREN</a>: 1</td></tr>
<tr class="memdesc:ad3cb9766ca1fa77fd0a0b7637d4bf623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#ad3cb9766ca1fa77fd0a0b7637d4bf623"></a><br/></td></tr>
<tr class="memitem:a668524d2976759f97462166a84605ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a668524d2976759f97462166a84605ce9">ITEVTEN</a>: 1</td></tr>
<tr class="memdesc:a668524d2976759f97462166a84605ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Event interrupt enable.  <a href="#a668524d2976759f97462166a84605ce9"></a><br/></td></tr>
<tr class="memitem:a24ff9209ab6bffb11d021536de1b37d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a24ff9209ab6bffb11d021536de1b37d7">ITBUFEN</a>: 1</td></tr>
<tr class="memdesc:a24ff9209ab6bffb11d021536de1b37d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer interrupt enable.  <a href="#a24ff9209ab6bffb11d021536de1b37d7"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 5</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:af6e04208bf20c1b1c15d4120225e2e9d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#af6e04208bf20c1b1c15d4120225e2e9d">reg</a></td></tr>
<tr class="memdesc:af6e04208bf20c1b1c15d4120225e2e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#af6e04208bf20c1b1c15d4120225e2e9d"></a><br/></td></tr>
<tr class="memitem:a3c3cc4dc2184e2a372559254532b5bfe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a3c3cc4dc2184e2a372559254532b5bfe">ITR</a></td></tr>
<tr class="memitem:a7a3d624a154e60e8037b421793a133b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a2c56907ed000bcaf9abdf61e36fb8bb1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a25b6f1e102fdb69a147c5d9574efc076"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a25b6f1e102fdb69a147c5d9574efc076">CCR</a>: 8</td></tr>
<tr class="memdesc:a25b6f1e102fdb69a147c5d9574efc076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register (Master mode)  <a href="#a25b6f1e102fdb69a147c5d9574efc076"></a><br/></td></tr>
<tr class="memitem:a2c56907ed000bcaf9abdf61e36fb8bb1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a2c56907ed000bcaf9abdf61e36fb8bb1">reg</a></td></tr>
<tr class="memdesc:a2c56907ed000bcaf9abdf61e36fb8bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a2c56907ed000bcaf9abdf61e36fb8bb1"></a><br/></td></tr>
<tr class="memitem:a7a3d624a154e60e8037b421793a133b3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a7a3d624a154e60e8037b421793a133b3">CCRL</a></td></tr>
<tr class="memitem:acb2a67eaf7a297dd0ff4516d239b218c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:aec5f793b26ae09ab5850bc7ba9b96cd7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a25b6f1e102fdb69a147c5d9574efc076"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a25b6f1e102fdb69a147c5d9574efc076">CCR</a>: 4</td></tr>
<tr class="memdesc:a25b6f1e102fdb69a147c5d9574efc076"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register in Fast/Standard mode (Master mode)  <a href="#a25b6f1e102fdb69a147c5d9574efc076"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a949e3a4e5bb345ff6cb986bfbb85a29d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a949e3a4e5bb345ff6cb986bfbb85a29d">DUTY</a>: 1</td></tr>
<tr class="memdesc:a949e3a4e5bb345ff6cb986bfbb85a29d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast mode duty cycle.  <a href="#a949e3a4e5bb345ff6cb986bfbb85a29d"></a><br/></td></tr>
<tr class="memitem:a768311f6078651a130ba416f731a544f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a768311f6078651a130ba416f731a544f">FS</a>: 1</td></tr>
<tr class="memdesc:a768311f6078651a130ba416f731a544f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C master mode selection.  <a href="#a768311f6078651a130ba416f731a544f"></a><br/></td></tr>
<tr class="memitem:aec5f793b26ae09ab5850bc7ba9b96cd7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#aec5f793b26ae09ab5850bc7ba9b96cd7">reg</a></td></tr>
<tr class="memdesc:aec5f793b26ae09ab5850bc7ba9b96cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#aec5f793b26ae09ab5850bc7ba9b96cd7"></a><br/></td></tr>
<tr class="memitem:acb2a67eaf7a297dd0ff4516d239b218c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#acb2a67eaf7a297dd0ff4516d239b218c">CCRH</a></td></tr>
<tr class="memitem:a640c4034668327d2a9c007b571024aff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a9b568d1ef68cac8ba3a666f6fa1376bc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afada1cbb19d9e535ee83c157c38dbfc9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#afada1cbb19d9e535ee83c157c38dbfc9">TRISE</a>: 6</td></tr>
<tr class="memdesc:afada1cbb19d9e535ee83c157c38dbfc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum rise time in Fast/Standard mode (Master mode)  <a href="#afada1cbb19d9e535ee83c157c38dbfc9"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 2</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a9b568d1ef68cac8ba3a666f6fa1376bc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a9b568d1ef68cac8ba3a666f6fa1376bc">reg</a></td></tr>
<tr class="memdesc:a9b568d1ef68cac8ba3a666f6fa1376bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a9b568d1ef68cac8ba3a666f6fa1376bc"></a><br/></td></tr>
<tr class="memitem:a640c4034668327d2a9c007b571024aff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d6b/struct_i2_c___type_def.html#a640c4034668327d2a9c007b571024aff">TRISER</a></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>struct containing I2C registers </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01353">1353</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>
</div><h2>Field Documentation</h2>
<a class="anchor" id="aa1722bf8ca2cb43f040852d976e2fa2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ACK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01382">1382</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86aaadd8d2f42056197fdd6dfa855cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface address [7:1]. </p>
<p>Interface address [9:8] (in 10-bit address mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01415">1415</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c8ce237aab0defa8b349fd265c3a141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADD0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface address [10] (in 10-bit address mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01414">1414</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67bf3fb3cdec057a686bbe1c6bc0f201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADD10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit header sent (Master mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01458">1458</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a411e2bcc5945130ea55e5b244142b4b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADDCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address mode configuration (must always be written as ‘1’) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01432">1432</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c865d9ba72c13dc7c5c7339c7065796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADDMODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7-/10-bit addressing mode (Slave mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01433">1433</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fd6ec93b02d527aefd5261b50b1996c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address sent (master mode) / matched (slave mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01456">1456</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15bd08ab628f3652ecbfa9f5e8505479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> AF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge failure. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01478">1478</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2b4b0a592b8d716488f685f830d77e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ARLO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Arbitration lost (master mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01477">1477</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeab82c88ce67ca69cc642d276ca635a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus error. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01476">1476</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3cae7b2e82184a8c20451625c950a4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BTF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Byte transfer finished. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01457">1457</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa250e13ec84e1063e9c18998da904e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bus busy. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01497">1497</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96f44d20f1dbf1c8785a7bc99a46164c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> byte</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bytewise access to register </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01359">1359</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25b6f1e102fdb69a147c5d9574efc076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control register (Master mode) </p>
<p>Clock control register in Fast/Standard mode (Master mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01532">1532</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb2a67eaf7a297dd0ff4516d239b218c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Clock control register high (I2C_CCRH) </p>

</div>
</div>
<a class="anchor" id="a7a3d624a154e60e8037b421793a133b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Clock control register low (I2C_CCRL) </p>

</div>
</div>
<a class="anchor" id="a7b23ee4d243d0b9c092e9c68072cc7fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 1 (I2C_CR1) </p>

</div>
</div>
<a class="anchor" id="ac4bdc4cfe8536f0fe2f0c93fb3e56bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Control register 2 (I2C_CR2) </p>

</div>
</div>
<a class="anchor" id="a33dee0f46f42023db4bdcc57e9270ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/dda/unionbyte__t.html">byte_t</a> DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C data register (I2C_DR) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01444">1444</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a949e3a4e5bb345ff6cb986bfbb85a29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DUTY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast mode duty cycle. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01548">1548</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50be95a0b1652adb6564b032b6dc8fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ENGC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General call enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01365">1365</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16648897e0c80dcc62d2429a6bf1e2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock frequency. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01399">1399</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1dfb7a8f2e9d1a2062c1d20150c36d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   FREQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Frequency register (I2C_FREQR) </p>

</div>
</div>
<a class="anchor" id="a768311f6078651a130ba416f731a544f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C master mode selection. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01549">1549</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ebf264583c4637103746c7da880a341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GENCALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General call header (Slavemode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01500">1500</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24ff9209ab6bffb11d021536de1b37d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ITBUFEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01517">1517</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3cb9766ca1fa77fd0a0b7637d4bf623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ITERREN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01515">1515</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a668524d2976759f97462166a84605ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ITEVTEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Event interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01516">1516</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c3cc4dc2184e2a372559254532b5bfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   ITR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Interrupt register (I2C_ITR) </p>

</div>
</div>
<a class="anchor" id="a97d52fbf56eeebdfbf236c3b52da334b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/Slave. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01496">1496</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef39de4e6d69b4128e6672e8850ba7a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> NOSTRETCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock stretching disable (Slave mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01366">1366</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a30d5006cc3ea85053af5b30733799e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   OARH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C own address high (I2C_OARH) </p>

</div>
</div>
<a class="anchor" id="abc8f76e3bd65dd031206ea6a542c6a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   OARL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Own address register LSB (I2C_OARL) </p>

</div>
</div>
<a class="anchor" id="a928ec11ec310c1ec528e4ae7fd31db73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun/underrun. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01479">1479</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a279a688ec102d116b0a8c764e5ba3e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01363">1363</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeff5ebc492da379daa30c353de54dd38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> POS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge position (for data reception) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01383">1383</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc68a19203ae89feba27c3233fab77a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a52280e2fb21884457d5cae61498eb7a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ac4ca5e6f83d323f265feb1b0077eec05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ae7da78e404c14a951bc8711a253dcac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a9edf72878a7c754db13e2ef2711d4e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ae7190780db3166e88a06cd3f0c1fdcdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a40d67fbee01b7d08feb48553654da123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a9bf9a9bdf71b9b63bf7804fff3e3507f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="af6e04208bf20c1b1c15d4120225e2e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a2c56907ed000bcaf9abdf61e36fb8bb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="aec5f793b26ae09ab5850bc7ba9b96cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a9b568d1ef68cac8ba3a666f6fa1376bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a29850f3918435f089b2e206b9da59936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>
<p>Reserved register (1B) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01364">1364</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1cfe56aaf6ec50a16af32c4812ade73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>
<p>Reserved register (1B). Was I2C packet error checking (undocumented in STM8 UM rev 9) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01431">1431</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67220c3dcfdbaa569c2304f7c09e17bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data register not empty (receivers) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01461">1461</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6e25191020f32790ed358bdb7152678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start bit (Mastermode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01455">1455</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0478c46eb9190afcd6b7d6e05bd2faf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 1 (I2C_SR1) </p>

</div>
</div>
<a class="anchor" id="aa154e54e176e05bea235d4f174731322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 2 (I2C_SR2) </p>

</div>
</div>
<a class="anchor" id="ab52f920609c1e506ff7e13e0af8ca86a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Status register 3 (I2C_SR3) </p>

</div>
</div>
<a class="anchor" id="acd48c87f8808fb311a0f7e2c6159bc59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> START</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start generation. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01380">1380</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa328a90a4697c4eedde37d25cdf30bd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> STOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop generation. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01381">1381</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24f3abf6970769e5f646258667847bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> STOPF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop detection (Slave mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01459">1459</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9334d5ac0548802c90a8129c52c8e490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SWRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software reset. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01385">1385</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05fb2cb790bcbc6c2774a9012c87ed86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TRA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter/Receiver. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01498">1498</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="afada1cbb19d9e535ee83c157c38dbfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TRISE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum rise time in Fast/Standard mode (Master mode) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01563">1563</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a640c4034668327d2a9c007b571024aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   TRISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C TRISE register (I2C_TRISER) </p>

</div>
</div>
<a class="anchor" id="a470f6cd822a644030ab1bfa54b373042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data register empty (transmitters) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01462">1462</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a829c765deac8bb48a5f041e9acc401aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WUFH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Halt. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01481">1481</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 20 2015 21:51:27 for STM8_Lib by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.1.2
</small></address>
</body>
</html>
