--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml sys_tim011_anvyl.twx sys_tim011_anvyl.ncd -o
sys_tim011_anvyl.twr sys_tim011_anvyl.pcf -ucf Anvyl_Master.ucf

Design file:              sys_tim011_anvyl.ncd
Physical constraint file: sys_tim011_anvyl.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 818 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.337ns.
--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X50Y34.D4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_11 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.456 - 0.512)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_11 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y62.DQ      Tcko                  0.447   prescale_power<11>
                                                       prescale_power_11
    SLICE_X31Y62.D3      net (fanout=2)        0.922   prescale_power<11>
    SLICE_X31Y62.D       Tilo                  0.259   prescale_power<10>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>2
    SLICE_X31Y61.A5      net (fanout=1)        0.348   GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X31Y61.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X50Y34.D4      net (fanout=10)       2.798   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X50Y34.CLK     Tas                   0.213   hexdata<1>
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.178ns logic, 4.068ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_5 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.456 - 0.511)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_5 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.BQ      Tcko                  0.447   prescale_power<5>
                                                       prescale_power_5
    SLICE_X31Y61.D5      net (fanout=2)        0.816   prescale_power<5>
    SLICE_X31Y61.D       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X31Y61.A3      net (fanout=1)        0.291   GND_4_o_prescale_power[15]_equal_4_o<15>
    SLICE_X31Y61.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X50Y34.D4      net (fanout=10)       2.798   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X50Y34.CLK     Tas                   0.213   hexdata<1>
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (1.178ns logic, 3.905ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_10 (FF)
  Destination:          freq4096 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.992ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.456 - 0.512)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_power_10 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y62.CQ      Tcko                  0.391   prescale_power<10>
                                                       prescale_power_10
    SLICE_X31Y62.D6      net (fanout=2)        0.724   prescale_power<10>
    SLICE_X31Y62.D       Tilo                  0.259   prescale_power<10>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>2
    SLICE_X31Y61.A5      net (fanout=1)        0.348   GND_4_o_prescale_power[15]_equal_4_o<15>1
    SLICE_X31Y61.A       Tilo                  0.259   prescale_power<2>
                                                       GND_4_o_prescale_power[15]_equal_4_o<15>3
    SLICE_X50Y34.D4      net (fanout=10)       2.798   GND_4_o_prescale_power[15]_equal_4_o
    SLICE_X50Y34.CLK     Tas                   0.213   hexdata<1>
                                                       freq4096_rstpot
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      4.992ns (1.122ns logic, 3.870ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_13 (SLICE_X26Y57.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_4 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_4 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.447   prescale_baud<6>
                                                       prescale_baud_4
    SLICE_X27Y55.D2      net (fanout=2)        1.032   prescale_baud<4>
    SLICE_X27Y55.D       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A3      net (fanout=1)        0.291   GND_4_o_prescale_baud[15]_equal_1_o<15>
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.407ns logic, 1.994ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_11 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_11 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.DQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_11
    SLICE_X27Y56.A6      net (fanout=2)        0.799   prescale_baud<11>
    SLICE_X27Y56.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y55.A4      net (fanout=1)        0.461   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.407ns logic, 1.931ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_10 (FF)
  Destination:          prescale_baud_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_10 to prescale_baud_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.CQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_10
    SLICE_X27Y56.A1      net (fanout=2)        0.609   prescale_baud<10>
    SLICE_X27Y56.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y55.A4      net (fanout=1)        0.461   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.442   prescale_baud<15>
                                                       prescale_baud_13
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.407ns logic, 1.741ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_15 (SLICE_X26Y57.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_4 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.235 - 0.247)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_4 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.447   prescale_baud<6>
                                                       prescale_baud_4
    SLICE_X27Y55.D2      net (fanout=2)        1.032   prescale_baud<4>
    SLICE_X27Y55.D       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A3      net (fanout=1)        0.291   GND_4_o_prescale_baud[15]_equal_1_o<15>
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.404ns logic, 1.994ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_11 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_11 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.DQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_11
    SLICE_X27Y56.A6      net (fanout=2)        0.799   prescale_baud<11>
    SLICE_X27Y56.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y55.A4      net (fanout=1)        0.461   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (1.404ns logic, 1.931ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_10 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.145 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prescale_baud_10 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.CQ      Tcko                  0.447   prescale_baud<11>
                                                       prescale_baud_10
    SLICE_X27Y56.A1      net (fanout=2)        0.609   prescale_baud<10>
    SLICE_X27Y56.A       Tilo                  0.259   GND_4_o_prescale_baud[15]_equal_1_o<15>1
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>2
    SLICE_X27Y55.A4      net (fanout=1)        0.461   GND_4_o_prescale_baud[15]_equal_1_o<15>1
    SLICE_X27Y55.A       Tilo                  0.259   prescale_baud<7>
                                                       GND_4_o_prescale_baud[15]_equal_1_o<15>3
    SLICE_X26Y57.SR      net (fanout=6)        0.671   GND_4_o_prescale_baud[15]_equal_1_o
    SLICE_X26Y57.CLK     Tsrck                 0.439   prescale_baud<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.404ns logic, 1.741ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point prescale_baud_15 (SLICE_X26Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescale_baud_15 (FF)
  Destination:          prescale_baud_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: prescale_baud_15 to prescale_baud_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.DQ      Tcko                  0.234   prescale_baud<15>
                                                       prescale_baud_15
    SLICE_X26Y57.D6      net (fanout=2)        0.026   prescale_baud<15>
    SLICE_X26Y57.CLK     Tah         (-Th)    -0.264   prescale_baud<15>
                                                       Mcount_prescale_baud_lut<15>_INV_0
                                                       Mcount_prescale_baud_xor<15>
                                                       prescale_baud_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point prescale_power_15 (SLICE_X30Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescale_power_15 (FF)
  Destination:          prescale_power_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: prescale_power_15 to prescale_power_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.DQ      Tcko                  0.234   prescale_power<15>
                                                       prescale_power_15
    SLICE_X30Y63.D6      net (fanout=2)        0.026   prescale_power<15>
    SLICE_X30Y63.CLK     Tah         (-Th)    -0.264   prescale_power<15>
                                                       Mcount_prescale_power_lut<15>_INV_0
                                                       Mcount_prescale_power_xor<15>
                                                       prescale_power_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_9 (SLICE_X26Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               prescale_baud_9 (FF)
  Destination:          prescale_baud_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: prescale_baud_9 to prescale_baud_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.BQ      Tcko                  0.234   prescale_baud<11>
                                                       prescale_baud_9
    SLICE_X26Y56.B5      net (fanout=2)        0.064   prescale_baud<9>
    SLICE_X26Y56.CLK     Tah         (-Th)    -0.237   prescale_baud<11>
                                                       Mcount_prescale_baud_lut<9>_INV_0
                                                       Mcount_prescale_baud_cy<11>
                                                       prescale_baud_9
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.471ns logic, 0.064ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hexdata<1>/CLK
  Logical resource: freq4096/CK
  Location pin: SLICE_X50Y34.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: prescale_baud<3>/CLK
  Logical resource: prescale_baud_0/CK
  Location pin: SLICE_X26Y54.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.337|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 818 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   5.337ns{1}   (Maximum frequency: 187.371MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 20 01:04:49 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



