module dual_port_ram(
input clk,
input [31:0]data_in_a,data_in_b,
input  we_a,we_b,
input [4:0]addr_a,addr_b,
output reg [31:0]data_out_a,data_out_b    );
parameter depth=32;
reg [31:0]ram[depth-1:0];
always @(posedge clk) begin
if(we_a) begin
ram[addr_a]<=data_in_a;
end
data_out_a<=ram[addr_a];
end
always @(posedge clk) begin
if(we_b) begin
ram[addr_b]<=data_in_b;
end
data_out_b<=ram[addr_b];
end
endmodule
