OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project4/runs/RUN_2025.05.31_14.40.26/tmp/routing/24-fill.odb'…
Reading design constraints file at '/nix/store/xpc7xd67rslanlqh566s6jph53bn830w-openlane1-1.1.1/bin/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   TopModule
Die area:                 ( 0 0 ) ( 456785 467505 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     32347
Number of terminals:      213
Number of snets:          2
Number of nets:           7661

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 282.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 332876.
[INFO DRT-0033] mcon shape region query size = 94344.
[INFO DRT-0033] met1 shape region query size = 80870.
[INFO DRT-0033] via shape region query size = 14760.
[INFO DRT-0033] met2 shape region query size = 8856.
[INFO DRT-0033] via2 shape region query size = 11808.
[INFO DRT-0033] met3 shape region query size = 9067.
[INFO DRT-0033] via3 shape region query size = 11808.
[INFO DRT-0033] met4 shape region query size = 3672.
[INFO DRT-0033] via4 shape region query size = 648.
[INFO DRT-0033] met5 shape region query size = 720.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 940 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 264 unique inst patterns.
[INFO DRT-0084]   Complete 9357 groups.
#scanned instances     = 32347
#unique  instances     = 282
#stdCellGenAp          = 7036
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 5605
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 24449
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:44, memory = 216.55 (MB), peak = 219.82 (MB)

Number of guides:     81576

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 66 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 67 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 25422.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 21080.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 12836.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2978.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 975.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 73.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 39233 vertical wires in 2 frboxes and 24131 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6657 vertical wires in 2 frboxes and 9696 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 353.18 (MB), peak = 353.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 353.18 (MB), peak = 353.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 399.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:08, memory = 547.83 (MB).
    Completing 30% with 2115 violations.
    elapsed time = 00:01:35, memory = 616.83 (MB).
    Completing 40% with 2115 violations.
    elapsed time = 00:02:29, memory = 652.04 (MB).
    Completing 50% with 2115 violations.
    elapsed time = 00:03:15, memory = 605.23 (MB).
    Completing 60% with 4165 violations.
    elapsed time = 00:03:44, memory = 635.86 (MB).
    Completing 70% with 4165 violations.
    elapsed time = 00:04:37, memory = 651.61 (MB).
    Completing 80% with 5950 violations.
    elapsed time = 00:05:05, memory = 637.35 (MB).
    Completing 90% with 5950 violations.
    elapsed time = 00:06:01, memory = 691.10 (MB).
    Completing 100% with 7865 violations.
    elapsed time = 00:06:22, memory = 651.44 (MB).
[INFO DRT-0199]   Number of violations = 12298.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      4      0      0      0      0      0      0
Metal Spacing       37      0    772      0    656    280      7     13
Min Hole             0      0      1      0      1      0      0      0
NS Metal             1      0      0      0      0      0      0      0
Recheck              5      0   2410      0   1510    420     75     13
Short                0      1   4587      1   1282    215      3      4
[INFO DRT-0267] cpu time = 00:12:28, elapsed time = 00:06:23, memory = 848.44 (MB), peak = 848.44 (MB)
Total wire length = 429720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159477 um.
Total wire length on LAYER met2 = 152850 um.
Total wire length on LAYER met3 = 80528 um.
Total wire length on LAYER met4 = 31464 um.
Total wire length on LAYER met5 = 5398 um.
Total number of vias = 76571.
Up-via summary (total 76571):

------------------------
 FR_MASTERSLICE        0
            li1    30560
           met1    38313
           met2     5666
           met3     1911
           met4      121
------------------------
                   76571


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12298 violations.
    elapsed time = 00:00:30, memory = 848.44 (MB).
    Completing 20% with 12298 violations.
    elapsed time = 00:01:17, memory = 848.44 (MB).
    Completing 30% with 10369 violations.
    elapsed time = 00:01:57, memory = 848.44 (MB).
    Completing 40% with 10369 violations.
    elapsed time = 00:02:45, memory = 848.44 (MB).
    Completing 50% with 10369 violations.
    elapsed time = 00:03:30, memory = 848.48 (MB).
    Completing 60% with 8487 violations.
    elapsed time = 00:03:53, memory = 848.48 (MB).
    Completing 70% with 8487 violations.
    elapsed time = 00:04:57, memory = 848.48 (MB).
    Completing 80% with 6690 violations.
    elapsed time = 00:05:13, memory = 849.86 (MB).
    Completing 90% with 6690 violations.
    elapsed time = 00:05:49, memory = 849.86 (MB).
    Completing 100% with 4953 violations.
    elapsed time = 00:06:01, memory = 849.86 (MB).
[INFO DRT-0199]   Number of violations = 4953.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      2      0      0      0
Metal Spacing        0    365      0    342     95      3
Short                0   3388      2    731     24      0
[INFO DRT-0267] cpu time = 00:11:59, elapsed time = 00:06:02, memory = 849.86 (MB), peak = 874.32 (MB)
Total wire length = 425750 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 158663 um.
Total wire length on LAYER met2 = 150870 um.
Total wire length on LAYER met3 = 79703 um.
Total wire length on LAYER met4 = 31243 um.
Total wire length on LAYER met5 = 5269 um.
Total number of vias = 75999.
Up-via summary (total 75999):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37688
           met2     5813
           met3     1845
           met4      105
------------------------
                   75999


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4953 violations.
    elapsed time = 00:00:15, memory = 849.86 (MB).
    Completing 20% with 4953 violations.
    elapsed time = 00:00:48, memory = 849.86 (MB).
    Completing 30% with 5003 violations.
    elapsed time = 00:01:08, memory = 849.86 (MB).
    Completing 40% with 5003 violations.
    elapsed time = 00:01:29, memory = 849.86 (MB).
    Completing 50% with 5003 violations.
    elapsed time = 00:02:09, memory = 849.86 (MB).
    Completing 60% with 4923 violations.
    elapsed time = 00:02:32, memory = 849.86 (MB).
    Completing 70% with 4923 violations.
    elapsed time = 00:03:16, memory = 849.86 (MB).
    Completing 80% with 4918 violations.
    elapsed time = 00:03:36, memory = 849.86 (MB).
    Completing 90% with 4918 violations.
    elapsed time = 00:04:05, memory = 849.86 (MB).
    Completing 100% with 4629 violations.
    elapsed time = 00:04:47, memory = 874.11 (MB).
[INFO DRT-0199]   Number of violations = 4629.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      0      0      0      0
Metal Spacing        0    372      0    342     90      3
Short                0   3152      1    630     35      2
[INFO DRT-0267] cpu time = 00:09:11, elapsed time = 00:04:48, memory = 875.86 (MB), peak = 875.86 (MB)
Total wire length = 424170 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 158780 um.
Total wire length on LAYER met2 = 150026 um.
Total wire length on LAYER met3 = 79474 um.
Total wire length on LAYER met4 = 30803 um.
Total wire length on LAYER met5 = 5085 um.
Total number of vias = 75583.
Up-via summary (total 75583):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37573
           met2     5572
           met3     1795
           met4       95
------------------------
                   75583


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4629 violations.
    elapsed time = 00:00:15, memory = 875.86 (MB).
    Completing 20% with 4629 violations.
    elapsed time = 00:00:39, memory = 875.86 (MB).
    Completing 30% with 3798 violations.
    elapsed time = 00:01:05, memory = 875.86 (MB).
    Completing 40% with 3798 violations.
    elapsed time = 00:01:32, memory = 875.86 (MB).
    Completing 50% with 3798 violations.
    elapsed time = 00:01:53, memory = 878.73 (MB).
    Completing 60% with 2719 violations.
    elapsed time = 00:02:10, memory = 880.11 (MB).
    Completing 70% with 2719 violations.
    elapsed time = 00:02:55, memory = 880.11 (MB).
    Completing 80% with 1883 violations.
    elapsed time = 00:03:03, memory = 880.36 (MB).
    Completing 90% with 1883 violations.
    elapsed time = 00:03:38, memory = 881.25 (MB).
    Completing 100% with 901 violations.
    elapsed time = 00:03:52, memory = 881.25 (MB).
[INFO DRT-0199]   Number of violations = 901.
Viol/Layer        met1   met2   met3   met4
Metal Spacing      161     85     43      1
Min Hole             1      0      0      0
Short              437    139     34      0
[INFO DRT-0267] cpu time = 00:07:38, elapsed time = 00:03:52, memory = 881.25 (MB), peak = 894.98 (MB)
Total wire length = 423675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 149485 um.
Total wire length on LAYER met2 = 146969 um.
Total wire length on LAYER met3 = 87383 um.
Total wire length on LAYER met4 = 34730 um.
Total wire length on LAYER met5 = 5106 um.
Total number of vias = 77871.
Up-via summary (total 77871):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37789
           met2     7250
           met3     2186
           met4       98
------------------------
                   77871


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 901 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
    Completing 20% with 901 violations.
    elapsed time = 00:00:08, memory = 881.25 (MB).
    Completing 30% with 612 violations.
    elapsed time = 00:00:18, memory = 881.25 (MB).
    Completing 40% with 612 violations.
    elapsed time = 00:00:20, memory = 881.25 (MB).
    Completing 50% with 612 violations.
    elapsed time = 00:00:27, memory = 881.25 (MB).
    Completing 60% with 373 violations.
    elapsed time = 00:00:30, memory = 881.25 (MB).
    Completing 70% with 373 violations.
    elapsed time = 00:00:55, memory = 881.25 (MB).
    Completing 80% with 229 violations.
    elapsed time = 00:00:58, memory = 881.25 (MB).
    Completing 90% with 229 violations.
    elapsed time = 00:01:12, memory = 881.25 (MB).
    Completing 100% with 144 violations.
    elapsed time = 00:01:19, memory = 881.25 (MB).
[INFO DRT-0199]   Number of violations = 144.
Viol/Layer        met1   met2   met3
Metal Spacing       17     15      3
Short               75     34      0
[INFO DRT-0267] cpu time = 00:02:32, elapsed time = 00:01:20, memory = 881.25 (MB), peak = 894.98 (MB)
Total wire length = 423631 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148961 um.
Total wire length on LAYER met2 = 146648 um.
Total wire length on LAYER met3 = 87742 um.
Total wire length on LAYER met4 = 35166 um.
Total wire length on LAYER met5 = 5112 um.
Total number of vias = 77989.
Up-via summary (total 77989):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37793
           met2     7315
           met3     2235
           met4       98
------------------------
                   77989


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 144 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 20% with 144 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:02, memory = 881.25 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:03, memory = 881.25 (MB).
    Completing 60% with 89 violations.
    elapsed time = 00:00:03, memory = 881.25 (MB).
    Completing 70% with 89 violations.
    elapsed time = 00:00:06, memory = 881.25 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:06, memory = 881.25 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:07, memory = 881.25 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:12, memory = 881.25 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:13, memory = 881.25 (MB), peak = 894.98 (MB)
Total wire length = 423589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148977 um.
Total wire length on LAYER met2 = 146562 um.
Total wire length on LAYER met3 = 87713 um.
Total wire length on LAYER met4 = 35223 um.
Total wire length on LAYER met5 = 5112 um.
Total number of vias = 78009.
Up-via summary (total 78009):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37811
           met2     7314
           met3     2238
           met4       98
------------------------
                   78009


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 881.25 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 881.25 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 881.25 (MB), peak = 894.98 (MB)
Total wire length = 423589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148980 um.
Total wire length on LAYER met2 = 146536 um.
Total wire length on LAYER met3 = 87713 um.
Total wire length on LAYER met4 = 35245 um.
Total wire length on LAYER met5 = 5112 um.
Total number of vias = 78011.
Up-via summary (total 78011):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37812
           met2     7313
           met3     2240
           met4       98
------------------------
                   78011


[INFO DRT-0198] Complete detail routing.
Total wire length = 423589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148980 um.
Total wire length on LAYER met2 = 146536 um.
Total wire length on LAYER met3 = 87713 um.
Total wire length on LAYER met4 = 35245 um.
Total wire length on LAYER met5 = 5112 um.
Total number of vias = 78011.
Up-via summary (total 78011):

------------------------
 FR_MASTERSLICE        0
            li1    30548
           met1    37812
           met2     7313
           met3     2240
           met4       98
------------------------
                   78011


[INFO DRT-0267] cpu time = 00:44:18, elapsed time = 00:22:43, memory = 881.25 (MB), peak = 894.98 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project4/runs/RUN_2025.05.31_14.40.26/results/routing/TopModule.odb'…
Writing netlist to '/openlane/designs/project4/runs/RUN_2025.05.31_14.40.26/results/routing/TopModule.nl.v'…
Writing powered netlist to '/openlane/designs/project4/runs/RUN_2025.05.31_14.40.26/results/routing/TopModule.pnl.v'…
Writing layout to '/openlane/designs/project4/runs/RUN_2025.05.31_14.40.26/results/routing/TopModule.def'…
