// top_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 16.1 203

`timescale 1 ps / 1 ps
module top_mm_interconnect_0 (
		input  wire         clk_0_clk_clk,                                                       //                                                     clk_0_clk.clk
		input  wire         pcie_256_dma_coreclkout_clk,                                         //                                       pcie_256_dma_coreclkout.clk
		input  wire         ddr3a_status_reset_reset_bridge_in_reset_reset,                      //                      ddr3a_status_reset_reset_bridge_in_reset.reset
		input  wire         mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset, // mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset.reset
		input  wire         onchip_memory2_0_reset1_reset_bridge_in_reset_reset,                 //                 onchip_memory2_0_reset1_reset_bridge_in_reset.reset
		input  wire [63:0]  pcie_256_dma_dma_rd_master_address,                                  //                                    pcie_256_dma_dma_rd_master.address
		output wire         pcie_256_dma_dma_rd_master_waitrequest,                              //                                                              .waitrequest
		input  wire [4:0]   pcie_256_dma_dma_rd_master_burstcount,                               //                                                              .burstcount
		input  wire [31:0]  pcie_256_dma_dma_rd_master_byteenable,                               //                                                              .byteenable
		input  wire         pcie_256_dma_dma_rd_master_write,                                    //                                                              .write
		input  wire [255:0] pcie_256_dma_dma_rd_master_writedata,                                //                                                              .writedata
		input  wire [63:0]  pcie_256_dma_dma_wr_master_address,                                  //                                    pcie_256_dma_dma_wr_master.address
		output wire         pcie_256_dma_dma_wr_master_waitrequest,                              //                                                              .waitrequest
		input  wire [4:0]   pcie_256_dma_dma_wr_master_burstcount,                               //                                                              .burstcount
		input  wire [31:0]  pcie_256_dma_dma_wr_master_byteenable,                               //                                                              .byteenable
		input  wire         pcie_256_dma_dma_wr_master_read,                                     //                                                              .read
		output wire [255:0] pcie_256_dma_dma_wr_master_readdata,                                 //                                                              .readdata
		output wire         pcie_256_dma_dma_wr_master_readdatavalid,                            //                                                              .readdatavalid
		input  wire [63:0]  pcie_256_dma_Rxm_BAR4_address,                                       //                                         pcie_256_dma_Rxm_BAR4.address
		output wire         pcie_256_dma_Rxm_BAR4_waitrequest,                                   //                                                              .waitrequest
		input  wire [3:0]   pcie_256_dma_Rxm_BAR4_byteenable,                                    //                                                              .byteenable
		input  wire         pcie_256_dma_Rxm_BAR4_read,                                          //                                                              .read
		output wire [31:0]  pcie_256_dma_Rxm_BAR4_readdata,                                      //                                                              .readdata
		output wire         pcie_256_dma_Rxm_BAR4_readdatavalid,                                 //                                                              .readdatavalid
		input  wire         pcie_256_dma_Rxm_BAR4_write,                                         //                                                              .write
		input  wire [31:0]  pcie_256_dma_Rxm_BAR4_writedata,                                     //                                                              .writedata
		output wire [1:0]   ddr3a_status_s1_address,                                             //                                               ddr3a_status_s1.address
		input  wire [31:0]  ddr3a_status_s1_readdata,                                            //                                                              .readdata
		output wire [1:0]   ddr3b_status_s1_address,                                             //                                               ddr3b_status_s1.address
		input  wire [31:0]  ddr3b_status_s1_readdata,                                            //                                                              .readdata
		output wire [30:0]  mm_clock_crossing_bridge_ddr3a_s0_address,                           //                             mm_clock_crossing_bridge_ddr3a_s0.address
		output wire         mm_clock_crossing_bridge_ddr3a_s0_write,                             //                                                              .write
		output wire         mm_clock_crossing_bridge_ddr3a_s0_read,                              //                                                              .read
		input  wire [511:0] mm_clock_crossing_bridge_ddr3a_s0_readdata,                          //                                                              .readdata
		output wire [511:0] mm_clock_crossing_bridge_ddr3a_s0_writedata,                         //                                                              .writedata
		output wire [7:0]   mm_clock_crossing_bridge_ddr3a_s0_burstcount,                        //                                                              .burstcount
		output wire [63:0]  mm_clock_crossing_bridge_ddr3a_s0_byteenable,                        //                                                              .byteenable
		input  wire         mm_clock_crossing_bridge_ddr3a_s0_readdatavalid,                     //                                                              .readdatavalid
		input  wire         mm_clock_crossing_bridge_ddr3a_s0_waitrequest,                       //                                                              .waitrequest
		output wire         mm_clock_crossing_bridge_ddr3a_s0_debugaccess,                       //                                                              .debugaccess
		output wire [30:0]  mm_clock_crossing_bridge_ddr3b_s0_address,                           //                             mm_clock_crossing_bridge_ddr3b_s0.address
		output wire         mm_clock_crossing_bridge_ddr3b_s0_write,                             //                                                              .write
		output wire         mm_clock_crossing_bridge_ddr3b_s0_read,                              //                                                              .read
		input  wire [511:0] mm_clock_crossing_bridge_ddr3b_s0_readdata,                          //                                                              .readdata
		output wire [511:0] mm_clock_crossing_bridge_ddr3b_s0_writedata,                         //                                                              .writedata
		output wire [7:0]   mm_clock_crossing_bridge_ddr3b_s0_burstcount,                        //                                                              .burstcount
		output wire [63:0]  mm_clock_crossing_bridge_ddr3b_s0_byteenable,                        //                                                              .byteenable
		input  wire         mm_clock_crossing_bridge_ddr3b_s0_readdatavalid,                     //                                                              .readdatavalid
		input  wire         mm_clock_crossing_bridge_ddr3b_s0_waitrequest,                       //                                                              .waitrequest
		output wire         mm_clock_crossing_bridge_ddr3b_s0_debugaccess,                       //                                                              .debugaccess
		output wire [13:0]  onchip_memory2_0_s1_address,                                         //                                           onchip_memory2_0_s1.address
		output wire         onchip_memory2_0_s1_write,                                           //                                                              .write
		input  wire [255:0] onchip_memory2_0_s1_readdata,                                        //                                                              .readdata
		output wire [255:0] onchip_memory2_0_s1_writedata,                                       //                                                              .writedata
		output wire [31:0]  onchip_memory2_0_s1_byteenable,                                      //                                                              .byteenable
		output wire         onchip_memory2_0_s1_chipselect,                                      //                                                              .chipselect
		output wire         onchip_memory2_0_s1_clken,                                           //                                                              .clken
		output wire [13:0]  onchip_memory2_0_s2_address,                                         //                                           onchip_memory2_0_s2.address
		output wire         onchip_memory2_0_s2_write,                                           //                                                              .write
		input  wire [255:0] onchip_memory2_0_s2_readdata,                                        //                                                              .readdata
		output wire [255:0] onchip_memory2_0_s2_writedata,                                       //                                                              .writedata
		output wire [31:0]  onchip_memory2_0_s2_byteenable,                                      //                                                              .byteenable
		output wire         onchip_memory2_0_s2_chipselect,                                      //                                                              .chipselect
		output wire         onchip_memory2_0_s2_clken,                                           //                                                              .clken
		output wire [7:0]   pcie_256_dma_rd_dts_slave_address,                                   //                                     pcie_256_dma_rd_dts_slave.address
		output wire         pcie_256_dma_rd_dts_slave_write,                                     //                                                              .write
		output wire [255:0] pcie_256_dma_rd_dts_slave_writedata,                                 //                                                              .writedata
		output wire [4:0]   pcie_256_dma_rd_dts_slave_burstcount,                                //                                                              .burstcount
		input  wire         pcie_256_dma_rd_dts_slave_waitrequest,                               //                                                              .waitrequest
		output wire         pcie_256_dma_rd_dts_slave_chipselect,                                //                                                              .chipselect
		output wire [7:0]   pcie_256_dma_wr_dts_slave_address,                                   //                                     pcie_256_dma_wr_dts_slave.address
		output wire         pcie_256_dma_wr_dts_slave_write,                                     //                                                              .write
		output wire [255:0] pcie_256_dma_wr_dts_slave_writedata,                                 //                                                              .writedata
		output wire [4:0]   pcie_256_dma_wr_dts_slave_burstcount,                                //                                                              .burstcount
		input  wire         pcie_256_dma_wr_dts_slave_waitrequest,                               //                                                              .waitrequest
		output wire         pcie_256_dma_wr_dts_slave_chipselect,                                //                                                              .chipselect
		output wire [1:0]   pio_button_s1_address,                                               //                                                 pio_button_s1.address
		input  wire [31:0]  pio_button_s1_readdata,                                              //                                                              .readdata
		output wire [1:0]   pio_led_s1_address,                                                  //                                                    pio_led_s1.address
		output wire         pio_led_s1_write,                                                    //                                                              .write
		input  wire [31:0]  pio_led_s1_readdata,                                                 //                                                              .readdata
		output wire [31:0]  pio_led_s1_writedata,                                                //                                                              .writedata
		output wire         pio_led_s1_chipselect                                                //                                                              .chipselect
	);

	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_waitrequest;                              // pcie_256_dma_Rxm_BAR4_agent:av_waitrequest -> pcie_256_dma_Rxm_BAR4_translator:uav_waitrequest
	wire   [31:0] pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdata;                                 // pcie_256_dma_Rxm_BAR4_agent:av_readdata -> pcie_256_dma_Rxm_BAR4_translator:uav_readdata
	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_debugaccess;                              // pcie_256_dma_Rxm_BAR4_translator:uav_debugaccess -> pcie_256_dma_Rxm_BAR4_agent:av_debugaccess
	wire   [63:0] pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_address;                                  // pcie_256_dma_Rxm_BAR4_translator:uav_address -> pcie_256_dma_Rxm_BAR4_agent:av_address
	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_read;                                     // pcie_256_dma_Rxm_BAR4_translator:uav_read -> pcie_256_dma_Rxm_BAR4_agent:av_read
	wire    [3:0] pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_byteenable;                               // pcie_256_dma_Rxm_BAR4_translator:uav_byteenable -> pcie_256_dma_Rxm_BAR4_agent:av_byteenable
	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdatavalid;                            // pcie_256_dma_Rxm_BAR4_agent:av_readdatavalid -> pcie_256_dma_Rxm_BAR4_translator:uav_readdatavalid
	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_lock;                                     // pcie_256_dma_Rxm_BAR4_translator:uav_lock -> pcie_256_dma_Rxm_BAR4_agent:av_lock
	wire          pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_write;                                    // pcie_256_dma_Rxm_BAR4_translator:uav_write -> pcie_256_dma_Rxm_BAR4_agent:av_write
	wire   [31:0] pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_writedata;                                // pcie_256_dma_Rxm_BAR4_translator:uav_writedata -> pcie_256_dma_Rxm_BAR4_agent:av_writedata
	wire    [2:0] pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_burstcount;                               // pcie_256_dma_Rxm_BAR4_translator:uav_burstcount -> pcie_256_dma_Rxm_BAR4_agent:av_burstcount
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_waitrequest;                         // pcie_256_dma_dma_rd_master_agent:av_waitrequest -> pcie_256_dma_dma_rd_master_translator:uav_waitrequest
	wire  [255:0] pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdata;                            // pcie_256_dma_dma_rd_master_agent:av_readdata -> pcie_256_dma_dma_rd_master_translator:uav_readdata
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_debugaccess;                         // pcie_256_dma_dma_rd_master_translator:uav_debugaccess -> pcie_256_dma_dma_rd_master_agent:av_debugaccess
	wire   [63:0] pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_address;                             // pcie_256_dma_dma_rd_master_translator:uav_address -> pcie_256_dma_dma_rd_master_agent:av_address
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_read;                                // pcie_256_dma_dma_rd_master_translator:uav_read -> pcie_256_dma_dma_rd_master_agent:av_read
	wire   [31:0] pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_byteenable;                          // pcie_256_dma_dma_rd_master_translator:uav_byteenable -> pcie_256_dma_dma_rd_master_agent:av_byteenable
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdatavalid;                       // pcie_256_dma_dma_rd_master_agent:av_readdatavalid -> pcie_256_dma_dma_rd_master_translator:uav_readdatavalid
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_lock;                                // pcie_256_dma_dma_rd_master_translator:uav_lock -> pcie_256_dma_dma_rd_master_agent:av_lock
	wire          pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_write;                               // pcie_256_dma_dma_rd_master_translator:uav_write -> pcie_256_dma_dma_rd_master_agent:av_write
	wire  [255:0] pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_writedata;                           // pcie_256_dma_dma_rd_master_translator:uav_writedata -> pcie_256_dma_dma_rd_master_agent:av_writedata
	wire    [9:0] pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_burstcount;                          // pcie_256_dma_dma_rd_master_translator:uav_burstcount -> pcie_256_dma_dma_rd_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                                               // rsp_mux_001:src_valid -> pcie_256_dma_dma_rd_master_agent:rp_valid
	wire  [402:0] rsp_mux_001_src_data;                                                                                // rsp_mux_001:src_data -> pcie_256_dma_dma_rd_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                                               // pcie_256_dma_dma_rd_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [9:0] rsp_mux_001_src_channel;                                                                             // rsp_mux_001:src_channel -> pcie_256_dma_dma_rd_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                                       // rsp_mux_001:src_startofpacket -> pcie_256_dma_dma_rd_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                         // rsp_mux_001:src_endofpacket -> pcie_256_dma_dma_rd_master_agent:rp_endofpacket
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_waitrequest;                         // pcie_256_dma_dma_wr_master_agent:av_waitrequest -> pcie_256_dma_dma_wr_master_translator:uav_waitrequest
	wire  [255:0] pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdata;                            // pcie_256_dma_dma_wr_master_agent:av_readdata -> pcie_256_dma_dma_wr_master_translator:uav_readdata
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_debugaccess;                         // pcie_256_dma_dma_wr_master_translator:uav_debugaccess -> pcie_256_dma_dma_wr_master_agent:av_debugaccess
	wire   [63:0] pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_address;                             // pcie_256_dma_dma_wr_master_translator:uav_address -> pcie_256_dma_dma_wr_master_agent:av_address
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_read;                                // pcie_256_dma_dma_wr_master_translator:uav_read -> pcie_256_dma_dma_wr_master_agent:av_read
	wire   [31:0] pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_byteenable;                          // pcie_256_dma_dma_wr_master_translator:uav_byteenable -> pcie_256_dma_dma_wr_master_agent:av_byteenable
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdatavalid;                       // pcie_256_dma_dma_wr_master_agent:av_readdatavalid -> pcie_256_dma_dma_wr_master_translator:uav_readdatavalid
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_lock;                                // pcie_256_dma_dma_wr_master_translator:uav_lock -> pcie_256_dma_dma_wr_master_agent:av_lock
	wire          pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_write;                               // pcie_256_dma_dma_wr_master_translator:uav_write -> pcie_256_dma_dma_wr_master_agent:av_write
	wire  [255:0] pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_writedata;                           // pcie_256_dma_dma_wr_master_translator:uav_writedata -> pcie_256_dma_dma_wr_master_agent:av_writedata
	wire    [9:0] pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_burstcount;                          // pcie_256_dma_dma_wr_master_translator:uav_burstcount -> pcie_256_dma_dma_wr_master_agent:av_burstcount
	wire  [255:0] onchip_memory2_0_s1_agent_m0_readdata;                                                               // onchip_memory2_0_s1_translator:uav_readdata -> onchip_memory2_0_s1_agent:m0_readdata
	wire          onchip_memory2_0_s1_agent_m0_waitrequest;                                                            // onchip_memory2_0_s1_translator:uav_waitrequest -> onchip_memory2_0_s1_agent:m0_waitrequest
	wire          onchip_memory2_0_s1_agent_m0_debugaccess;                                                            // onchip_memory2_0_s1_agent:m0_debugaccess -> onchip_memory2_0_s1_translator:uav_debugaccess
	wire   [63:0] onchip_memory2_0_s1_agent_m0_address;                                                                // onchip_memory2_0_s1_agent:m0_address -> onchip_memory2_0_s1_translator:uav_address
	wire   [31:0] onchip_memory2_0_s1_agent_m0_byteenable;                                                             // onchip_memory2_0_s1_agent:m0_byteenable -> onchip_memory2_0_s1_translator:uav_byteenable
	wire          onchip_memory2_0_s1_agent_m0_read;                                                                   // onchip_memory2_0_s1_agent:m0_read -> onchip_memory2_0_s1_translator:uav_read
	wire          onchip_memory2_0_s1_agent_m0_readdatavalid;                                                          // onchip_memory2_0_s1_translator:uav_readdatavalid -> onchip_memory2_0_s1_agent:m0_readdatavalid
	wire          onchip_memory2_0_s1_agent_m0_lock;                                                                   // onchip_memory2_0_s1_agent:m0_lock -> onchip_memory2_0_s1_translator:uav_lock
	wire  [255:0] onchip_memory2_0_s1_agent_m0_writedata;                                                              // onchip_memory2_0_s1_agent:m0_writedata -> onchip_memory2_0_s1_translator:uav_writedata
	wire          onchip_memory2_0_s1_agent_m0_write;                                                                  // onchip_memory2_0_s1_agent:m0_write -> onchip_memory2_0_s1_translator:uav_write
	wire    [5:0] onchip_memory2_0_s1_agent_m0_burstcount;                                                             // onchip_memory2_0_s1_agent:m0_burstcount -> onchip_memory2_0_s1_translator:uav_burstcount
	wire          onchip_memory2_0_s1_agent_rf_source_valid;                                                           // onchip_memory2_0_s1_agent:rf_source_valid -> onchip_memory2_0_s1_agent_rsp_fifo:in_valid
	wire  [403:0] onchip_memory2_0_s1_agent_rf_source_data;                                                            // onchip_memory2_0_s1_agent:rf_source_data -> onchip_memory2_0_s1_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s1_agent_rf_source_ready;                                                           // onchip_memory2_0_s1_agent_rsp_fifo:in_ready -> onchip_memory2_0_s1_agent:rf_source_ready
	wire          onchip_memory2_0_s1_agent_rf_source_startofpacket;                                                   // onchip_memory2_0_s1_agent:rf_source_startofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rf_source_endofpacket;                                                     // onchip_memory2_0_s1_agent:rf_source_endofpacket -> onchip_memory2_0_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_valid;                                                        // onchip_memory2_0_s1_agent_rsp_fifo:out_valid -> onchip_memory2_0_s1_agent:rf_sink_valid
	wire  [403:0] onchip_memory2_0_s1_agent_rsp_fifo_out_data;                                                         // onchip_memory2_0_s1_agent_rsp_fifo:out_data -> onchip_memory2_0_s1_agent:rf_sink_data
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_ready;                                                        // onchip_memory2_0_s1_agent:rf_sink_ready -> onchip_memory2_0_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket;                                                // onchip_memory2_0_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s1_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket;                                                  // onchip_memory2_0_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s1_agent:rf_sink_endofpacket
	wire   [31:0] pio_led_s1_agent_m0_readdata;                                                                        // pio_led_s1_translator:uav_readdata -> pio_led_s1_agent:m0_readdata
	wire          pio_led_s1_agent_m0_waitrequest;                                                                     // pio_led_s1_translator:uav_waitrequest -> pio_led_s1_agent:m0_waitrequest
	wire          pio_led_s1_agent_m0_debugaccess;                                                                     // pio_led_s1_agent:m0_debugaccess -> pio_led_s1_translator:uav_debugaccess
	wire   [63:0] pio_led_s1_agent_m0_address;                                                                         // pio_led_s1_agent:m0_address -> pio_led_s1_translator:uav_address
	wire    [3:0] pio_led_s1_agent_m0_byteenable;                                                                      // pio_led_s1_agent:m0_byteenable -> pio_led_s1_translator:uav_byteenable
	wire          pio_led_s1_agent_m0_read;                                                                            // pio_led_s1_agent:m0_read -> pio_led_s1_translator:uav_read
	wire          pio_led_s1_agent_m0_readdatavalid;                                                                   // pio_led_s1_translator:uav_readdatavalid -> pio_led_s1_agent:m0_readdatavalid
	wire          pio_led_s1_agent_m0_lock;                                                                            // pio_led_s1_agent:m0_lock -> pio_led_s1_translator:uav_lock
	wire   [31:0] pio_led_s1_agent_m0_writedata;                                                                       // pio_led_s1_agent:m0_writedata -> pio_led_s1_translator:uav_writedata
	wire          pio_led_s1_agent_m0_write;                                                                           // pio_led_s1_agent:m0_write -> pio_led_s1_translator:uav_write
	wire    [2:0] pio_led_s1_agent_m0_burstcount;                                                                      // pio_led_s1_agent:m0_burstcount -> pio_led_s1_translator:uav_burstcount
	wire          pio_led_s1_agent_rf_source_valid;                                                                    // pio_led_s1_agent:rf_source_valid -> pio_led_s1_agent_rsp_fifo:in_valid
	wire  [151:0] pio_led_s1_agent_rf_source_data;                                                                     // pio_led_s1_agent:rf_source_data -> pio_led_s1_agent_rsp_fifo:in_data
	wire          pio_led_s1_agent_rf_source_ready;                                                                    // pio_led_s1_agent_rsp_fifo:in_ready -> pio_led_s1_agent:rf_source_ready
	wire          pio_led_s1_agent_rf_source_startofpacket;                                                            // pio_led_s1_agent:rf_source_startofpacket -> pio_led_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_led_s1_agent_rf_source_endofpacket;                                                              // pio_led_s1_agent:rf_source_endofpacket -> pio_led_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_led_s1_agent_rsp_fifo_out_valid;                                                                 // pio_led_s1_agent_rsp_fifo:out_valid -> pio_led_s1_agent:rf_sink_valid
	wire  [151:0] pio_led_s1_agent_rsp_fifo_out_data;                                                                  // pio_led_s1_agent_rsp_fifo:out_data -> pio_led_s1_agent:rf_sink_data
	wire          pio_led_s1_agent_rsp_fifo_out_ready;                                                                 // pio_led_s1_agent:rf_sink_ready -> pio_led_s1_agent_rsp_fifo:out_ready
	wire          pio_led_s1_agent_rsp_fifo_out_startofpacket;                                                         // pio_led_s1_agent_rsp_fifo:out_startofpacket -> pio_led_s1_agent:rf_sink_startofpacket
	wire          pio_led_s1_agent_rsp_fifo_out_endofpacket;                                                           // pio_led_s1_agent_rsp_fifo:out_endofpacket -> pio_led_s1_agent:rf_sink_endofpacket
	wire   [31:0] pio_button_s1_agent_m0_readdata;                                                                     // pio_button_s1_translator:uav_readdata -> pio_button_s1_agent:m0_readdata
	wire          pio_button_s1_agent_m0_waitrequest;                                                                  // pio_button_s1_translator:uav_waitrequest -> pio_button_s1_agent:m0_waitrequest
	wire          pio_button_s1_agent_m0_debugaccess;                                                                  // pio_button_s1_agent:m0_debugaccess -> pio_button_s1_translator:uav_debugaccess
	wire   [63:0] pio_button_s1_agent_m0_address;                                                                      // pio_button_s1_agent:m0_address -> pio_button_s1_translator:uav_address
	wire    [3:0] pio_button_s1_agent_m0_byteenable;                                                                   // pio_button_s1_agent:m0_byteenable -> pio_button_s1_translator:uav_byteenable
	wire          pio_button_s1_agent_m0_read;                                                                         // pio_button_s1_agent:m0_read -> pio_button_s1_translator:uav_read
	wire          pio_button_s1_agent_m0_readdatavalid;                                                                // pio_button_s1_translator:uav_readdatavalid -> pio_button_s1_agent:m0_readdatavalid
	wire          pio_button_s1_agent_m0_lock;                                                                         // pio_button_s1_agent:m0_lock -> pio_button_s1_translator:uav_lock
	wire   [31:0] pio_button_s1_agent_m0_writedata;                                                                    // pio_button_s1_agent:m0_writedata -> pio_button_s1_translator:uav_writedata
	wire          pio_button_s1_agent_m0_write;                                                                        // pio_button_s1_agent:m0_write -> pio_button_s1_translator:uav_write
	wire    [2:0] pio_button_s1_agent_m0_burstcount;                                                                   // pio_button_s1_agent:m0_burstcount -> pio_button_s1_translator:uav_burstcount
	wire          pio_button_s1_agent_rf_source_valid;                                                                 // pio_button_s1_agent:rf_source_valid -> pio_button_s1_agent_rsp_fifo:in_valid
	wire  [151:0] pio_button_s1_agent_rf_source_data;                                                                  // pio_button_s1_agent:rf_source_data -> pio_button_s1_agent_rsp_fifo:in_data
	wire          pio_button_s1_agent_rf_source_ready;                                                                 // pio_button_s1_agent_rsp_fifo:in_ready -> pio_button_s1_agent:rf_source_ready
	wire          pio_button_s1_agent_rf_source_startofpacket;                                                         // pio_button_s1_agent:rf_source_startofpacket -> pio_button_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_button_s1_agent_rf_source_endofpacket;                                                           // pio_button_s1_agent:rf_source_endofpacket -> pio_button_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_button_s1_agent_rsp_fifo_out_valid;                                                              // pio_button_s1_agent_rsp_fifo:out_valid -> pio_button_s1_agent:rf_sink_valid
	wire  [151:0] pio_button_s1_agent_rsp_fifo_out_data;                                                               // pio_button_s1_agent_rsp_fifo:out_data -> pio_button_s1_agent:rf_sink_data
	wire          pio_button_s1_agent_rsp_fifo_out_ready;                                                              // pio_button_s1_agent:rf_sink_ready -> pio_button_s1_agent_rsp_fifo:out_ready
	wire          pio_button_s1_agent_rsp_fifo_out_startofpacket;                                                      // pio_button_s1_agent_rsp_fifo:out_startofpacket -> pio_button_s1_agent:rf_sink_startofpacket
	wire          pio_button_s1_agent_rsp_fifo_out_endofpacket;                                                        // pio_button_s1_agent_rsp_fifo:out_endofpacket -> pio_button_s1_agent:rf_sink_endofpacket
	wire   [31:0] ddr3a_status_s1_agent_m0_readdata;                                                                   // ddr3a_status_s1_translator:uav_readdata -> ddr3a_status_s1_agent:m0_readdata
	wire          ddr3a_status_s1_agent_m0_waitrequest;                                                                // ddr3a_status_s1_translator:uav_waitrequest -> ddr3a_status_s1_agent:m0_waitrequest
	wire          ddr3a_status_s1_agent_m0_debugaccess;                                                                // ddr3a_status_s1_agent:m0_debugaccess -> ddr3a_status_s1_translator:uav_debugaccess
	wire   [63:0] ddr3a_status_s1_agent_m0_address;                                                                    // ddr3a_status_s1_agent:m0_address -> ddr3a_status_s1_translator:uav_address
	wire    [3:0] ddr3a_status_s1_agent_m0_byteenable;                                                                 // ddr3a_status_s1_agent:m0_byteenable -> ddr3a_status_s1_translator:uav_byteenable
	wire          ddr3a_status_s1_agent_m0_read;                                                                       // ddr3a_status_s1_agent:m0_read -> ddr3a_status_s1_translator:uav_read
	wire          ddr3a_status_s1_agent_m0_readdatavalid;                                                              // ddr3a_status_s1_translator:uav_readdatavalid -> ddr3a_status_s1_agent:m0_readdatavalid
	wire          ddr3a_status_s1_agent_m0_lock;                                                                       // ddr3a_status_s1_agent:m0_lock -> ddr3a_status_s1_translator:uav_lock
	wire   [31:0] ddr3a_status_s1_agent_m0_writedata;                                                                  // ddr3a_status_s1_agent:m0_writedata -> ddr3a_status_s1_translator:uav_writedata
	wire          ddr3a_status_s1_agent_m0_write;                                                                      // ddr3a_status_s1_agent:m0_write -> ddr3a_status_s1_translator:uav_write
	wire    [2:0] ddr3a_status_s1_agent_m0_burstcount;                                                                 // ddr3a_status_s1_agent:m0_burstcount -> ddr3a_status_s1_translator:uav_burstcount
	wire          ddr3a_status_s1_agent_rf_source_valid;                                                               // ddr3a_status_s1_agent:rf_source_valid -> ddr3a_status_s1_agent_rsp_fifo:in_valid
	wire  [151:0] ddr3a_status_s1_agent_rf_source_data;                                                                // ddr3a_status_s1_agent:rf_source_data -> ddr3a_status_s1_agent_rsp_fifo:in_data
	wire          ddr3a_status_s1_agent_rf_source_ready;                                                               // ddr3a_status_s1_agent_rsp_fifo:in_ready -> ddr3a_status_s1_agent:rf_source_ready
	wire          ddr3a_status_s1_agent_rf_source_startofpacket;                                                       // ddr3a_status_s1_agent:rf_source_startofpacket -> ddr3a_status_s1_agent_rsp_fifo:in_startofpacket
	wire          ddr3a_status_s1_agent_rf_source_endofpacket;                                                         // ddr3a_status_s1_agent:rf_source_endofpacket -> ddr3a_status_s1_agent_rsp_fifo:in_endofpacket
	wire          ddr3a_status_s1_agent_rsp_fifo_out_valid;                                                            // ddr3a_status_s1_agent_rsp_fifo:out_valid -> ddr3a_status_s1_agent:rf_sink_valid
	wire  [151:0] ddr3a_status_s1_agent_rsp_fifo_out_data;                                                             // ddr3a_status_s1_agent_rsp_fifo:out_data -> ddr3a_status_s1_agent:rf_sink_data
	wire          ddr3a_status_s1_agent_rsp_fifo_out_ready;                                                            // ddr3a_status_s1_agent:rf_sink_ready -> ddr3a_status_s1_agent_rsp_fifo:out_ready
	wire          ddr3a_status_s1_agent_rsp_fifo_out_startofpacket;                                                    // ddr3a_status_s1_agent_rsp_fifo:out_startofpacket -> ddr3a_status_s1_agent:rf_sink_startofpacket
	wire          ddr3a_status_s1_agent_rsp_fifo_out_endofpacket;                                                      // ddr3a_status_s1_agent_rsp_fifo:out_endofpacket -> ddr3a_status_s1_agent:rf_sink_endofpacket
	wire          ddr3a_status_s1_agent_rdata_fifo_src_valid;                                                          // ddr3a_status_s1_agent:rdata_fifo_src_valid -> ddr3a_status_s1_agent_rdata_fifo:in_valid
	wire   [33:0] ddr3a_status_s1_agent_rdata_fifo_src_data;                                                           // ddr3a_status_s1_agent:rdata_fifo_src_data -> ddr3a_status_s1_agent_rdata_fifo:in_data
	wire          ddr3a_status_s1_agent_rdata_fifo_src_ready;                                                          // ddr3a_status_s1_agent_rdata_fifo:in_ready -> ddr3a_status_s1_agent:rdata_fifo_src_ready
	wire   [31:0] ddr3b_status_s1_agent_m0_readdata;                                                                   // ddr3b_status_s1_translator:uav_readdata -> ddr3b_status_s1_agent:m0_readdata
	wire          ddr3b_status_s1_agent_m0_waitrequest;                                                                // ddr3b_status_s1_translator:uav_waitrequest -> ddr3b_status_s1_agent:m0_waitrequest
	wire          ddr3b_status_s1_agent_m0_debugaccess;                                                                // ddr3b_status_s1_agent:m0_debugaccess -> ddr3b_status_s1_translator:uav_debugaccess
	wire   [63:0] ddr3b_status_s1_agent_m0_address;                                                                    // ddr3b_status_s1_agent:m0_address -> ddr3b_status_s1_translator:uav_address
	wire    [3:0] ddr3b_status_s1_agent_m0_byteenable;                                                                 // ddr3b_status_s1_agent:m0_byteenable -> ddr3b_status_s1_translator:uav_byteenable
	wire          ddr3b_status_s1_agent_m0_read;                                                                       // ddr3b_status_s1_agent:m0_read -> ddr3b_status_s1_translator:uav_read
	wire          ddr3b_status_s1_agent_m0_readdatavalid;                                                              // ddr3b_status_s1_translator:uav_readdatavalid -> ddr3b_status_s1_agent:m0_readdatavalid
	wire          ddr3b_status_s1_agent_m0_lock;                                                                       // ddr3b_status_s1_agent:m0_lock -> ddr3b_status_s1_translator:uav_lock
	wire   [31:0] ddr3b_status_s1_agent_m0_writedata;                                                                  // ddr3b_status_s1_agent:m0_writedata -> ddr3b_status_s1_translator:uav_writedata
	wire          ddr3b_status_s1_agent_m0_write;                                                                      // ddr3b_status_s1_agent:m0_write -> ddr3b_status_s1_translator:uav_write
	wire    [2:0] ddr3b_status_s1_agent_m0_burstcount;                                                                 // ddr3b_status_s1_agent:m0_burstcount -> ddr3b_status_s1_translator:uav_burstcount
	wire          ddr3b_status_s1_agent_rf_source_valid;                                                               // ddr3b_status_s1_agent:rf_source_valid -> ddr3b_status_s1_agent_rsp_fifo:in_valid
	wire  [151:0] ddr3b_status_s1_agent_rf_source_data;                                                                // ddr3b_status_s1_agent:rf_source_data -> ddr3b_status_s1_agent_rsp_fifo:in_data
	wire          ddr3b_status_s1_agent_rf_source_ready;                                                               // ddr3b_status_s1_agent_rsp_fifo:in_ready -> ddr3b_status_s1_agent:rf_source_ready
	wire          ddr3b_status_s1_agent_rf_source_startofpacket;                                                       // ddr3b_status_s1_agent:rf_source_startofpacket -> ddr3b_status_s1_agent_rsp_fifo:in_startofpacket
	wire          ddr3b_status_s1_agent_rf_source_endofpacket;                                                         // ddr3b_status_s1_agent:rf_source_endofpacket -> ddr3b_status_s1_agent_rsp_fifo:in_endofpacket
	wire          ddr3b_status_s1_agent_rsp_fifo_out_valid;                                                            // ddr3b_status_s1_agent_rsp_fifo:out_valid -> ddr3b_status_s1_agent:rf_sink_valid
	wire  [151:0] ddr3b_status_s1_agent_rsp_fifo_out_data;                                                             // ddr3b_status_s1_agent_rsp_fifo:out_data -> ddr3b_status_s1_agent:rf_sink_data
	wire          ddr3b_status_s1_agent_rsp_fifo_out_ready;                                                            // ddr3b_status_s1_agent:rf_sink_ready -> ddr3b_status_s1_agent_rsp_fifo:out_ready
	wire          ddr3b_status_s1_agent_rsp_fifo_out_startofpacket;                                                    // ddr3b_status_s1_agent_rsp_fifo:out_startofpacket -> ddr3b_status_s1_agent:rf_sink_startofpacket
	wire          ddr3b_status_s1_agent_rsp_fifo_out_endofpacket;                                                      // ddr3b_status_s1_agent_rsp_fifo:out_endofpacket -> ddr3b_status_s1_agent:rf_sink_endofpacket
	wire          ddr3b_status_s1_agent_rdata_fifo_src_valid;                                                          // ddr3b_status_s1_agent:rdata_fifo_src_valid -> ddr3b_status_s1_agent_rdata_fifo:in_valid
	wire   [33:0] ddr3b_status_s1_agent_rdata_fifo_src_data;                                                           // ddr3b_status_s1_agent:rdata_fifo_src_data -> ddr3b_status_s1_agent_rdata_fifo:in_data
	wire          ddr3b_status_s1_agent_rdata_fifo_src_ready;                                                          // ddr3b_status_s1_agent_rdata_fifo:in_ready -> ddr3b_status_s1_agent:rdata_fifo_src_ready
	wire  [255:0] pcie_256_dma_rd_dts_slave_agent_m0_readdata;                                                         // pcie_256_dma_rd_dts_slave_translator:uav_readdata -> pcie_256_dma_rd_dts_slave_agent:m0_readdata
	wire          pcie_256_dma_rd_dts_slave_agent_m0_waitrequest;                                                      // pcie_256_dma_rd_dts_slave_translator:uav_waitrequest -> pcie_256_dma_rd_dts_slave_agent:m0_waitrequest
	wire          pcie_256_dma_rd_dts_slave_agent_m0_debugaccess;                                                      // pcie_256_dma_rd_dts_slave_agent:m0_debugaccess -> pcie_256_dma_rd_dts_slave_translator:uav_debugaccess
	wire   [63:0] pcie_256_dma_rd_dts_slave_agent_m0_address;                                                          // pcie_256_dma_rd_dts_slave_agent:m0_address -> pcie_256_dma_rd_dts_slave_translator:uav_address
	wire   [31:0] pcie_256_dma_rd_dts_slave_agent_m0_byteenable;                                                       // pcie_256_dma_rd_dts_slave_agent:m0_byteenable -> pcie_256_dma_rd_dts_slave_translator:uav_byteenable
	wire          pcie_256_dma_rd_dts_slave_agent_m0_read;                                                             // pcie_256_dma_rd_dts_slave_agent:m0_read -> pcie_256_dma_rd_dts_slave_translator:uav_read
	wire          pcie_256_dma_rd_dts_slave_agent_m0_readdatavalid;                                                    // pcie_256_dma_rd_dts_slave_translator:uav_readdatavalid -> pcie_256_dma_rd_dts_slave_agent:m0_readdatavalid
	wire          pcie_256_dma_rd_dts_slave_agent_m0_lock;                                                             // pcie_256_dma_rd_dts_slave_agent:m0_lock -> pcie_256_dma_rd_dts_slave_translator:uav_lock
	wire  [255:0] pcie_256_dma_rd_dts_slave_agent_m0_writedata;                                                        // pcie_256_dma_rd_dts_slave_agent:m0_writedata -> pcie_256_dma_rd_dts_slave_translator:uav_writedata
	wire          pcie_256_dma_rd_dts_slave_agent_m0_write;                                                            // pcie_256_dma_rd_dts_slave_agent:m0_write -> pcie_256_dma_rd_dts_slave_translator:uav_write
	wire    [9:0] pcie_256_dma_rd_dts_slave_agent_m0_burstcount;                                                       // pcie_256_dma_rd_dts_slave_agent:m0_burstcount -> pcie_256_dma_rd_dts_slave_translator:uav_burstcount
	wire          pcie_256_dma_rd_dts_slave_agent_rf_source_valid;                                                     // pcie_256_dma_rd_dts_slave_agent:rf_source_valid -> pcie_256_dma_rd_dts_slave_agent_rsp_fifo:in_valid
	wire  [403:0] pcie_256_dma_rd_dts_slave_agent_rf_source_data;                                                      // pcie_256_dma_rd_dts_slave_agent:rf_source_data -> pcie_256_dma_rd_dts_slave_agent_rsp_fifo:in_data
	wire          pcie_256_dma_rd_dts_slave_agent_rf_source_ready;                                                     // pcie_256_dma_rd_dts_slave_agent_rsp_fifo:in_ready -> pcie_256_dma_rd_dts_slave_agent:rf_source_ready
	wire          pcie_256_dma_rd_dts_slave_agent_rf_source_startofpacket;                                             // pcie_256_dma_rd_dts_slave_agent:rf_source_startofpacket -> pcie_256_dma_rd_dts_slave_agent_rsp_fifo:in_startofpacket
	wire          pcie_256_dma_rd_dts_slave_agent_rf_source_endofpacket;                                               // pcie_256_dma_rd_dts_slave_agent:rf_source_endofpacket -> pcie_256_dma_rd_dts_slave_agent_rsp_fifo:in_endofpacket
	wire          pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_valid;                                                  // pcie_256_dma_rd_dts_slave_agent_rsp_fifo:out_valid -> pcie_256_dma_rd_dts_slave_agent:rf_sink_valid
	wire  [403:0] pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_data;                                                   // pcie_256_dma_rd_dts_slave_agent_rsp_fifo:out_data -> pcie_256_dma_rd_dts_slave_agent:rf_sink_data
	wire          pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_ready;                                                  // pcie_256_dma_rd_dts_slave_agent:rf_sink_ready -> pcie_256_dma_rd_dts_slave_agent_rsp_fifo:out_ready
	wire          pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_startofpacket;                                          // pcie_256_dma_rd_dts_slave_agent_rsp_fifo:out_startofpacket -> pcie_256_dma_rd_dts_slave_agent:rf_sink_startofpacket
	wire          pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_endofpacket;                                            // pcie_256_dma_rd_dts_slave_agent_rsp_fifo:out_endofpacket -> pcie_256_dma_rd_dts_slave_agent:rf_sink_endofpacket
	wire  [511:0] mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdata;                                                 // mm_clock_crossing_bridge_ddr3a_s0_translator:uav_readdata -> mm_clock_crossing_bridge_ddr3a_s0_agent:m0_readdata
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_waitrequest;                                              // mm_clock_crossing_bridge_ddr3a_s0_translator:uav_waitrequest -> mm_clock_crossing_bridge_ddr3a_s0_agent:m0_waitrequest
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_debugaccess;                                              // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_debugaccess -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_debugaccess
	wire   [63:0] mm_clock_crossing_bridge_ddr3a_s0_agent_m0_address;                                                  // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_address -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_address
	wire   [63:0] mm_clock_crossing_bridge_ddr3a_s0_agent_m0_byteenable;                                               // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_byteenable -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_byteenable
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_read;                                                     // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_read -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_read
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdatavalid;                                            // mm_clock_crossing_bridge_ddr3a_s0_translator:uav_readdatavalid -> mm_clock_crossing_bridge_ddr3a_s0_agent:m0_readdatavalid
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_lock;                                                     // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_lock -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_lock
	wire  [511:0] mm_clock_crossing_bridge_ddr3a_s0_agent_m0_writedata;                                                // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_writedata -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_writedata
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_m0_write;                                                    // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_write -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_write
	wire   [13:0] mm_clock_crossing_bridge_ddr3a_s0_agent_m0_burstcount;                                               // mm_clock_crossing_bridge_ddr3a_s0_agent:m0_burstcount -> mm_clock_crossing_bridge_ddr3a_s0_translator:uav_burstcount
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_valid;                                             // mm_clock_crossing_bridge_ddr3a_s0_agent:rf_source_valid -> mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:in_valid
	wire  [691:0] mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_data;                                              // mm_clock_crossing_bridge_ddr3a_s0_agent:rf_source_data -> mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:in_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_ready;                                             // mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:in_ready -> mm_clock_crossing_bridge_ddr3a_s0_agent:rf_source_ready
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_startofpacket;                                     // mm_clock_crossing_bridge_ddr3a_s0_agent:rf_source_startofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_endofpacket;                                       // mm_clock_crossing_bridge_ddr3a_s0_agent:rf_source_endofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:in_endofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_valid;                                          // mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:out_valid -> mm_clock_crossing_bridge_ddr3a_s0_agent:rf_sink_valid
	wire  [691:0] mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_data;                                           // mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:out_data -> mm_clock_crossing_bridge_ddr3a_s0_agent:rf_sink_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_ready;                                          // mm_clock_crossing_bridge_ddr3a_s0_agent:rf_sink_ready -> mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:out_ready
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_startofpacket;                                  // mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:out_startofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent:rf_sink_startofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_endofpacket;                                    // mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo:out_endofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent:rf_sink_endofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_valid;                                        // mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_src_valid -> mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:in_valid
	wire  [513:0] mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_data;                                         // mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_src_data -> mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:in_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_ready;                                        // mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:in_ready -> mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_src_ready
	wire  [511:0] mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdata;                                                 // mm_clock_crossing_bridge_ddr3b_s0_translator:uav_readdata -> mm_clock_crossing_bridge_ddr3b_s0_agent:m0_readdata
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_waitrequest;                                              // mm_clock_crossing_bridge_ddr3b_s0_translator:uav_waitrequest -> mm_clock_crossing_bridge_ddr3b_s0_agent:m0_waitrequest
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_debugaccess;                                              // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_debugaccess -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_debugaccess
	wire   [63:0] mm_clock_crossing_bridge_ddr3b_s0_agent_m0_address;                                                  // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_address -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_address
	wire   [63:0] mm_clock_crossing_bridge_ddr3b_s0_agent_m0_byteenable;                                               // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_byteenable -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_byteenable
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_read;                                                     // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_read -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_read
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdatavalid;                                            // mm_clock_crossing_bridge_ddr3b_s0_translator:uav_readdatavalid -> mm_clock_crossing_bridge_ddr3b_s0_agent:m0_readdatavalid
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_lock;                                                     // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_lock -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_lock
	wire  [511:0] mm_clock_crossing_bridge_ddr3b_s0_agent_m0_writedata;                                                // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_writedata -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_writedata
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_m0_write;                                                    // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_write -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_write
	wire   [13:0] mm_clock_crossing_bridge_ddr3b_s0_agent_m0_burstcount;                                               // mm_clock_crossing_bridge_ddr3b_s0_agent:m0_burstcount -> mm_clock_crossing_bridge_ddr3b_s0_translator:uav_burstcount
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_valid;                                             // mm_clock_crossing_bridge_ddr3b_s0_agent:rf_source_valid -> mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:in_valid
	wire  [691:0] mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_data;                                              // mm_clock_crossing_bridge_ddr3b_s0_agent:rf_source_data -> mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:in_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_ready;                                             // mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:in_ready -> mm_clock_crossing_bridge_ddr3b_s0_agent:rf_source_ready
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_startofpacket;                                     // mm_clock_crossing_bridge_ddr3b_s0_agent:rf_source_startofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_endofpacket;                                       // mm_clock_crossing_bridge_ddr3b_s0_agent:rf_source_endofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:in_endofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_valid;                                          // mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:out_valid -> mm_clock_crossing_bridge_ddr3b_s0_agent:rf_sink_valid
	wire  [691:0] mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_data;                                           // mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:out_data -> mm_clock_crossing_bridge_ddr3b_s0_agent:rf_sink_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_ready;                                          // mm_clock_crossing_bridge_ddr3b_s0_agent:rf_sink_ready -> mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:out_ready
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_startofpacket;                                  // mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:out_startofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent:rf_sink_startofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_endofpacket;                                    // mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo:out_endofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent:rf_sink_endofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_valid;                                        // mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_src_valid -> mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:in_valid
	wire  [513:0] mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_data;                                         // mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_src_data -> mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:in_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_ready;                                        // mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:in_ready -> mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_src_ready
	wire  [255:0] pcie_256_dma_wr_dts_slave_agent_m0_readdata;                                                         // pcie_256_dma_wr_dts_slave_translator:uav_readdata -> pcie_256_dma_wr_dts_slave_agent:m0_readdata
	wire          pcie_256_dma_wr_dts_slave_agent_m0_waitrequest;                                                      // pcie_256_dma_wr_dts_slave_translator:uav_waitrequest -> pcie_256_dma_wr_dts_slave_agent:m0_waitrequest
	wire          pcie_256_dma_wr_dts_slave_agent_m0_debugaccess;                                                      // pcie_256_dma_wr_dts_slave_agent:m0_debugaccess -> pcie_256_dma_wr_dts_slave_translator:uav_debugaccess
	wire   [63:0] pcie_256_dma_wr_dts_slave_agent_m0_address;                                                          // pcie_256_dma_wr_dts_slave_agent:m0_address -> pcie_256_dma_wr_dts_slave_translator:uav_address
	wire   [31:0] pcie_256_dma_wr_dts_slave_agent_m0_byteenable;                                                       // pcie_256_dma_wr_dts_slave_agent:m0_byteenable -> pcie_256_dma_wr_dts_slave_translator:uav_byteenable
	wire          pcie_256_dma_wr_dts_slave_agent_m0_read;                                                             // pcie_256_dma_wr_dts_slave_agent:m0_read -> pcie_256_dma_wr_dts_slave_translator:uav_read
	wire          pcie_256_dma_wr_dts_slave_agent_m0_readdatavalid;                                                    // pcie_256_dma_wr_dts_slave_translator:uav_readdatavalid -> pcie_256_dma_wr_dts_slave_agent:m0_readdatavalid
	wire          pcie_256_dma_wr_dts_slave_agent_m0_lock;                                                             // pcie_256_dma_wr_dts_slave_agent:m0_lock -> pcie_256_dma_wr_dts_slave_translator:uav_lock
	wire  [255:0] pcie_256_dma_wr_dts_slave_agent_m0_writedata;                                                        // pcie_256_dma_wr_dts_slave_agent:m0_writedata -> pcie_256_dma_wr_dts_slave_translator:uav_writedata
	wire          pcie_256_dma_wr_dts_slave_agent_m0_write;                                                            // pcie_256_dma_wr_dts_slave_agent:m0_write -> pcie_256_dma_wr_dts_slave_translator:uav_write
	wire    [9:0] pcie_256_dma_wr_dts_slave_agent_m0_burstcount;                                                       // pcie_256_dma_wr_dts_slave_agent:m0_burstcount -> pcie_256_dma_wr_dts_slave_translator:uav_burstcount
	wire          pcie_256_dma_wr_dts_slave_agent_rf_source_valid;                                                     // pcie_256_dma_wr_dts_slave_agent:rf_source_valid -> pcie_256_dma_wr_dts_slave_agent_rsp_fifo:in_valid
	wire  [403:0] pcie_256_dma_wr_dts_slave_agent_rf_source_data;                                                      // pcie_256_dma_wr_dts_slave_agent:rf_source_data -> pcie_256_dma_wr_dts_slave_agent_rsp_fifo:in_data
	wire          pcie_256_dma_wr_dts_slave_agent_rf_source_ready;                                                     // pcie_256_dma_wr_dts_slave_agent_rsp_fifo:in_ready -> pcie_256_dma_wr_dts_slave_agent:rf_source_ready
	wire          pcie_256_dma_wr_dts_slave_agent_rf_source_startofpacket;                                             // pcie_256_dma_wr_dts_slave_agent:rf_source_startofpacket -> pcie_256_dma_wr_dts_slave_agent_rsp_fifo:in_startofpacket
	wire          pcie_256_dma_wr_dts_slave_agent_rf_source_endofpacket;                                               // pcie_256_dma_wr_dts_slave_agent:rf_source_endofpacket -> pcie_256_dma_wr_dts_slave_agent_rsp_fifo:in_endofpacket
	wire          pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_valid;                                                  // pcie_256_dma_wr_dts_slave_agent_rsp_fifo:out_valid -> pcie_256_dma_wr_dts_slave_agent:rf_sink_valid
	wire  [403:0] pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_data;                                                   // pcie_256_dma_wr_dts_slave_agent_rsp_fifo:out_data -> pcie_256_dma_wr_dts_slave_agent:rf_sink_data
	wire          pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_ready;                                                  // pcie_256_dma_wr_dts_slave_agent:rf_sink_ready -> pcie_256_dma_wr_dts_slave_agent_rsp_fifo:out_ready
	wire          pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_startofpacket;                                          // pcie_256_dma_wr_dts_slave_agent_rsp_fifo:out_startofpacket -> pcie_256_dma_wr_dts_slave_agent:rf_sink_startofpacket
	wire          pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_endofpacket;                                            // pcie_256_dma_wr_dts_slave_agent_rsp_fifo:out_endofpacket -> pcie_256_dma_wr_dts_slave_agent:rf_sink_endofpacket
	wire  [255:0] onchip_memory2_0_s2_agent_m0_readdata;                                                               // onchip_memory2_0_s2_translator:uav_readdata -> onchip_memory2_0_s2_agent:m0_readdata
	wire          onchip_memory2_0_s2_agent_m0_waitrequest;                                                            // onchip_memory2_0_s2_translator:uav_waitrequest -> onchip_memory2_0_s2_agent:m0_waitrequest
	wire          onchip_memory2_0_s2_agent_m0_debugaccess;                                                            // onchip_memory2_0_s2_agent:m0_debugaccess -> onchip_memory2_0_s2_translator:uav_debugaccess
	wire   [63:0] onchip_memory2_0_s2_agent_m0_address;                                                                // onchip_memory2_0_s2_agent:m0_address -> onchip_memory2_0_s2_translator:uav_address
	wire   [31:0] onchip_memory2_0_s2_agent_m0_byteenable;                                                             // onchip_memory2_0_s2_agent:m0_byteenable -> onchip_memory2_0_s2_translator:uav_byteenable
	wire          onchip_memory2_0_s2_agent_m0_read;                                                                   // onchip_memory2_0_s2_agent:m0_read -> onchip_memory2_0_s2_translator:uav_read
	wire          onchip_memory2_0_s2_agent_m0_readdatavalid;                                                          // onchip_memory2_0_s2_translator:uav_readdatavalid -> onchip_memory2_0_s2_agent:m0_readdatavalid
	wire          onchip_memory2_0_s2_agent_m0_lock;                                                                   // onchip_memory2_0_s2_agent:m0_lock -> onchip_memory2_0_s2_translator:uav_lock
	wire  [255:0] onchip_memory2_0_s2_agent_m0_writedata;                                                              // onchip_memory2_0_s2_agent:m0_writedata -> onchip_memory2_0_s2_translator:uav_writedata
	wire          onchip_memory2_0_s2_agent_m0_write;                                                                  // onchip_memory2_0_s2_agent:m0_write -> onchip_memory2_0_s2_translator:uav_write
	wire    [5:0] onchip_memory2_0_s2_agent_m0_burstcount;                                                             // onchip_memory2_0_s2_agent:m0_burstcount -> onchip_memory2_0_s2_translator:uav_burstcount
	wire          onchip_memory2_0_s2_agent_rf_source_valid;                                                           // onchip_memory2_0_s2_agent:rf_source_valid -> onchip_memory2_0_s2_agent_rsp_fifo:in_valid
	wire  [403:0] onchip_memory2_0_s2_agent_rf_source_data;                                                            // onchip_memory2_0_s2_agent:rf_source_data -> onchip_memory2_0_s2_agent_rsp_fifo:in_data
	wire          onchip_memory2_0_s2_agent_rf_source_ready;                                                           // onchip_memory2_0_s2_agent_rsp_fifo:in_ready -> onchip_memory2_0_s2_agent:rf_source_ready
	wire          onchip_memory2_0_s2_agent_rf_source_startofpacket;                                                   // onchip_memory2_0_s2_agent:rf_source_startofpacket -> onchip_memory2_0_s2_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory2_0_s2_agent_rf_source_endofpacket;                                                     // onchip_memory2_0_s2_agent:rf_source_endofpacket -> onchip_memory2_0_s2_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_valid;                                                        // onchip_memory2_0_s2_agent_rsp_fifo:out_valid -> onchip_memory2_0_s2_agent:rf_sink_valid
	wire  [403:0] onchip_memory2_0_s2_agent_rsp_fifo_out_data;                                                         // onchip_memory2_0_s2_agent_rsp_fifo:out_data -> onchip_memory2_0_s2_agent:rf_sink_data
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_ready;                                                        // onchip_memory2_0_s2_agent:rf_sink_ready -> onchip_memory2_0_s2_agent_rsp_fifo:out_ready
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket;                                                // onchip_memory2_0_s2_agent_rsp_fifo:out_startofpacket -> onchip_memory2_0_s2_agent:rf_sink_startofpacket
	wire          onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket;                                                  // onchip_memory2_0_s2_agent_rsp_fifo:out_endofpacket -> onchip_memory2_0_s2_agent:rf_sink_endofpacket
	wire          pcie_256_dma_rxm_bar4_agent_cp_valid;                                                                // pcie_256_dma_Rxm_BAR4_agent:cp_valid -> router:sink_valid
	wire  [150:0] pcie_256_dma_rxm_bar4_agent_cp_data;                                                                 // pcie_256_dma_Rxm_BAR4_agent:cp_data -> router:sink_data
	wire          pcie_256_dma_rxm_bar4_agent_cp_ready;                                                                // router:sink_ready -> pcie_256_dma_Rxm_BAR4_agent:cp_ready
	wire          pcie_256_dma_rxm_bar4_agent_cp_startofpacket;                                                        // pcie_256_dma_Rxm_BAR4_agent:cp_startofpacket -> router:sink_startofpacket
	wire          pcie_256_dma_rxm_bar4_agent_cp_endofpacket;                                                          // pcie_256_dma_Rxm_BAR4_agent:cp_endofpacket -> router:sink_endofpacket
	wire          pcie_256_dma_dma_rd_master_agent_cp_valid;                                                           // pcie_256_dma_dma_rd_master_agent:cp_valid -> router_001:sink_valid
	wire  [402:0] pcie_256_dma_dma_rd_master_agent_cp_data;                                                            // pcie_256_dma_dma_rd_master_agent:cp_data -> router_001:sink_data
	wire          pcie_256_dma_dma_rd_master_agent_cp_ready;                                                           // router_001:sink_ready -> pcie_256_dma_dma_rd_master_agent:cp_ready
	wire          pcie_256_dma_dma_rd_master_agent_cp_startofpacket;                                                   // pcie_256_dma_dma_rd_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          pcie_256_dma_dma_rd_master_agent_cp_endofpacket;                                                     // pcie_256_dma_dma_rd_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                                // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [402:0] router_001_src_data;                                                                                 // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                                                // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [9:0] router_001_src_channel;                                                                              // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                                        // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                                          // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          pcie_256_dma_dma_wr_master_agent_cp_valid;                                                           // pcie_256_dma_dma_wr_master_agent:cp_valid -> router_002:sink_valid
	wire  [402:0] pcie_256_dma_dma_wr_master_agent_cp_data;                                                            // pcie_256_dma_dma_wr_master_agent:cp_data -> router_002:sink_data
	wire          pcie_256_dma_dma_wr_master_agent_cp_ready;                                                           // router_002:sink_ready -> pcie_256_dma_dma_wr_master_agent:cp_ready
	wire          pcie_256_dma_dma_wr_master_agent_cp_startofpacket;                                                   // pcie_256_dma_dma_wr_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          pcie_256_dma_dma_wr_master_agent_cp_endofpacket;                                                     // pcie_256_dma_dma_wr_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_003_src_valid;                                                                                // router_003:src_valid -> rsp_demux:sink_valid
	wire  [402:0] router_003_src_data;                                                                                 // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                                // rsp_demux:sink_ready -> router_003:src_ready
	wire    [9:0] router_003_src_channel;                                                                              // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                                        // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                          // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_004_src_valid;                                                                                // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [150:0] router_004_src_data;                                                                                 // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                                // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [9:0] router_004_src_channel;                                                                              // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                                        // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                          // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_005_src_valid;                                                                                // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [150:0] router_005_src_data;                                                                                 // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                                // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [9:0] router_005_src_channel;                                                                              // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                                        // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                          // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_006_src_valid;                                                                                // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [150:0] router_006_src_data;                                                                                 // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                                                // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [9:0] router_006_src_channel;                                                                              // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                                        // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                                          // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_007_src_valid;                                                                                // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [150:0] router_007_src_data;                                                                                 // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                                                // rsp_demux_004:sink_ready -> router_007:src_ready
	wire    [9:0] router_007_src_channel;                                                                              // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                                        // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                                          // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          router_008_src_valid;                                                                                // router_008:src_valid -> rsp_demux_005:sink_valid
	wire  [402:0] router_008_src_data;                                                                                 // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                                                // rsp_demux_005:sink_ready -> router_008:src_ready
	wire    [9:0] router_008_src_channel;                                                                              // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                                        // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                                          // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          router_009_src_valid;                                                                                // router_009:src_valid -> rsp_demux_006:sink_valid
	wire  [690:0] router_009_src_data;                                                                                 // router_009:src_data -> rsp_demux_006:sink_data
	wire          router_009_src_ready;                                                                                // rsp_demux_006:sink_ready -> router_009:src_ready
	wire    [9:0] router_009_src_channel;                                                                              // router_009:src_channel -> rsp_demux_006:sink_channel
	wire          router_009_src_startofpacket;                                                                        // router_009:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_009_src_endofpacket;                                                                          // router_009:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          router_010_src_valid;                                                                                // router_010:src_valid -> rsp_demux_007:sink_valid
	wire  [690:0] router_010_src_data;                                                                                 // router_010:src_data -> rsp_demux_007:sink_data
	wire          router_010_src_ready;                                                                                // rsp_demux_007:sink_ready -> router_010:src_ready
	wire    [9:0] router_010_src_channel;                                                                              // router_010:src_channel -> rsp_demux_007:sink_channel
	wire          router_010_src_startofpacket;                                                                        // router_010:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_010_src_endofpacket;                                                                          // router_010:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          router_011_src_valid;                                                                                // router_011:src_valid -> rsp_demux_008:sink_valid
	wire  [402:0] router_011_src_data;                                                                                 // router_011:src_data -> rsp_demux_008:sink_data
	wire          router_011_src_ready;                                                                                // rsp_demux_008:sink_ready -> router_011:src_ready
	wire    [9:0] router_011_src_channel;                                                                              // router_011:src_channel -> rsp_demux_008:sink_channel
	wire          router_011_src_startofpacket;                                                                        // router_011:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_011_src_endofpacket;                                                                          // router_011:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          router_012_src_valid;                                                                                // router_012:src_valid -> rsp_demux_009:sink_valid
	wire  [402:0] router_012_src_data;                                                                                 // router_012:src_data -> rsp_demux_009:sink_data
	wire          router_012_src_ready;                                                                                // rsp_demux_009:sink_ready -> router_012:src_ready
	wire    [9:0] router_012_src_channel;                                                                              // router_012:src_channel -> rsp_demux_009:sink_channel
	wire          router_012_src_startofpacket;                                                                        // router_012:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_012_src_endofpacket;                                                                          // router_012:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          router_src_valid;                                                                                    // router:src_valid -> pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_valid
	wire  [150:0] router_src_data;                                                                                     // router:src_data -> pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_data
	wire          router_src_ready;                                                                                    // pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_ready -> router:src_ready
	wire    [9:0] router_src_channel;                                                                                  // router:src_channel -> pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                            // router:src_startofpacket -> pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                              // router:src_endofpacket -> pcie_256_dma_Rxm_BAR4_limiter:cmd_sink_endofpacket
	wire          pcie_256_dma_rxm_bar4_limiter_rsp_src_valid;                                                         // pcie_256_dma_Rxm_BAR4_limiter:rsp_src_valid -> pcie_256_dma_Rxm_BAR4_agent:rp_valid
	wire  [150:0] pcie_256_dma_rxm_bar4_limiter_rsp_src_data;                                                          // pcie_256_dma_Rxm_BAR4_limiter:rsp_src_data -> pcie_256_dma_Rxm_BAR4_agent:rp_data
	wire          pcie_256_dma_rxm_bar4_limiter_rsp_src_ready;                                                         // pcie_256_dma_Rxm_BAR4_agent:rp_ready -> pcie_256_dma_Rxm_BAR4_limiter:rsp_src_ready
	wire    [9:0] pcie_256_dma_rxm_bar4_limiter_rsp_src_channel;                                                       // pcie_256_dma_Rxm_BAR4_limiter:rsp_src_channel -> pcie_256_dma_Rxm_BAR4_agent:rp_channel
	wire          pcie_256_dma_rxm_bar4_limiter_rsp_src_startofpacket;                                                 // pcie_256_dma_Rxm_BAR4_limiter:rsp_src_startofpacket -> pcie_256_dma_Rxm_BAR4_agent:rp_startofpacket
	wire          pcie_256_dma_rxm_bar4_limiter_rsp_src_endofpacket;                                                   // pcie_256_dma_Rxm_BAR4_limiter:rsp_src_endofpacket -> pcie_256_dma_Rxm_BAR4_agent:rp_endofpacket
	wire          router_002_src_valid;                                                                                // router_002:src_valid -> pcie_256_dma_dma_wr_master_limiter:cmd_sink_valid
	wire  [402:0] router_002_src_data;                                                                                 // router_002:src_data -> pcie_256_dma_dma_wr_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                                                // pcie_256_dma_dma_wr_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [9:0] router_002_src_channel;                                                                              // router_002:src_channel -> pcie_256_dma_dma_wr_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                                        // router_002:src_startofpacket -> pcie_256_dma_dma_wr_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                                          // router_002:src_endofpacket -> pcie_256_dma_dma_wr_master_limiter:cmd_sink_endofpacket
	wire          pcie_256_dma_dma_wr_master_limiter_rsp_src_valid;                                                    // pcie_256_dma_dma_wr_master_limiter:rsp_src_valid -> pcie_256_dma_dma_wr_master_agent:rp_valid
	wire  [402:0] pcie_256_dma_dma_wr_master_limiter_rsp_src_data;                                                     // pcie_256_dma_dma_wr_master_limiter:rsp_src_data -> pcie_256_dma_dma_wr_master_agent:rp_data
	wire          pcie_256_dma_dma_wr_master_limiter_rsp_src_ready;                                                    // pcie_256_dma_dma_wr_master_agent:rp_ready -> pcie_256_dma_dma_wr_master_limiter:rsp_src_ready
	wire    [9:0] pcie_256_dma_dma_wr_master_limiter_rsp_src_channel;                                                  // pcie_256_dma_dma_wr_master_limiter:rsp_src_channel -> pcie_256_dma_dma_wr_master_agent:rp_channel
	wire          pcie_256_dma_dma_wr_master_limiter_rsp_src_startofpacket;                                            // pcie_256_dma_dma_wr_master_limiter:rsp_src_startofpacket -> pcie_256_dma_dma_wr_master_agent:rp_startofpacket
	wire          pcie_256_dma_dma_wr_master_limiter_rsp_src_endofpacket;                                              // pcie_256_dma_dma_wr_master_limiter:rsp_src_endofpacket -> pcie_256_dma_dma_wr_master_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                                                   // cmd_mux:src_valid -> onchip_memory2_0_s1_burst_adapter:sink0_valid
	wire  [402:0] cmd_mux_src_data;                                                                                    // cmd_mux:src_data -> onchip_memory2_0_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                                   // onchip_memory2_0_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [9:0] cmd_mux_src_channel;                                                                                 // cmd_mux:src_channel -> onchip_memory2_0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                                           // cmd_mux:src_startofpacket -> onchip_memory2_0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                             // cmd_mux:src_endofpacket -> onchip_memory2_0_s1_burst_adapter:sink0_endofpacket
	wire          cmd_mux_009_src_valid;                                                                               // cmd_mux_009:src_valid -> onchip_memory2_0_s2_burst_adapter:sink0_valid
	wire  [402:0] cmd_mux_009_src_data;                                                                                // cmd_mux_009:src_data -> onchip_memory2_0_s2_burst_adapter:sink0_data
	wire          cmd_mux_009_src_ready;                                                                               // onchip_memory2_0_s2_burst_adapter:sink0_ready -> cmd_mux_009:src_ready
	wire    [9:0] cmd_mux_009_src_channel;                                                                             // cmd_mux_009:src_channel -> onchip_memory2_0_s2_burst_adapter:sink0_channel
	wire          cmd_mux_009_src_startofpacket;                                                                       // cmd_mux_009:src_startofpacket -> onchip_memory2_0_s2_burst_adapter:sink0_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                                         // cmd_mux_009:src_endofpacket -> onchip_memory2_0_s2_burst_adapter:sink0_endofpacket
	wire          cmd_demux_src0_valid;                                                                                // cmd_demux:src0_valid -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_src0_data;                                                                                 // cmd_demux:src0_data -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src0_ready;                                                                                // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_ready -> cmd_demux:src0_ready
	wire    [9:0] cmd_demux_src0_channel;                                                                              // cmd_demux:src0_channel -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src0_startofpacket;                                                                        // cmd_demux:src0_startofpacket -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                          // cmd_demux:src0_endofpacket -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_001_src2_valid;                                                                            // cmd_demux_001:src2_valid -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_valid
	wire  [402:0] cmd_demux_001_src2_data;                                                                             // cmd_demux_001:src2_data -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_data
	wire          cmd_demux_001_src2_ready;                                                                            // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_ready -> cmd_demux_001:src2_ready
	wire    [9:0] cmd_demux_001_src2_channel;                                                                          // cmd_demux_001:src2_channel -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src2_startofpacket;                                                                    // cmd_demux_001:src2_startofpacket -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                                      // cmd_demux_001:src2_endofpacket -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_001_src3_valid;                                                                            // cmd_demux_001:src3_valid -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_valid
	wire  [402:0] cmd_demux_001_src3_data;                                                                             // cmd_demux_001:src3_data -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_data
	wire          cmd_demux_001_src3_ready;                                                                            // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_ready -> cmd_demux_001:src3_ready
	wire    [9:0] cmd_demux_001_src3_channel;                                                                          // cmd_demux_001:src3_channel -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src3_startofpacket;                                                                    // cmd_demux_001:src3_startofpacket -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                                      // cmd_demux_001:src3_endofpacket -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                            // cmd_demux_002:src0_valid -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_valid
	wire  [402:0] cmd_demux_002_src0_data;                                                                             // cmd_demux_002:src0_data -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_data
	wire          cmd_demux_002_src0_ready;                                                                            // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_ready -> cmd_demux_002:src0_ready
	wire    [9:0] cmd_demux_002_src0_channel;                                                                          // cmd_demux_002:src0_channel -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                                                    // cmd_demux_002:src0_startofpacket -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                                      // cmd_demux_002:src0_endofpacket -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                            // cmd_demux_002:src1_valid -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_valid
	wire  [402:0] cmd_demux_002_src1_data;                                                                             // cmd_demux_002:src1_data -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_data
	wire          cmd_demux_002_src1_ready;                                                                            // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_ready -> cmd_demux_002:src1_ready
	wire    [9:0] cmd_demux_002_src1_channel;                                                                          // cmd_demux_002:src1_channel -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                                                    // cmd_demux_002:src1_startofpacket -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                                      // cmd_demux_002:src1_endofpacket -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:in_endofpacket
	wire          rsp_demux_src0_valid;                                                                                // rsp_demux:src0_valid -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_valid
	wire  [402:0] rsp_demux_src0_data;                                                                                 // rsp_demux:src0_data -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_data
	wire          rsp_demux_src0_ready;                                                                                // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_ready -> rsp_demux:src0_ready
	wire    [9:0] rsp_demux_src0_channel;                                                                              // rsp_demux:src0_channel -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_channel
	wire          rsp_demux_src0_startofpacket;                                                                        // rsp_demux:src0_startofpacket -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                          // rsp_demux:src0_endofpacket -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_006_src0_valid;                                                                            // rsp_demux_006:src0_valid -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_valid
	wire  [690:0] rsp_demux_006_src0_data;                                                                             // rsp_demux_006:src0_data -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_data
	wire          rsp_demux_006_src0_ready;                                                                            // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_ready -> rsp_demux_006:src0_ready
	wire    [9:0] rsp_demux_006_src0_channel;                                                                          // rsp_demux_006:src0_channel -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_channel
	wire          rsp_demux_006_src0_startofpacket;                                                                    // rsp_demux_006:src0_startofpacket -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                                      // rsp_demux_006:src0_endofpacket -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_006_src1_valid;                                                                            // rsp_demux_006:src1_valid -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_valid
	wire  [690:0] rsp_demux_006_src1_data;                                                                             // rsp_demux_006:src1_data -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_data
	wire          rsp_demux_006_src1_ready;                                                                            // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_ready -> rsp_demux_006:src1_ready
	wire    [9:0] rsp_demux_006_src1_channel;                                                                          // rsp_demux_006:src1_channel -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_channel
	wire          rsp_demux_006_src1_startofpacket;                                                                    // rsp_demux_006:src1_startofpacket -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                                                      // rsp_demux_006:src1_endofpacket -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_007_src0_valid;                                                                            // rsp_demux_007:src0_valid -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_valid
	wire  [690:0] rsp_demux_007_src0_data;                                                                             // rsp_demux_007:src0_data -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_data
	wire          rsp_demux_007_src0_ready;                                                                            // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_ready -> rsp_demux_007:src0_ready
	wire    [9:0] rsp_demux_007_src0_channel;                                                                          // rsp_demux_007:src0_channel -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_channel
	wire          rsp_demux_007_src0_startofpacket;                                                                    // rsp_demux_007:src0_startofpacket -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                                      // rsp_demux_007:src0_endofpacket -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_007_src1_valid;                                                                            // rsp_demux_007:src1_valid -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_valid
	wire  [690:0] rsp_demux_007_src1_data;                                                                             // rsp_demux_007:src1_data -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_data
	wire          rsp_demux_007_src1_ready;                                                                            // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_ready -> rsp_demux_007:src1_ready
	wire    [9:0] rsp_demux_007_src1_channel;                                                                          // rsp_demux_007:src1_channel -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_channel
	wire          rsp_demux_007_src1_startofpacket;                                                                    // rsp_demux_007:src1_startofpacket -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                                                      // rsp_demux_007:src1_endofpacket -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:in_endofpacket
	wire          cmd_demux_src3_valid;                                                                                // cmd_demux:src3_valid -> async_fifo:in_valid
	wire  [150:0] cmd_demux_src3_data;                                                                                 // cmd_demux:src3_data -> async_fifo:in_data
	wire          cmd_demux_src3_ready;                                                                                // async_fifo:in_ready -> cmd_demux:src3_ready
	wire    [9:0] cmd_demux_src3_channel;                                                                              // cmd_demux:src3_channel -> async_fifo:in_channel
	wire          cmd_demux_src3_startofpacket;                                                                        // cmd_demux:src3_startofpacket -> async_fifo:in_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                                          // cmd_demux:src3_endofpacket -> async_fifo:in_endofpacket
	wire          cmd_demux_src4_valid;                                                                                // cmd_demux:src4_valid -> async_fifo_001:in_valid
	wire  [150:0] cmd_demux_src4_data;                                                                                 // cmd_demux:src4_data -> async_fifo_001:in_data
	wire          cmd_demux_src4_ready;                                                                                // async_fifo_001:in_ready -> cmd_demux:src4_ready
	wire    [9:0] cmd_demux_src4_channel;                                                                              // cmd_demux:src4_channel -> async_fifo_001:in_channel
	wire          cmd_demux_src4_startofpacket;                                                                        // cmd_demux:src4_startofpacket -> async_fifo_001:in_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                                          // cmd_demux:src4_endofpacket -> async_fifo_001:in_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                            // rsp_demux_003:src0_valid -> async_fifo_002:in_valid
	wire  [150:0] rsp_demux_003_src0_data;                                                                             // rsp_demux_003:src0_data -> async_fifo_002:in_data
	wire          rsp_demux_003_src0_ready;                                                                            // async_fifo_002:in_ready -> rsp_demux_003:src0_ready
	wire    [9:0] rsp_demux_003_src0_channel;                                                                          // rsp_demux_003:src0_channel -> async_fifo_002:in_channel
	wire          rsp_demux_003_src0_startofpacket;                                                                    // rsp_demux_003:src0_startofpacket -> async_fifo_002:in_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                                      // rsp_demux_003:src0_endofpacket -> async_fifo_002:in_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                            // rsp_demux_004:src0_valid -> async_fifo_003:in_valid
	wire  [150:0] rsp_demux_004_src0_data;                                                                             // rsp_demux_004:src0_data -> async_fifo_003:in_data
	wire          rsp_demux_004_src0_ready;                                                                            // async_fifo_003:in_ready -> rsp_demux_004:src0_ready
	wire    [9:0] rsp_demux_004_src0_channel;                                                                          // rsp_demux_004:src0_channel -> async_fifo_003:in_channel
	wire          rsp_demux_004_src0_startofpacket;                                                                    // rsp_demux_004:src0_startofpacket -> async_fifo_003:in_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                                      // rsp_demux_004:src0_endofpacket -> async_fifo_003:in_endofpacket
	wire    [0:0] pcie_256_dma_rxm_bar4_limiter_cmd_src_valid;                                                         // pcie_256_dma_Rxm_BAR4_limiter:cmd_src_valid -> limiter_pipeline:in_valid
	wire  [150:0] pcie_256_dma_rxm_bar4_limiter_cmd_src_data;                                                          // pcie_256_dma_Rxm_BAR4_limiter:cmd_src_data -> limiter_pipeline:in_data
	wire          pcie_256_dma_rxm_bar4_limiter_cmd_src_ready;                                                         // limiter_pipeline:in_ready -> pcie_256_dma_Rxm_BAR4_limiter:cmd_src_ready
	wire    [9:0] pcie_256_dma_rxm_bar4_limiter_cmd_src_channel;                                                       // pcie_256_dma_Rxm_BAR4_limiter:cmd_src_channel -> limiter_pipeline:in_channel
	wire          pcie_256_dma_rxm_bar4_limiter_cmd_src_startofpacket;                                                 // pcie_256_dma_Rxm_BAR4_limiter:cmd_src_startofpacket -> limiter_pipeline:in_startofpacket
	wire          pcie_256_dma_rxm_bar4_limiter_cmd_src_endofpacket;                                                   // pcie_256_dma_Rxm_BAR4_limiter:cmd_src_endofpacket -> limiter_pipeline:in_endofpacket
	wire          limiter_pipeline_source0_valid;                                                                      // limiter_pipeline:out_valid -> cmd_demux:sink_valid
	wire  [150:0] limiter_pipeline_source0_data;                                                                       // limiter_pipeline:out_data -> cmd_demux:sink_data
	wire          limiter_pipeline_source0_ready;                                                                      // cmd_demux:sink_ready -> limiter_pipeline:out_ready
	wire    [9:0] limiter_pipeline_source0_channel;                                                                    // limiter_pipeline:out_channel -> cmd_demux:sink_channel
	wire          limiter_pipeline_source0_startofpacket;                                                              // limiter_pipeline:out_startofpacket -> cmd_demux:sink_startofpacket
	wire          limiter_pipeline_source0_endofpacket;                                                                // limiter_pipeline:out_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                                   // rsp_mux:src_valid -> limiter_pipeline_001:in_valid
	wire  [150:0] rsp_mux_src_data;                                                                                    // rsp_mux:src_data -> limiter_pipeline_001:in_data
	wire          rsp_mux_src_ready;                                                                                   // limiter_pipeline_001:in_ready -> rsp_mux:src_ready
	wire    [9:0] rsp_mux_src_channel;                                                                                 // rsp_mux:src_channel -> limiter_pipeline_001:in_channel
	wire          rsp_mux_src_startofpacket;                                                                           // rsp_mux:src_startofpacket -> limiter_pipeline_001:in_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                             // rsp_mux:src_endofpacket -> limiter_pipeline_001:in_endofpacket
	wire          limiter_pipeline_001_source0_valid;                                                                  // limiter_pipeline_001:out_valid -> pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_valid
	wire  [150:0] limiter_pipeline_001_source0_data;                                                                   // limiter_pipeline_001:out_data -> pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_data
	wire          limiter_pipeline_001_source0_ready;                                                                  // pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_ready -> limiter_pipeline_001:out_ready
	wire    [9:0] limiter_pipeline_001_source0_channel;                                                                // limiter_pipeline_001:out_channel -> pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_channel
	wire          limiter_pipeline_001_source0_startofpacket;                                                          // limiter_pipeline_001:out_startofpacket -> pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_startofpacket
	wire          limiter_pipeline_001_source0_endofpacket;                                                            // limiter_pipeline_001:out_endofpacket -> pcie_256_dma_Rxm_BAR4_limiter:rsp_sink_endofpacket
	wire    [0:0] pcie_256_dma_dma_wr_master_limiter_cmd_src_valid;                                                    // pcie_256_dma_dma_wr_master_limiter:cmd_src_valid -> limiter_pipeline_002:in_valid
	wire  [402:0] pcie_256_dma_dma_wr_master_limiter_cmd_src_data;                                                     // pcie_256_dma_dma_wr_master_limiter:cmd_src_data -> limiter_pipeline_002:in_data
	wire          pcie_256_dma_dma_wr_master_limiter_cmd_src_ready;                                                    // limiter_pipeline_002:in_ready -> pcie_256_dma_dma_wr_master_limiter:cmd_src_ready
	wire    [9:0] pcie_256_dma_dma_wr_master_limiter_cmd_src_channel;                                                  // pcie_256_dma_dma_wr_master_limiter:cmd_src_channel -> limiter_pipeline_002:in_channel
	wire          pcie_256_dma_dma_wr_master_limiter_cmd_src_startofpacket;                                            // pcie_256_dma_dma_wr_master_limiter:cmd_src_startofpacket -> limiter_pipeline_002:in_startofpacket
	wire          pcie_256_dma_dma_wr_master_limiter_cmd_src_endofpacket;                                              // pcie_256_dma_dma_wr_master_limiter:cmd_src_endofpacket -> limiter_pipeline_002:in_endofpacket
	wire          limiter_pipeline_002_source0_valid;                                                                  // limiter_pipeline_002:out_valid -> cmd_demux_002:sink_valid
	wire  [402:0] limiter_pipeline_002_source0_data;                                                                   // limiter_pipeline_002:out_data -> cmd_demux_002:sink_data
	wire          limiter_pipeline_002_source0_ready;                                                                  // cmd_demux_002:sink_ready -> limiter_pipeline_002:out_ready
	wire    [9:0] limiter_pipeline_002_source0_channel;                                                                // limiter_pipeline_002:out_channel -> cmd_demux_002:sink_channel
	wire          limiter_pipeline_002_source0_startofpacket;                                                          // limiter_pipeline_002:out_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          limiter_pipeline_002_source0_endofpacket;                                                            // limiter_pipeline_002:out_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                                               // rsp_mux_002:src_valid -> limiter_pipeline_003:in_valid
	wire  [402:0] rsp_mux_002_src_data;                                                                                // rsp_mux_002:src_data -> limiter_pipeline_003:in_data
	wire          rsp_mux_002_src_ready;                                                                               // limiter_pipeline_003:in_ready -> rsp_mux_002:src_ready
	wire    [9:0] rsp_mux_002_src_channel;                                                                             // rsp_mux_002:src_channel -> limiter_pipeline_003:in_channel
	wire          rsp_mux_002_src_startofpacket;                                                                       // rsp_mux_002:src_startofpacket -> limiter_pipeline_003:in_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                         // rsp_mux_002:src_endofpacket -> limiter_pipeline_003:in_endofpacket
	wire          limiter_pipeline_003_source0_valid;                                                                  // limiter_pipeline_003:out_valid -> pcie_256_dma_dma_wr_master_limiter:rsp_sink_valid
	wire  [402:0] limiter_pipeline_003_source0_data;                                                                   // limiter_pipeline_003:out_data -> pcie_256_dma_dma_wr_master_limiter:rsp_sink_data
	wire          limiter_pipeline_003_source0_ready;                                                                  // pcie_256_dma_dma_wr_master_limiter:rsp_sink_ready -> limiter_pipeline_003:out_ready
	wire    [9:0] limiter_pipeline_003_source0_channel;                                                                // limiter_pipeline_003:out_channel -> pcie_256_dma_dma_wr_master_limiter:rsp_sink_channel
	wire          limiter_pipeline_003_source0_startofpacket;                                                          // limiter_pipeline_003:out_startofpacket -> pcie_256_dma_dma_wr_master_limiter:rsp_sink_startofpacket
	wire          limiter_pipeline_003_source0_endofpacket;                                                            // limiter_pipeline_003:out_endofpacket -> pcie_256_dma_dma_wr_master_limiter:rsp_sink_endofpacket
	wire          onchip_memory2_0_s1_burst_adapter_source0_valid;                                                     // onchip_memory2_0_s1_burst_adapter:source0_valid -> agent_pipeline:in_valid
	wire  [402:0] onchip_memory2_0_s1_burst_adapter_source0_data;                                                      // onchip_memory2_0_s1_burst_adapter:source0_data -> agent_pipeline:in_data
	wire          onchip_memory2_0_s1_burst_adapter_source0_ready;                                                     // agent_pipeline:in_ready -> onchip_memory2_0_s1_burst_adapter:source0_ready
	wire    [9:0] onchip_memory2_0_s1_burst_adapter_source0_channel;                                                   // onchip_memory2_0_s1_burst_adapter:source0_channel -> agent_pipeline:in_channel
	wire          onchip_memory2_0_s1_burst_adapter_source0_startofpacket;                                             // onchip_memory2_0_s1_burst_adapter:source0_startofpacket -> agent_pipeline:in_startofpacket
	wire          onchip_memory2_0_s1_burst_adapter_source0_endofpacket;                                               // onchip_memory2_0_s1_burst_adapter:source0_endofpacket -> agent_pipeline:in_endofpacket
	wire          agent_pipeline_source0_valid;                                                                        // agent_pipeline:out_valid -> onchip_memory2_0_s1_agent:cp_valid
	wire  [402:0] agent_pipeline_source0_data;                                                                         // agent_pipeline:out_data -> onchip_memory2_0_s1_agent:cp_data
	wire          agent_pipeline_source0_ready;                                                                        // onchip_memory2_0_s1_agent:cp_ready -> agent_pipeline:out_ready
	wire    [9:0] agent_pipeline_source0_channel;                                                                      // agent_pipeline:out_channel -> onchip_memory2_0_s1_agent:cp_channel
	wire          agent_pipeline_source0_startofpacket;                                                                // agent_pipeline:out_startofpacket -> onchip_memory2_0_s1_agent:cp_startofpacket
	wire          agent_pipeline_source0_endofpacket;                                                                  // agent_pipeline:out_endofpacket -> onchip_memory2_0_s1_agent:cp_endofpacket
	wire          onchip_memory2_0_s1_agent_rp_valid;                                                                  // onchip_memory2_0_s1_agent:rp_valid -> agent_pipeline_001:in_valid
	wire  [402:0] onchip_memory2_0_s1_agent_rp_data;                                                                   // onchip_memory2_0_s1_agent:rp_data -> agent_pipeline_001:in_data
	wire          onchip_memory2_0_s1_agent_rp_ready;                                                                  // agent_pipeline_001:in_ready -> onchip_memory2_0_s1_agent:rp_ready
	wire          onchip_memory2_0_s1_agent_rp_startofpacket;                                                          // onchip_memory2_0_s1_agent:rp_startofpacket -> agent_pipeline_001:in_startofpacket
	wire          onchip_memory2_0_s1_agent_rp_endofpacket;                                                            // onchip_memory2_0_s1_agent:rp_endofpacket -> agent_pipeline_001:in_endofpacket
	wire          agent_pipeline_001_source0_valid;                                                                    // agent_pipeline_001:out_valid -> router_003:sink_valid
	wire  [402:0] agent_pipeline_001_source0_data;                                                                     // agent_pipeline_001:out_data -> router_003:sink_data
	wire          agent_pipeline_001_source0_ready;                                                                    // router_003:sink_ready -> agent_pipeline_001:out_ready
	wire          agent_pipeline_001_source0_startofpacket;                                                            // agent_pipeline_001:out_startofpacket -> router_003:sink_startofpacket
	wire          agent_pipeline_001_source0_endofpacket;                                                              // agent_pipeline_001:out_endofpacket -> router_003:sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                                               // cmd_mux_001:src_valid -> agent_pipeline_002:in_valid
	wire  [150:0] cmd_mux_001_src_data;                                                                                // cmd_mux_001:src_data -> agent_pipeline_002:in_data
	wire          cmd_mux_001_src_ready;                                                                               // agent_pipeline_002:in_ready -> cmd_mux_001:src_ready
	wire    [9:0] cmd_mux_001_src_channel;                                                                             // cmd_mux_001:src_channel -> agent_pipeline_002:in_channel
	wire          cmd_mux_001_src_startofpacket;                                                                       // cmd_mux_001:src_startofpacket -> agent_pipeline_002:in_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                         // cmd_mux_001:src_endofpacket -> agent_pipeline_002:in_endofpacket
	wire          agent_pipeline_002_source0_valid;                                                                    // agent_pipeline_002:out_valid -> pio_led_s1_agent:cp_valid
	wire  [150:0] agent_pipeline_002_source0_data;                                                                     // agent_pipeline_002:out_data -> pio_led_s1_agent:cp_data
	wire          agent_pipeline_002_source0_ready;                                                                    // pio_led_s1_agent:cp_ready -> agent_pipeline_002:out_ready
	wire    [9:0] agent_pipeline_002_source0_channel;                                                                  // agent_pipeline_002:out_channel -> pio_led_s1_agent:cp_channel
	wire          agent_pipeline_002_source0_startofpacket;                                                            // agent_pipeline_002:out_startofpacket -> pio_led_s1_agent:cp_startofpacket
	wire          agent_pipeline_002_source0_endofpacket;                                                              // agent_pipeline_002:out_endofpacket -> pio_led_s1_agent:cp_endofpacket
	wire          pio_led_s1_agent_rp_valid;                                                                           // pio_led_s1_agent:rp_valid -> agent_pipeline_003:in_valid
	wire  [150:0] pio_led_s1_agent_rp_data;                                                                            // pio_led_s1_agent:rp_data -> agent_pipeline_003:in_data
	wire          pio_led_s1_agent_rp_ready;                                                                           // agent_pipeline_003:in_ready -> pio_led_s1_agent:rp_ready
	wire          pio_led_s1_agent_rp_startofpacket;                                                                   // pio_led_s1_agent:rp_startofpacket -> agent_pipeline_003:in_startofpacket
	wire          pio_led_s1_agent_rp_endofpacket;                                                                     // pio_led_s1_agent:rp_endofpacket -> agent_pipeline_003:in_endofpacket
	wire          agent_pipeline_003_source0_valid;                                                                    // agent_pipeline_003:out_valid -> router_004:sink_valid
	wire  [150:0] agent_pipeline_003_source0_data;                                                                     // agent_pipeline_003:out_data -> router_004:sink_data
	wire          agent_pipeline_003_source0_ready;                                                                    // router_004:sink_ready -> agent_pipeline_003:out_ready
	wire          agent_pipeline_003_source0_startofpacket;                                                            // agent_pipeline_003:out_startofpacket -> router_004:sink_startofpacket
	wire          agent_pipeline_003_source0_endofpacket;                                                              // agent_pipeline_003:out_endofpacket -> router_004:sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                                               // cmd_mux_002:src_valid -> agent_pipeline_004:in_valid
	wire  [150:0] cmd_mux_002_src_data;                                                                                // cmd_mux_002:src_data -> agent_pipeline_004:in_data
	wire          cmd_mux_002_src_ready;                                                                               // agent_pipeline_004:in_ready -> cmd_mux_002:src_ready
	wire    [9:0] cmd_mux_002_src_channel;                                                                             // cmd_mux_002:src_channel -> agent_pipeline_004:in_channel
	wire          cmd_mux_002_src_startofpacket;                                                                       // cmd_mux_002:src_startofpacket -> agent_pipeline_004:in_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                         // cmd_mux_002:src_endofpacket -> agent_pipeline_004:in_endofpacket
	wire          agent_pipeline_004_source0_valid;                                                                    // agent_pipeline_004:out_valid -> pio_button_s1_agent:cp_valid
	wire  [150:0] agent_pipeline_004_source0_data;                                                                     // agent_pipeline_004:out_data -> pio_button_s1_agent:cp_data
	wire          agent_pipeline_004_source0_ready;                                                                    // pio_button_s1_agent:cp_ready -> agent_pipeline_004:out_ready
	wire    [9:0] agent_pipeline_004_source0_channel;                                                                  // agent_pipeline_004:out_channel -> pio_button_s1_agent:cp_channel
	wire          agent_pipeline_004_source0_startofpacket;                                                            // agent_pipeline_004:out_startofpacket -> pio_button_s1_agent:cp_startofpacket
	wire          agent_pipeline_004_source0_endofpacket;                                                              // agent_pipeline_004:out_endofpacket -> pio_button_s1_agent:cp_endofpacket
	wire          pio_button_s1_agent_rp_valid;                                                                        // pio_button_s1_agent:rp_valid -> agent_pipeline_005:in_valid
	wire  [150:0] pio_button_s1_agent_rp_data;                                                                         // pio_button_s1_agent:rp_data -> agent_pipeline_005:in_data
	wire          pio_button_s1_agent_rp_ready;                                                                        // agent_pipeline_005:in_ready -> pio_button_s1_agent:rp_ready
	wire          pio_button_s1_agent_rp_startofpacket;                                                                // pio_button_s1_agent:rp_startofpacket -> agent_pipeline_005:in_startofpacket
	wire          pio_button_s1_agent_rp_endofpacket;                                                                  // pio_button_s1_agent:rp_endofpacket -> agent_pipeline_005:in_endofpacket
	wire          agent_pipeline_005_source0_valid;                                                                    // agent_pipeline_005:out_valid -> router_005:sink_valid
	wire  [150:0] agent_pipeline_005_source0_data;                                                                     // agent_pipeline_005:out_data -> router_005:sink_data
	wire          agent_pipeline_005_source0_ready;                                                                    // router_005:sink_ready -> agent_pipeline_005:out_ready
	wire          agent_pipeline_005_source0_startofpacket;                                                            // agent_pipeline_005:out_startofpacket -> router_005:sink_startofpacket
	wire          agent_pipeline_005_source0_endofpacket;                                                              // agent_pipeline_005:out_endofpacket -> router_005:sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                                               // cmd_mux_003:src_valid -> agent_pipeline_006:in_valid
	wire  [150:0] cmd_mux_003_src_data;                                                                                // cmd_mux_003:src_data -> agent_pipeline_006:in_data
	wire          cmd_mux_003_src_ready;                                                                               // agent_pipeline_006:in_ready -> cmd_mux_003:src_ready
	wire    [9:0] cmd_mux_003_src_channel;                                                                             // cmd_mux_003:src_channel -> agent_pipeline_006:in_channel
	wire          cmd_mux_003_src_startofpacket;                                                                       // cmd_mux_003:src_startofpacket -> agent_pipeline_006:in_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                                         // cmd_mux_003:src_endofpacket -> agent_pipeline_006:in_endofpacket
	wire          agent_pipeline_006_source0_valid;                                                                    // agent_pipeline_006:out_valid -> ddr3a_status_s1_agent:cp_valid
	wire  [150:0] agent_pipeline_006_source0_data;                                                                     // agent_pipeline_006:out_data -> ddr3a_status_s1_agent:cp_data
	wire          agent_pipeline_006_source0_ready;                                                                    // ddr3a_status_s1_agent:cp_ready -> agent_pipeline_006:out_ready
	wire    [9:0] agent_pipeline_006_source0_channel;                                                                  // agent_pipeline_006:out_channel -> ddr3a_status_s1_agent:cp_channel
	wire          agent_pipeline_006_source0_startofpacket;                                                            // agent_pipeline_006:out_startofpacket -> ddr3a_status_s1_agent:cp_startofpacket
	wire          agent_pipeline_006_source0_endofpacket;                                                              // agent_pipeline_006:out_endofpacket -> ddr3a_status_s1_agent:cp_endofpacket
	wire          ddr3a_status_s1_agent_rp_valid;                                                                      // ddr3a_status_s1_agent:rp_valid -> agent_pipeline_007:in_valid
	wire  [150:0] ddr3a_status_s1_agent_rp_data;                                                                       // ddr3a_status_s1_agent:rp_data -> agent_pipeline_007:in_data
	wire          ddr3a_status_s1_agent_rp_ready;                                                                      // agent_pipeline_007:in_ready -> ddr3a_status_s1_agent:rp_ready
	wire          ddr3a_status_s1_agent_rp_startofpacket;                                                              // ddr3a_status_s1_agent:rp_startofpacket -> agent_pipeline_007:in_startofpacket
	wire          ddr3a_status_s1_agent_rp_endofpacket;                                                                // ddr3a_status_s1_agent:rp_endofpacket -> agent_pipeline_007:in_endofpacket
	wire          agent_pipeline_007_source0_valid;                                                                    // agent_pipeline_007:out_valid -> router_006:sink_valid
	wire  [150:0] agent_pipeline_007_source0_data;                                                                     // agent_pipeline_007:out_data -> router_006:sink_data
	wire          agent_pipeline_007_source0_ready;                                                                    // router_006:sink_ready -> agent_pipeline_007:out_ready
	wire          agent_pipeline_007_source0_startofpacket;                                                            // agent_pipeline_007:out_startofpacket -> router_006:sink_startofpacket
	wire          agent_pipeline_007_source0_endofpacket;                                                              // agent_pipeline_007:out_endofpacket -> router_006:sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                                               // cmd_mux_004:src_valid -> agent_pipeline_008:in_valid
	wire  [150:0] cmd_mux_004_src_data;                                                                                // cmd_mux_004:src_data -> agent_pipeline_008:in_data
	wire          cmd_mux_004_src_ready;                                                                               // agent_pipeline_008:in_ready -> cmd_mux_004:src_ready
	wire    [9:0] cmd_mux_004_src_channel;                                                                             // cmd_mux_004:src_channel -> agent_pipeline_008:in_channel
	wire          cmd_mux_004_src_startofpacket;                                                                       // cmd_mux_004:src_startofpacket -> agent_pipeline_008:in_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                                         // cmd_mux_004:src_endofpacket -> agent_pipeline_008:in_endofpacket
	wire          agent_pipeline_008_source0_valid;                                                                    // agent_pipeline_008:out_valid -> ddr3b_status_s1_agent:cp_valid
	wire  [150:0] agent_pipeline_008_source0_data;                                                                     // agent_pipeline_008:out_data -> ddr3b_status_s1_agent:cp_data
	wire          agent_pipeline_008_source0_ready;                                                                    // ddr3b_status_s1_agent:cp_ready -> agent_pipeline_008:out_ready
	wire    [9:0] agent_pipeline_008_source0_channel;                                                                  // agent_pipeline_008:out_channel -> ddr3b_status_s1_agent:cp_channel
	wire          agent_pipeline_008_source0_startofpacket;                                                            // agent_pipeline_008:out_startofpacket -> ddr3b_status_s1_agent:cp_startofpacket
	wire          agent_pipeline_008_source0_endofpacket;                                                              // agent_pipeline_008:out_endofpacket -> ddr3b_status_s1_agent:cp_endofpacket
	wire          ddr3b_status_s1_agent_rp_valid;                                                                      // ddr3b_status_s1_agent:rp_valid -> agent_pipeline_009:in_valid
	wire  [150:0] ddr3b_status_s1_agent_rp_data;                                                                       // ddr3b_status_s1_agent:rp_data -> agent_pipeline_009:in_data
	wire          ddr3b_status_s1_agent_rp_ready;                                                                      // agent_pipeline_009:in_ready -> ddr3b_status_s1_agent:rp_ready
	wire          ddr3b_status_s1_agent_rp_startofpacket;                                                              // ddr3b_status_s1_agent:rp_startofpacket -> agent_pipeline_009:in_startofpacket
	wire          ddr3b_status_s1_agent_rp_endofpacket;                                                                // ddr3b_status_s1_agent:rp_endofpacket -> agent_pipeline_009:in_endofpacket
	wire          agent_pipeline_009_source0_valid;                                                                    // agent_pipeline_009:out_valid -> router_007:sink_valid
	wire  [150:0] agent_pipeline_009_source0_data;                                                                     // agent_pipeline_009:out_data -> router_007:sink_data
	wire          agent_pipeline_009_source0_ready;                                                                    // router_007:sink_ready -> agent_pipeline_009:out_ready
	wire          agent_pipeline_009_source0_startofpacket;                                                            // agent_pipeline_009:out_startofpacket -> router_007:sink_startofpacket
	wire          agent_pipeline_009_source0_endofpacket;                                                              // agent_pipeline_009:out_endofpacket -> router_007:sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                                               // cmd_mux_005:src_valid -> agent_pipeline_010:in_valid
	wire  [402:0] cmd_mux_005_src_data;                                                                                // cmd_mux_005:src_data -> agent_pipeline_010:in_data
	wire          cmd_mux_005_src_ready;                                                                               // agent_pipeline_010:in_ready -> cmd_mux_005:src_ready
	wire    [9:0] cmd_mux_005_src_channel;                                                                             // cmd_mux_005:src_channel -> agent_pipeline_010:in_channel
	wire          cmd_mux_005_src_startofpacket;                                                                       // cmd_mux_005:src_startofpacket -> agent_pipeline_010:in_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                                         // cmd_mux_005:src_endofpacket -> agent_pipeline_010:in_endofpacket
	wire          agent_pipeline_010_source0_valid;                                                                    // agent_pipeline_010:out_valid -> pcie_256_dma_rd_dts_slave_agent:cp_valid
	wire  [402:0] agent_pipeline_010_source0_data;                                                                     // agent_pipeline_010:out_data -> pcie_256_dma_rd_dts_slave_agent:cp_data
	wire          agent_pipeline_010_source0_ready;                                                                    // pcie_256_dma_rd_dts_slave_agent:cp_ready -> agent_pipeline_010:out_ready
	wire    [9:0] agent_pipeline_010_source0_channel;                                                                  // agent_pipeline_010:out_channel -> pcie_256_dma_rd_dts_slave_agent:cp_channel
	wire          agent_pipeline_010_source0_startofpacket;                                                            // agent_pipeline_010:out_startofpacket -> pcie_256_dma_rd_dts_slave_agent:cp_startofpacket
	wire          agent_pipeline_010_source0_endofpacket;                                                              // agent_pipeline_010:out_endofpacket -> pcie_256_dma_rd_dts_slave_agent:cp_endofpacket
	wire          pcie_256_dma_rd_dts_slave_agent_rp_valid;                                                            // pcie_256_dma_rd_dts_slave_agent:rp_valid -> agent_pipeline_011:in_valid
	wire  [402:0] pcie_256_dma_rd_dts_slave_agent_rp_data;                                                             // pcie_256_dma_rd_dts_slave_agent:rp_data -> agent_pipeline_011:in_data
	wire          pcie_256_dma_rd_dts_slave_agent_rp_ready;                                                            // agent_pipeline_011:in_ready -> pcie_256_dma_rd_dts_slave_agent:rp_ready
	wire          pcie_256_dma_rd_dts_slave_agent_rp_startofpacket;                                                    // pcie_256_dma_rd_dts_slave_agent:rp_startofpacket -> agent_pipeline_011:in_startofpacket
	wire          pcie_256_dma_rd_dts_slave_agent_rp_endofpacket;                                                      // pcie_256_dma_rd_dts_slave_agent:rp_endofpacket -> agent_pipeline_011:in_endofpacket
	wire          agent_pipeline_011_source0_valid;                                                                    // agent_pipeline_011:out_valid -> router_008:sink_valid
	wire  [402:0] agent_pipeline_011_source0_data;                                                                     // agent_pipeline_011:out_data -> router_008:sink_data
	wire          agent_pipeline_011_source0_ready;                                                                    // router_008:sink_ready -> agent_pipeline_011:out_ready
	wire          agent_pipeline_011_source0_startofpacket;                                                            // agent_pipeline_011:out_startofpacket -> router_008:sink_startofpacket
	wire          agent_pipeline_011_source0_endofpacket;                                                              // agent_pipeline_011:out_endofpacket -> router_008:sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                               // cmd_mux_006:src_valid -> agent_pipeline_012:in_valid
	wire  [690:0] cmd_mux_006_src_data;                                                                                // cmd_mux_006:src_data -> agent_pipeline_012:in_data
	wire          cmd_mux_006_src_ready;                                                                               // agent_pipeline_012:in_ready -> cmd_mux_006:src_ready
	wire    [9:0] cmd_mux_006_src_channel;                                                                             // cmd_mux_006:src_channel -> agent_pipeline_012:in_channel
	wire          cmd_mux_006_src_startofpacket;                                                                       // cmd_mux_006:src_startofpacket -> agent_pipeline_012:in_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                                         // cmd_mux_006:src_endofpacket -> agent_pipeline_012:in_endofpacket
	wire          agent_pipeline_012_source0_valid;                                                                    // agent_pipeline_012:out_valid -> mm_clock_crossing_bridge_ddr3a_s0_agent:cp_valid
	wire  [690:0] agent_pipeline_012_source0_data;                                                                     // agent_pipeline_012:out_data -> mm_clock_crossing_bridge_ddr3a_s0_agent:cp_data
	wire          agent_pipeline_012_source0_ready;                                                                    // mm_clock_crossing_bridge_ddr3a_s0_agent:cp_ready -> agent_pipeline_012:out_ready
	wire    [9:0] agent_pipeline_012_source0_channel;                                                                  // agent_pipeline_012:out_channel -> mm_clock_crossing_bridge_ddr3a_s0_agent:cp_channel
	wire          agent_pipeline_012_source0_startofpacket;                                                            // agent_pipeline_012:out_startofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent:cp_startofpacket
	wire          agent_pipeline_012_source0_endofpacket;                                                              // agent_pipeline_012:out_endofpacket -> mm_clock_crossing_bridge_ddr3a_s0_agent:cp_endofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rp_valid;                                                    // mm_clock_crossing_bridge_ddr3a_s0_agent:rp_valid -> agent_pipeline_013:in_valid
	wire  [690:0] mm_clock_crossing_bridge_ddr3a_s0_agent_rp_data;                                                     // mm_clock_crossing_bridge_ddr3a_s0_agent:rp_data -> agent_pipeline_013:in_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rp_ready;                                                    // agent_pipeline_013:in_ready -> mm_clock_crossing_bridge_ddr3a_s0_agent:rp_ready
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rp_startofpacket;                                            // mm_clock_crossing_bridge_ddr3a_s0_agent:rp_startofpacket -> agent_pipeline_013:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rp_endofpacket;                                              // mm_clock_crossing_bridge_ddr3a_s0_agent:rp_endofpacket -> agent_pipeline_013:in_endofpacket
	wire          agent_pipeline_013_source0_valid;                                                                    // agent_pipeline_013:out_valid -> router_009:sink_valid
	wire  [690:0] agent_pipeline_013_source0_data;                                                                     // agent_pipeline_013:out_data -> router_009:sink_data
	wire          agent_pipeline_013_source0_ready;                                                                    // router_009:sink_ready -> agent_pipeline_013:out_ready
	wire          agent_pipeline_013_source0_startofpacket;                                                            // agent_pipeline_013:out_startofpacket -> router_009:sink_startofpacket
	wire          agent_pipeline_013_source0_endofpacket;                                                              // agent_pipeline_013:out_endofpacket -> router_009:sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                                               // cmd_mux_007:src_valid -> agent_pipeline_014:in_valid
	wire  [690:0] cmd_mux_007_src_data;                                                                                // cmd_mux_007:src_data -> agent_pipeline_014:in_data
	wire          cmd_mux_007_src_ready;                                                                               // agent_pipeline_014:in_ready -> cmd_mux_007:src_ready
	wire    [9:0] cmd_mux_007_src_channel;                                                                             // cmd_mux_007:src_channel -> agent_pipeline_014:in_channel
	wire          cmd_mux_007_src_startofpacket;                                                                       // cmd_mux_007:src_startofpacket -> agent_pipeline_014:in_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                                         // cmd_mux_007:src_endofpacket -> agent_pipeline_014:in_endofpacket
	wire          agent_pipeline_014_source0_valid;                                                                    // agent_pipeline_014:out_valid -> mm_clock_crossing_bridge_ddr3b_s0_agent:cp_valid
	wire  [690:0] agent_pipeline_014_source0_data;                                                                     // agent_pipeline_014:out_data -> mm_clock_crossing_bridge_ddr3b_s0_agent:cp_data
	wire          agent_pipeline_014_source0_ready;                                                                    // mm_clock_crossing_bridge_ddr3b_s0_agent:cp_ready -> agent_pipeline_014:out_ready
	wire    [9:0] agent_pipeline_014_source0_channel;                                                                  // agent_pipeline_014:out_channel -> mm_clock_crossing_bridge_ddr3b_s0_agent:cp_channel
	wire          agent_pipeline_014_source0_startofpacket;                                                            // agent_pipeline_014:out_startofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent:cp_startofpacket
	wire          agent_pipeline_014_source0_endofpacket;                                                              // agent_pipeline_014:out_endofpacket -> mm_clock_crossing_bridge_ddr3b_s0_agent:cp_endofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rp_valid;                                                    // mm_clock_crossing_bridge_ddr3b_s0_agent:rp_valid -> agent_pipeline_015:in_valid
	wire  [690:0] mm_clock_crossing_bridge_ddr3b_s0_agent_rp_data;                                                     // mm_clock_crossing_bridge_ddr3b_s0_agent:rp_data -> agent_pipeline_015:in_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rp_ready;                                                    // agent_pipeline_015:in_ready -> mm_clock_crossing_bridge_ddr3b_s0_agent:rp_ready
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rp_startofpacket;                                            // mm_clock_crossing_bridge_ddr3b_s0_agent:rp_startofpacket -> agent_pipeline_015:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rp_endofpacket;                                              // mm_clock_crossing_bridge_ddr3b_s0_agent:rp_endofpacket -> agent_pipeline_015:in_endofpacket
	wire          agent_pipeline_015_source0_valid;                                                                    // agent_pipeline_015:out_valid -> router_010:sink_valid
	wire  [690:0] agent_pipeline_015_source0_data;                                                                     // agent_pipeline_015:out_data -> router_010:sink_data
	wire          agent_pipeline_015_source0_ready;                                                                    // router_010:sink_ready -> agent_pipeline_015:out_ready
	wire          agent_pipeline_015_source0_startofpacket;                                                            // agent_pipeline_015:out_startofpacket -> router_010:sink_startofpacket
	wire          agent_pipeline_015_source0_endofpacket;                                                              // agent_pipeline_015:out_endofpacket -> router_010:sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                                               // cmd_mux_008:src_valid -> agent_pipeline_016:in_valid
	wire  [402:0] cmd_mux_008_src_data;                                                                                // cmd_mux_008:src_data -> agent_pipeline_016:in_data
	wire          cmd_mux_008_src_ready;                                                                               // agent_pipeline_016:in_ready -> cmd_mux_008:src_ready
	wire    [9:0] cmd_mux_008_src_channel;                                                                             // cmd_mux_008:src_channel -> agent_pipeline_016:in_channel
	wire          cmd_mux_008_src_startofpacket;                                                                       // cmd_mux_008:src_startofpacket -> agent_pipeline_016:in_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                                         // cmd_mux_008:src_endofpacket -> agent_pipeline_016:in_endofpacket
	wire          agent_pipeline_016_source0_valid;                                                                    // agent_pipeline_016:out_valid -> pcie_256_dma_wr_dts_slave_agent:cp_valid
	wire  [402:0] agent_pipeline_016_source0_data;                                                                     // agent_pipeline_016:out_data -> pcie_256_dma_wr_dts_slave_agent:cp_data
	wire          agent_pipeline_016_source0_ready;                                                                    // pcie_256_dma_wr_dts_slave_agent:cp_ready -> agent_pipeline_016:out_ready
	wire    [9:0] agent_pipeline_016_source0_channel;                                                                  // agent_pipeline_016:out_channel -> pcie_256_dma_wr_dts_slave_agent:cp_channel
	wire          agent_pipeline_016_source0_startofpacket;                                                            // agent_pipeline_016:out_startofpacket -> pcie_256_dma_wr_dts_slave_agent:cp_startofpacket
	wire          agent_pipeline_016_source0_endofpacket;                                                              // agent_pipeline_016:out_endofpacket -> pcie_256_dma_wr_dts_slave_agent:cp_endofpacket
	wire          pcie_256_dma_wr_dts_slave_agent_rp_valid;                                                            // pcie_256_dma_wr_dts_slave_agent:rp_valid -> agent_pipeline_017:in_valid
	wire  [402:0] pcie_256_dma_wr_dts_slave_agent_rp_data;                                                             // pcie_256_dma_wr_dts_slave_agent:rp_data -> agent_pipeline_017:in_data
	wire          pcie_256_dma_wr_dts_slave_agent_rp_ready;                                                            // agent_pipeline_017:in_ready -> pcie_256_dma_wr_dts_slave_agent:rp_ready
	wire          pcie_256_dma_wr_dts_slave_agent_rp_startofpacket;                                                    // pcie_256_dma_wr_dts_slave_agent:rp_startofpacket -> agent_pipeline_017:in_startofpacket
	wire          pcie_256_dma_wr_dts_slave_agent_rp_endofpacket;                                                      // pcie_256_dma_wr_dts_slave_agent:rp_endofpacket -> agent_pipeline_017:in_endofpacket
	wire          agent_pipeline_017_source0_valid;                                                                    // agent_pipeline_017:out_valid -> router_011:sink_valid
	wire  [402:0] agent_pipeline_017_source0_data;                                                                     // agent_pipeline_017:out_data -> router_011:sink_data
	wire          agent_pipeline_017_source0_ready;                                                                    // router_011:sink_ready -> agent_pipeline_017:out_ready
	wire          agent_pipeline_017_source0_startofpacket;                                                            // agent_pipeline_017:out_startofpacket -> router_011:sink_startofpacket
	wire          agent_pipeline_017_source0_endofpacket;                                                              // agent_pipeline_017:out_endofpacket -> router_011:sink_endofpacket
	wire          onchip_memory2_0_s2_burst_adapter_source0_valid;                                                     // onchip_memory2_0_s2_burst_adapter:source0_valid -> agent_pipeline_018:in_valid
	wire  [402:0] onchip_memory2_0_s2_burst_adapter_source0_data;                                                      // onchip_memory2_0_s2_burst_adapter:source0_data -> agent_pipeline_018:in_data
	wire          onchip_memory2_0_s2_burst_adapter_source0_ready;                                                     // agent_pipeline_018:in_ready -> onchip_memory2_0_s2_burst_adapter:source0_ready
	wire    [9:0] onchip_memory2_0_s2_burst_adapter_source0_channel;                                                   // onchip_memory2_0_s2_burst_adapter:source0_channel -> agent_pipeline_018:in_channel
	wire          onchip_memory2_0_s2_burst_adapter_source0_startofpacket;                                             // onchip_memory2_0_s2_burst_adapter:source0_startofpacket -> agent_pipeline_018:in_startofpacket
	wire          onchip_memory2_0_s2_burst_adapter_source0_endofpacket;                                               // onchip_memory2_0_s2_burst_adapter:source0_endofpacket -> agent_pipeline_018:in_endofpacket
	wire          agent_pipeline_018_source0_valid;                                                                    // agent_pipeline_018:out_valid -> onchip_memory2_0_s2_agent:cp_valid
	wire  [402:0] agent_pipeline_018_source0_data;                                                                     // agent_pipeline_018:out_data -> onchip_memory2_0_s2_agent:cp_data
	wire          agent_pipeline_018_source0_ready;                                                                    // onchip_memory2_0_s2_agent:cp_ready -> agent_pipeline_018:out_ready
	wire    [9:0] agent_pipeline_018_source0_channel;                                                                  // agent_pipeline_018:out_channel -> onchip_memory2_0_s2_agent:cp_channel
	wire          agent_pipeline_018_source0_startofpacket;                                                            // agent_pipeline_018:out_startofpacket -> onchip_memory2_0_s2_agent:cp_startofpacket
	wire          agent_pipeline_018_source0_endofpacket;                                                              // agent_pipeline_018:out_endofpacket -> onchip_memory2_0_s2_agent:cp_endofpacket
	wire          onchip_memory2_0_s2_agent_rp_valid;                                                                  // onchip_memory2_0_s2_agent:rp_valid -> agent_pipeline_019:in_valid
	wire  [402:0] onchip_memory2_0_s2_agent_rp_data;                                                                   // onchip_memory2_0_s2_agent:rp_data -> agent_pipeline_019:in_data
	wire          onchip_memory2_0_s2_agent_rp_ready;                                                                  // agent_pipeline_019:in_ready -> onchip_memory2_0_s2_agent:rp_ready
	wire          onchip_memory2_0_s2_agent_rp_startofpacket;                                                          // onchip_memory2_0_s2_agent:rp_startofpacket -> agent_pipeline_019:in_startofpacket
	wire          onchip_memory2_0_s2_agent_rp_endofpacket;                                                            // onchip_memory2_0_s2_agent:rp_endofpacket -> agent_pipeline_019:in_endofpacket
	wire          agent_pipeline_019_source0_valid;                                                                    // agent_pipeline_019:out_valid -> router_012:sink_valid
	wire  [402:0] agent_pipeline_019_source0_data;                                                                     // agent_pipeline_019:out_data -> router_012:sink_data
	wire          agent_pipeline_019_source0_ready;                                                                    // router_012:sink_ready -> agent_pipeline_019:out_ready
	wire          agent_pipeline_019_source0_startofpacket;                                                            // agent_pipeline_019:out_startofpacket -> router_012:sink_startofpacket
	wire          agent_pipeline_019_source0_endofpacket;                                                              // agent_pipeline_019:out_endofpacket -> router_012:sink_endofpacket
	wire          pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_valid;                            // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_valid -> mux_pipeline:in_valid
	wire  [402:0] pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_data;                             // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_data -> mux_pipeline:in_data
	wire          pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_ready;                            // mux_pipeline:in_ready -> pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_ready
	wire    [9:0] pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_channel;                          // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_channel -> mux_pipeline:in_channel
	wire          pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket;                    // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_startofpacket -> mux_pipeline:in_startofpacket
	wire          pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket;                      // pcie_256_dma_Rxm_BAR4_to_onchip_memory2_0_s1_cmd_width_adapter:out_endofpacket -> mux_pipeline:in_endofpacket
	wire          mux_pipeline_source0_valid;                                                                          // mux_pipeline:out_valid -> cmd_mux:sink0_valid
	wire  [402:0] mux_pipeline_source0_data;                                                                           // mux_pipeline:out_data -> cmd_mux:sink0_data
	wire          mux_pipeline_source0_ready;                                                                          // cmd_mux:sink0_ready -> mux_pipeline:out_ready
	wire    [9:0] mux_pipeline_source0_channel;                                                                        // mux_pipeline:out_channel -> cmd_mux:sink0_channel
	wire          mux_pipeline_source0_startofpacket;                                                                  // mux_pipeline:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          mux_pipeline_source0_endofpacket;                                                                    // mux_pipeline:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                            // cmd_demux_001:src0_valid -> mux_pipeline_001:in_valid
	wire  [402:0] cmd_demux_001_src0_data;                                                                             // cmd_demux_001:src0_data -> mux_pipeline_001:in_data
	wire          cmd_demux_001_src0_ready;                                                                            // mux_pipeline_001:in_ready -> cmd_demux_001:src0_ready
	wire    [9:0] cmd_demux_001_src0_channel;                                                                          // cmd_demux_001:src0_channel -> mux_pipeline_001:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                                    // cmd_demux_001:src0_startofpacket -> mux_pipeline_001:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                      // cmd_demux_001:src0_endofpacket -> mux_pipeline_001:in_endofpacket
	wire          mux_pipeline_001_source0_valid;                                                                      // mux_pipeline_001:out_valid -> cmd_mux:sink1_valid
	wire  [402:0] mux_pipeline_001_source0_data;                                                                       // mux_pipeline_001:out_data -> cmd_mux:sink1_data
	wire          mux_pipeline_001_source0_ready;                                                                      // cmd_mux:sink1_ready -> mux_pipeline_001:out_ready
	wire    [9:0] mux_pipeline_001_source0_channel;                                                                    // mux_pipeline_001:out_channel -> cmd_mux:sink1_channel
	wire          mux_pipeline_001_source0_startofpacket;                                                              // mux_pipeline_001:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          mux_pipeline_001_source0_endofpacket;                                                                // mux_pipeline_001:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_src1_valid;                                                                                // cmd_demux:src1_valid -> mux_pipeline_002:in_valid
	wire  [150:0] cmd_demux_src1_data;                                                                                 // cmd_demux:src1_data -> mux_pipeline_002:in_data
	wire          cmd_demux_src1_ready;                                                                                // mux_pipeline_002:in_ready -> cmd_demux:src1_ready
	wire    [9:0] cmd_demux_src1_channel;                                                                              // cmd_demux:src1_channel -> mux_pipeline_002:in_channel
	wire          cmd_demux_src1_startofpacket;                                                                        // cmd_demux:src1_startofpacket -> mux_pipeline_002:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                                          // cmd_demux:src1_endofpacket -> mux_pipeline_002:in_endofpacket
	wire          mux_pipeline_002_source0_valid;                                                                      // mux_pipeline_002:out_valid -> cmd_mux_001:sink0_valid
	wire  [150:0] mux_pipeline_002_source0_data;                                                                       // mux_pipeline_002:out_data -> cmd_mux_001:sink0_data
	wire          mux_pipeline_002_source0_ready;                                                                      // cmd_mux_001:sink0_ready -> mux_pipeline_002:out_ready
	wire    [9:0] mux_pipeline_002_source0_channel;                                                                    // mux_pipeline_002:out_channel -> cmd_mux_001:sink0_channel
	wire          mux_pipeline_002_source0_startofpacket;                                                              // mux_pipeline_002:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          mux_pipeline_002_source0_endofpacket;                                                                // mux_pipeline_002:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                                // cmd_demux:src2_valid -> mux_pipeline_003:in_valid
	wire  [150:0] cmd_demux_src2_data;                                                                                 // cmd_demux:src2_data -> mux_pipeline_003:in_data
	wire          cmd_demux_src2_ready;                                                                                // mux_pipeline_003:in_ready -> cmd_demux:src2_ready
	wire    [9:0] cmd_demux_src2_channel;                                                                              // cmd_demux:src2_channel -> mux_pipeline_003:in_channel
	wire          cmd_demux_src2_startofpacket;                                                                        // cmd_demux:src2_startofpacket -> mux_pipeline_003:in_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                                          // cmd_demux:src2_endofpacket -> mux_pipeline_003:in_endofpacket
	wire          mux_pipeline_003_source0_valid;                                                                      // mux_pipeline_003:out_valid -> cmd_mux_002:sink0_valid
	wire  [150:0] mux_pipeline_003_source0_data;                                                                       // mux_pipeline_003:out_data -> cmd_mux_002:sink0_data
	wire          mux_pipeline_003_source0_ready;                                                                      // cmd_mux_002:sink0_ready -> mux_pipeline_003:out_ready
	wire    [9:0] mux_pipeline_003_source0_channel;                                                                    // mux_pipeline_003:out_channel -> cmd_mux_002:sink0_channel
	wire          mux_pipeline_003_source0_startofpacket;                                                              // mux_pipeline_003:out_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          mux_pipeline_003_source0_endofpacket;                                                                // mux_pipeline_003:out_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          async_fifo_out_valid;                                                                                // async_fifo:out_valid -> mux_pipeline_004:in_valid
	wire  [150:0] async_fifo_out_data;                                                                                 // async_fifo:out_data -> mux_pipeline_004:in_data
	wire          async_fifo_out_ready;                                                                                // mux_pipeline_004:in_ready -> async_fifo:out_ready
	wire    [9:0] async_fifo_out_channel;                                                                              // async_fifo:out_channel -> mux_pipeline_004:in_channel
	wire          async_fifo_out_startofpacket;                                                                        // async_fifo:out_startofpacket -> mux_pipeline_004:in_startofpacket
	wire          async_fifo_out_endofpacket;                                                                          // async_fifo:out_endofpacket -> mux_pipeline_004:in_endofpacket
	wire          mux_pipeline_004_source0_valid;                                                                      // mux_pipeline_004:out_valid -> cmd_mux_003:sink0_valid
	wire  [150:0] mux_pipeline_004_source0_data;                                                                       // mux_pipeline_004:out_data -> cmd_mux_003:sink0_data
	wire          mux_pipeline_004_source0_ready;                                                                      // cmd_mux_003:sink0_ready -> mux_pipeline_004:out_ready
	wire    [9:0] mux_pipeline_004_source0_channel;                                                                    // mux_pipeline_004:out_channel -> cmd_mux_003:sink0_channel
	wire          mux_pipeline_004_source0_startofpacket;                                                              // mux_pipeline_004:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          mux_pipeline_004_source0_endofpacket;                                                                // mux_pipeline_004:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          async_fifo_001_out_valid;                                                                            // async_fifo_001:out_valid -> mux_pipeline_005:in_valid
	wire  [150:0] async_fifo_001_out_data;                                                                             // async_fifo_001:out_data -> mux_pipeline_005:in_data
	wire          async_fifo_001_out_ready;                                                                            // mux_pipeline_005:in_ready -> async_fifo_001:out_ready
	wire    [9:0] async_fifo_001_out_channel;                                                                          // async_fifo_001:out_channel -> mux_pipeline_005:in_channel
	wire          async_fifo_001_out_startofpacket;                                                                    // async_fifo_001:out_startofpacket -> mux_pipeline_005:in_startofpacket
	wire          async_fifo_001_out_endofpacket;                                                                      // async_fifo_001:out_endofpacket -> mux_pipeline_005:in_endofpacket
	wire          mux_pipeline_005_source0_valid;                                                                      // mux_pipeline_005:out_valid -> cmd_mux_004:sink0_valid
	wire  [150:0] mux_pipeline_005_source0_data;                                                                       // mux_pipeline_005:out_data -> cmd_mux_004:sink0_data
	wire          mux_pipeline_005_source0_ready;                                                                      // cmd_mux_004:sink0_ready -> mux_pipeline_005:out_ready
	wire    [9:0] mux_pipeline_005_source0_channel;                                                                    // mux_pipeline_005:out_channel -> cmd_mux_004:sink0_channel
	wire          mux_pipeline_005_source0_startofpacket;                                                              // mux_pipeline_005:out_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          mux_pipeline_005_source0_endofpacket;                                                                // mux_pipeline_005:out_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                            // cmd_demux_001:src1_valid -> mux_pipeline_006:in_valid
	wire  [402:0] cmd_demux_001_src1_data;                                                                             // cmd_demux_001:src1_data -> mux_pipeline_006:in_data
	wire          cmd_demux_001_src1_ready;                                                                            // mux_pipeline_006:in_ready -> cmd_demux_001:src1_ready
	wire    [9:0] cmd_demux_001_src1_channel;                                                                          // cmd_demux_001:src1_channel -> mux_pipeline_006:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                                    // cmd_demux_001:src1_startofpacket -> mux_pipeline_006:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                                      // cmd_demux_001:src1_endofpacket -> mux_pipeline_006:in_endofpacket
	wire          mux_pipeline_006_source0_valid;                                                                      // mux_pipeline_006:out_valid -> cmd_mux_005:sink0_valid
	wire  [402:0] mux_pipeline_006_source0_data;                                                                       // mux_pipeline_006:out_data -> cmd_mux_005:sink0_data
	wire          mux_pipeline_006_source0_ready;                                                                      // cmd_mux_005:sink0_ready -> mux_pipeline_006:out_ready
	wire    [9:0] mux_pipeline_006_source0_channel;                                                                    // mux_pipeline_006:out_channel -> cmd_mux_005:sink0_channel
	wire          mux_pipeline_006_source0_startofpacket;                                                              // mux_pipeline_006:out_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          mux_pipeline_006_source0_endofpacket;                                                                // mux_pipeline_006:out_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid;         // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_valid -> mux_pipeline_007:in_valid
	wire  [690:0] pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data;          // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_data -> mux_pipeline_007:in_data
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready;         // mux_pipeline_007:in_ready -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_ready
	wire    [9:0] pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel;       // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_channel -> mux_pipeline_007:in_channel
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket; // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_startofpacket -> mux_pipeline_007:in_startofpacket
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket;   // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_endofpacket -> mux_pipeline_007:in_endofpacket
	wire          mux_pipeline_007_source0_valid;                                                                      // mux_pipeline_007:out_valid -> cmd_mux_006:sink0_valid
	wire  [690:0] mux_pipeline_007_source0_data;                                                                       // mux_pipeline_007:out_data -> cmd_mux_006:sink0_data
	wire          mux_pipeline_007_source0_ready;                                                                      // cmd_mux_006:sink0_ready -> mux_pipeline_007:out_ready
	wire    [9:0] mux_pipeline_007_source0_channel;                                                                    // mux_pipeline_007:out_channel -> cmd_mux_006:sink0_channel
	wire          mux_pipeline_007_source0_startofpacket;                                                              // mux_pipeline_007:out_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          mux_pipeline_007_source0_endofpacket;                                                                // mux_pipeline_007:out_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid;         // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_valid -> mux_pipeline_008:in_valid
	wire  [690:0] pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data;          // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_data -> mux_pipeline_008:in_data
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready;         // mux_pipeline_008:in_ready -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_ready
	wire    [9:0] pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel;       // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_channel -> mux_pipeline_008:in_channel
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket; // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_startofpacket -> mux_pipeline_008:in_startofpacket
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket;   // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter:out_endofpacket -> mux_pipeline_008:in_endofpacket
	wire          mux_pipeline_008_source0_valid;                                                                      // mux_pipeline_008:out_valid -> cmd_mux_006:sink1_valid
	wire  [690:0] mux_pipeline_008_source0_data;                                                                       // mux_pipeline_008:out_data -> cmd_mux_006:sink1_data
	wire          mux_pipeline_008_source0_ready;                                                                      // cmd_mux_006:sink1_ready -> mux_pipeline_008:out_ready
	wire    [9:0] mux_pipeline_008_source0_channel;                                                                    // mux_pipeline_008:out_channel -> cmd_mux_006:sink1_channel
	wire          mux_pipeline_008_source0_startofpacket;                                                              // mux_pipeline_008:out_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          mux_pipeline_008_source0_endofpacket;                                                                // mux_pipeline_008:out_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid;         // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_valid -> mux_pipeline_009:in_valid
	wire  [690:0] pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data;          // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_data -> mux_pipeline_009:in_data
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready;         // mux_pipeline_009:in_ready -> pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_ready
	wire    [9:0] pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel;       // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_channel -> mux_pipeline_009:in_channel
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket; // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_startofpacket -> mux_pipeline_009:in_startofpacket
	wire          pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket;   // pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_endofpacket -> mux_pipeline_009:in_endofpacket
	wire          mux_pipeline_009_source0_valid;                                                                      // mux_pipeline_009:out_valid -> cmd_mux_007:sink0_valid
	wire  [690:0] mux_pipeline_009_source0_data;                                                                       // mux_pipeline_009:out_data -> cmd_mux_007:sink0_data
	wire          mux_pipeline_009_source0_ready;                                                                      // cmd_mux_007:sink0_ready -> mux_pipeline_009:out_ready
	wire    [9:0] mux_pipeline_009_source0_channel;                                                                    // mux_pipeline_009:out_channel -> cmd_mux_007:sink0_channel
	wire          mux_pipeline_009_source0_startofpacket;                                                              // mux_pipeline_009:out_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          mux_pipeline_009_source0_endofpacket;                                                                // mux_pipeline_009:out_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid;         // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_valid -> mux_pipeline_010:in_valid
	wire  [690:0] pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data;          // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_data -> mux_pipeline_010:in_data
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready;         // mux_pipeline_010:in_ready -> pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_ready
	wire    [9:0] pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel;       // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_channel -> mux_pipeline_010:in_channel
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket; // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_startofpacket -> mux_pipeline_010:in_startofpacket
	wire          pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket;   // pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter:out_endofpacket -> mux_pipeline_010:in_endofpacket
	wire          mux_pipeline_010_source0_valid;                                                                      // mux_pipeline_010:out_valid -> cmd_mux_007:sink1_valid
	wire  [690:0] mux_pipeline_010_source0_data;                                                                       // mux_pipeline_010:out_data -> cmd_mux_007:sink1_data
	wire          mux_pipeline_010_source0_ready;                                                                      // cmd_mux_007:sink1_ready -> mux_pipeline_010:out_ready
	wire    [9:0] mux_pipeline_010_source0_channel;                                                                    // mux_pipeline_010:out_channel -> cmd_mux_007:sink1_channel
	wire          mux_pipeline_010_source0_startofpacket;                                                              // mux_pipeline_010:out_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          mux_pipeline_010_source0_endofpacket;                                                                // mux_pipeline_010:out_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_001_src4_valid;                                                                            // cmd_demux_001:src4_valid -> mux_pipeline_011:in_valid
	wire  [402:0] cmd_demux_001_src4_data;                                                                             // cmd_demux_001:src4_data -> mux_pipeline_011:in_data
	wire          cmd_demux_001_src4_ready;                                                                            // mux_pipeline_011:in_ready -> cmd_demux_001:src4_ready
	wire    [9:0] cmd_demux_001_src4_channel;                                                                          // cmd_demux_001:src4_channel -> mux_pipeline_011:in_channel
	wire          cmd_demux_001_src4_startofpacket;                                                                    // cmd_demux_001:src4_startofpacket -> mux_pipeline_011:in_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                                      // cmd_demux_001:src4_endofpacket -> mux_pipeline_011:in_endofpacket
	wire          mux_pipeline_011_source0_valid;                                                                      // mux_pipeline_011:out_valid -> cmd_mux_008:sink0_valid
	wire  [402:0] mux_pipeline_011_source0_data;                                                                       // mux_pipeline_011:out_data -> cmd_mux_008:sink0_data
	wire          mux_pipeline_011_source0_ready;                                                                      // cmd_mux_008:sink0_ready -> mux_pipeline_011:out_ready
	wire    [9:0] mux_pipeline_011_source0_channel;                                                                    // mux_pipeline_011:out_channel -> cmd_mux_008:sink0_channel
	wire          mux_pipeline_011_source0_startofpacket;                                                              // mux_pipeline_011:out_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          mux_pipeline_011_source0_endofpacket;                                                                // mux_pipeline_011:out_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_002_src2_valid;                                                                            // cmd_demux_002:src2_valid -> mux_pipeline_012:in_valid
	wire  [402:0] cmd_demux_002_src2_data;                                                                             // cmd_demux_002:src2_data -> mux_pipeline_012:in_data
	wire          cmd_demux_002_src2_ready;                                                                            // mux_pipeline_012:in_ready -> cmd_demux_002:src2_ready
	wire    [9:0] cmd_demux_002_src2_channel;                                                                          // cmd_demux_002:src2_channel -> mux_pipeline_012:in_channel
	wire          cmd_demux_002_src2_startofpacket;                                                                    // cmd_demux_002:src2_startofpacket -> mux_pipeline_012:in_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                                      // cmd_demux_002:src2_endofpacket -> mux_pipeline_012:in_endofpacket
	wire          mux_pipeline_012_source0_valid;                                                                      // mux_pipeline_012:out_valid -> cmd_mux_009:sink0_valid
	wire  [402:0] mux_pipeline_012_source0_data;                                                                       // mux_pipeline_012:out_data -> cmd_mux_009:sink0_data
	wire          mux_pipeline_012_source0_ready;                                                                      // cmd_mux_009:sink0_ready -> mux_pipeline_012:out_ready
	wire    [9:0] mux_pipeline_012_source0_channel;                                                                    // mux_pipeline_012:out_channel -> cmd_mux_009:sink0_channel
	wire          mux_pipeline_012_source0_startofpacket;                                                              // mux_pipeline_012:out_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          mux_pipeline_012_source0_endofpacket;                                                                // mux_pipeline_012:out_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_valid;                            // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_valid -> mux_pipeline_013:in_valid
	wire  [150:0] onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_data;                             // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_data -> mux_pipeline_013:in_data
	wire          onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_ready;                            // mux_pipeline_013:in_ready -> onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_ready
	wire    [9:0] onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_channel;                          // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_channel -> mux_pipeline_013:in_channel
	wire          onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_startofpacket;                    // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_startofpacket -> mux_pipeline_013:in_startofpacket
	wire          onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_endofpacket;                      // onchip_memory2_0_s1_to_pcie_256_dma_Rxm_BAR4_rsp_width_adapter:out_endofpacket -> mux_pipeline_013:in_endofpacket
	wire          mux_pipeline_013_source0_valid;                                                                      // mux_pipeline_013:out_valid -> rsp_mux:sink0_valid
	wire  [150:0] mux_pipeline_013_source0_data;                                                                       // mux_pipeline_013:out_data -> rsp_mux:sink0_data
	wire          mux_pipeline_013_source0_ready;                                                                      // rsp_mux:sink0_ready -> mux_pipeline_013:out_ready
	wire    [9:0] mux_pipeline_013_source0_channel;                                                                    // mux_pipeline_013:out_channel -> rsp_mux:sink0_channel
	wire          mux_pipeline_013_source0_startofpacket;                                                              // mux_pipeline_013:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          mux_pipeline_013_source0_endofpacket;                                                                // mux_pipeline_013:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                            // rsp_demux_001:src0_valid -> mux_pipeline_014:in_valid
	wire  [150:0] rsp_demux_001_src0_data;                                                                             // rsp_demux_001:src0_data -> mux_pipeline_014:in_data
	wire          rsp_demux_001_src0_ready;                                                                            // mux_pipeline_014:in_ready -> rsp_demux_001:src0_ready
	wire    [9:0] rsp_demux_001_src0_channel;                                                                          // rsp_demux_001:src0_channel -> mux_pipeline_014:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                                    // rsp_demux_001:src0_startofpacket -> mux_pipeline_014:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                                      // rsp_demux_001:src0_endofpacket -> mux_pipeline_014:in_endofpacket
	wire          mux_pipeline_014_source0_valid;                                                                      // mux_pipeline_014:out_valid -> rsp_mux:sink1_valid
	wire  [150:0] mux_pipeline_014_source0_data;                                                                       // mux_pipeline_014:out_data -> rsp_mux:sink1_data
	wire          mux_pipeline_014_source0_ready;                                                                      // rsp_mux:sink1_ready -> mux_pipeline_014:out_ready
	wire    [9:0] mux_pipeline_014_source0_channel;                                                                    // mux_pipeline_014:out_channel -> rsp_mux:sink1_channel
	wire          mux_pipeline_014_source0_startofpacket;                                                              // mux_pipeline_014:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          mux_pipeline_014_source0_endofpacket;                                                                // mux_pipeline_014:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                            // rsp_demux_002:src0_valid -> mux_pipeline_015:in_valid
	wire  [150:0] rsp_demux_002_src0_data;                                                                             // rsp_demux_002:src0_data -> mux_pipeline_015:in_data
	wire          rsp_demux_002_src0_ready;                                                                            // mux_pipeline_015:in_ready -> rsp_demux_002:src0_ready
	wire    [9:0] rsp_demux_002_src0_channel;                                                                          // rsp_demux_002:src0_channel -> mux_pipeline_015:in_channel
	wire          rsp_demux_002_src0_startofpacket;                                                                    // rsp_demux_002:src0_startofpacket -> mux_pipeline_015:in_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                                      // rsp_demux_002:src0_endofpacket -> mux_pipeline_015:in_endofpacket
	wire          mux_pipeline_015_source0_valid;                                                                      // mux_pipeline_015:out_valid -> rsp_mux:sink2_valid
	wire  [150:0] mux_pipeline_015_source0_data;                                                                       // mux_pipeline_015:out_data -> rsp_mux:sink2_data
	wire          mux_pipeline_015_source0_ready;                                                                      // rsp_mux:sink2_ready -> mux_pipeline_015:out_ready
	wire    [9:0] mux_pipeline_015_source0_channel;                                                                    // mux_pipeline_015:out_channel -> rsp_mux:sink2_channel
	wire          mux_pipeline_015_source0_startofpacket;                                                              // mux_pipeline_015:out_startofpacket -> rsp_mux:sink2_startofpacket
	wire          mux_pipeline_015_source0_endofpacket;                                                                // mux_pipeline_015:out_endofpacket -> rsp_mux:sink2_endofpacket
	wire          async_fifo_002_out_valid;                                                                            // async_fifo_002:out_valid -> mux_pipeline_016:in_valid
	wire  [150:0] async_fifo_002_out_data;                                                                             // async_fifo_002:out_data -> mux_pipeline_016:in_data
	wire          async_fifo_002_out_ready;                                                                            // mux_pipeline_016:in_ready -> async_fifo_002:out_ready
	wire    [9:0] async_fifo_002_out_channel;                                                                          // async_fifo_002:out_channel -> mux_pipeline_016:in_channel
	wire          async_fifo_002_out_startofpacket;                                                                    // async_fifo_002:out_startofpacket -> mux_pipeline_016:in_startofpacket
	wire          async_fifo_002_out_endofpacket;                                                                      // async_fifo_002:out_endofpacket -> mux_pipeline_016:in_endofpacket
	wire          mux_pipeline_016_source0_valid;                                                                      // mux_pipeline_016:out_valid -> rsp_mux:sink3_valid
	wire  [150:0] mux_pipeline_016_source0_data;                                                                       // mux_pipeline_016:out_data -> rsp_mux:sink3_data
	wire          mux_pipeline_016_source0_ready;                                                                      // rsp_mux:sink3_ready -> mux_pipeline_016:out_ready
	wire    [9:0] mux_pipeline_016_source0_channel;                                                                    // mux_pipeline_016:out_channel -> rsp_mux:sink3_channel
	wire          mux_pipeline_016_source0_startofpacket;                                                              // mux_pipeline_016:out_startofpacket -> rsp_mux:sink3_startofpacket
	wire          mux_pipeline_016_source0_endofpacket;                                                                // mux_pipeline_016:out_endofpacket -> rsp_mux:sink3_endofpacket
	wire          async_fifo_003_out_valid;                                                                            // async_fifo_003:out_valid -> mux_pipeline_017:in_valid
	wire  [150:0] async_fifo_003_out_data;                                                                             // async_fifo_003:out_data -> mux_pipeline_017:in_data
	wire          async_fifo_003_out_ready;                                                                            // mux_pipeline_017:in_ready -> async_fifo_003:out_ready
	wire    [9:0] async_fifo_003_out_channel;                                                                          // async_fifo_003:out_channel -> mux_pipeline_017:in_channel
	wire          async_fifo_003_out_startofpacket;                                                                    // async_fifo_003:out_startofpacket -> mux_pipeline_017:in_startofpacket
	wire          async_fifo_003_out_endofpacket;                                                                      // async_fifo_003:out_endofpacket -> mux_pipeline_017:in_endofpacket
	wire          mux_pipeline_017_source0_valid;                                                                      // mux_pipeline_017:out_valid -> rsp_mux:sink4_valid
	wire  [150:0] mux_pipeline_017_source0_data;                                                                       // mux_pipeline_017:out_data -> rsp_mux:sink4_data
	wire          mux_pipeline_017_source0_ready;                                                                      // rsp_mux:sink4_ready -> mux_pipeline_017:out_ready
	wire    [9:0] mux_pipeline_017_source0_channel;                                                                    // mux_pipeline_017:out_channel -> rsp_mux:sink4_channel
	wire          mux_pipeline_017_source0_startofpacket;                                                              // mux_pipeline_017:out_startofpacket -> rsp_mux:sink4_startofpacket
	wire          mux_pipeline_017_source0_endofpacket;                                                                // mux_pipeline_017:out_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_src1_valid;                                                                                // rsp_demux:src1_valid -> mux_pipeline_018:in_valid
	wire  [402:0] rsp_demux_src1_data;                                                                                 // rsp_demux:src1_data -> mux_pipeline_018:in_data
	wire          rsp_demux_src1_ready;                                                                                // mux_pipeline_018:in_ready -> rsp_demux:src1_ready
	wire    [9:0] rsp_demux_src1_channel;                                                                              // rsp_demux:src1_channel -> mux_pipeline_018:in_channel
	wire          rsp_demux_src1_startofpacket;                                                                        // rsp_demux:src1_startofpacket -> mux_pipeline_018:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                          // rsp_demux:src1_endofpacket -> mux_pipeline_018:in_endofpacket
	wire          mux_pipeline_018_source0_valid;                                                                      // mux_pipeline_018:out_valid -> rsp_mux_001:sink0_valid
	wire  [402:0] mux_pipeline_018_source0_data;                                                                       // mux_pipeline_018:out_data -> rsp_mux_001:sink0_data
	wire          mux_pipeline_018_source0_ready;                                                                      // rsp_mux_001:sink0_ready -> mux_pipeline_018:out_ready
	wire    [9:0] mux_pipeline_018_source0_channel;                                                                    // mux_pipeline_018:out_channel -> rsp_mux_001:sink0_channel
	wire          mux_pipeline_018_source0_startofpacket;                                                              // mux_pipeline_018:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          mux_pipeline_018_source0_endofpacket;                                                                // mux_pipeline_018:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                            // rsp_demux_005:src0_valid -> mux_pipeline_019:in_valid
	wire  [402:0] rsp_demux_005_src0_data;                                                                             // rsp_demux_005:src0_data -> mux_pipeline_019:in_data
	wire          rsp_demux_005_src0_ready;                                                                            // mux_pipeline_019:in_ready -> rsp_demux_005:src0_ready
	wire    [9:0] rsp_demux_005_src0_channel;                                                                          // rsp_demux_005:src0_channel -> mux_pipeline_019:in_channel
	wire          rsp_demux_005_src0_startofpacket;                                                                    // rsp_demux_005:src0_startofpacket -> mux_pipeline_019:in_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                                      // rsp_demux_005:src0_endofpacket -> mux_pipeline_019:in_endofpacket
	wire          mux_pipeline_019_source0_valid;                                                                      // mux_pipeline_019:out_valid -> rsp_mux_001:sink1_valid
	wire  [402:0] mux_pipeline_019_source0_data;                                                                       // mux_pipeline_019:out_data -> rsp_mux_001:sink1_data
	wire          mux_pipeline_019_source0_ready;                                                                      // rsp_mux_001:sink1_ready -> mux_pipeline_019:out_ready
	wire    [9:0] mux_pipeline_019_source0_channel;                                                                    // mux_pipeline_019:out_channel -> rsp_mux_001:sink1_channel
	wire          mux_pipeline_019_source0_startofpacket;                                                              // mux_pipeline_019:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          mux_pipeline_019_source0_endofpacket;                                                                // mux_pipeline_019:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid;         // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_valid -> mux_pipeline_020:in_valid
	wire  [402:0] mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data;          // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_data -> mux_pipeline_020:in_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready;         // mux_pipeline_020:in_ready -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_ready
	wire    [9:0] mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel;       // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_channel -> mux_pipeline_020:in_channel
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket; // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_startofpacket -> mux_pipeline_020:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket;   // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_endofpacket -> mux_pipeline_020:in_endofpacket
	wire          mux_pipeline_020_source0_valid;                                                                      // mux_pipeline_020:out_valid -> rsp_mux_001:sink2_valid
	wire  [402:0] mux_pipeline_020_source0_data;                                                                       // mux_pipeline_020:out_data -> rsp_mux_001:sink2_data
	wire          mux_pipeline_020_source0_ready;                                                                      // rsp_mux_001:sink2_ready -> mux_pipeline_020:out_ready
	wire    [9:0] mux_pipeline_020_source0_channel;                                                                    // mux_pipeline_020:out_channel -> rsp_mux_001:sink2_channel
	wire          mux_pipeline_020_source0_startofpacket;                                                              // mux_pipeline_020:out_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          mux_pipeline_020_source0_endofpacket;                                                                // mux_pipeline_020:out_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid;         // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_valid -> mux_pipeline_021:in_valid
	wire  [402:0] mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data;          // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_data -> mux_pipeline_021:in_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready;         // mux_pipeline_021:in_ready -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_ready
	wire    [9:0] mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel;       // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_channel -> mux_pipeline_021:in_channel
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket; // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_startofpacket -> mux_pipeline_021:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket;   // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter:out_endofpacket -> mux_pipeline_021:in_endofpacket
	wire          mux_pipeline_021_source0_valid;                                                                      // mux_pipeline_021:out_valid -> rsp_mux_001:sink3_valid
	wire  [402:0] mux_pipeline_021_source0_data;                                                                       // mux_pipeline_021:out_data -> rsp_mux_001:sink3_data
	wire          mux_pipeline_021_source0_ready;                                                                      // rsp_mux_001:sink3_ready -> mux_pipeline_021:out_ready
	wire    [9:0] mux_pipeline_021_source0_channel;                                                                    // mux_pipeline_021:out_channel -> rsp_mux_001:sink3_channel
	wire          mux_pipeline_021_source0_startofpacket;                                                              // mux_pipeline_021:out_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          mux_pipeline_021_source0_endofpacket;                                                                // mux_pipeline_021:out_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_008_src0_valid;                                                                            // rsp_demux_008:src0_valid -> mux_pipeline_022:in_valid
	wire  [402:0] rsp_demux_008_src0_data;                                                                             // rsp_demux_008:src0_data -> mux_pipeline_022:in_data
	wire          rsp_demux_008_src0_ready;                                                                            // mux_pipeline_022:in_ready -> rsp_demux_008:src0_ready
	wire    [9:0] rsp_demux_008_src0_channel;                                                                          // rsp_demux_008:src0_channel -> mux_pipeline_022:in_channel
	wire          rsp_demux_008_src0_startofpacket;                                                                    // rsp_demux_008:src0_startofpacket -> mux_pipeline_022:in_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                                      // rsp_demux_008:src0_endofpacket -> mux_pipeline_022:in_endofpacket
	wire          mux_pipeline_022_source0_valid;                                                                      // mux_pipeline_022:out_valid -> rsp_mux_001:sink4_valid
	wire  [402:0] mux_pipeline_022_source0_data;                                                                       // mux_pipeline_022:out_data -> rsp_mux_001:sink4_data
	wire          mux_pipeline_022_source0_ready;                                                                      // rsp_mux_001:sink4_ready -> mux_pipeline_022:out_ready
	wire    [9:0] mux_pipeline_022_source0_channel;                                                                    // mux_pipeline_022:out_channel -> rsp_mux_001:sink4_channel
	wire          mux_pipeline_022_source0_startofpacket;                                                              // mux_pipeline_022:out_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          mux_pipeline_022_source0_endofpacket;                                                                // mux_pipeline_022:out_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid;         // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_valid -> mux_pipeline_023:in_valid
	wire  [402:0] mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data;          // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_data -> mux_pipeline_023:in_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready;         // mux_pipeline_023:in_ready -> mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_ready
	wire    [9:0] mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel;       // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_channel -> mux_pipeline_023:in_channel
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket; // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_startofpacket -> mux_pipeline_023:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket;   // mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_endofpacket -> mux_pipeline_023:in_endofpacket
	wire          mux_pipeline_023_source0_valid;                                                                      // mux_pipeline_023:out_valid -> rsp_mux_002:sink0_valid
	wire  [402:0] mux_pipeline_023_source0_data;                                                                       // mux_pipeline_023:out_data -> rsp_mux_002:sink0_data
	wire          mux_pipeline_023_source0_ready;                                                                      // rsp_mux_002:sink0_ready -> mux_pipeline_023:out_ready
	wire    [9:0] mux_pipeline_023_source0_channel;                                                                    // mux_pipeline_023:out_channel -> rsp_mux_002:sink0_channel
	wire          mux_pipeline_023_source0_startofpacket;                                                              // mux_pipeline_023:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          mux_pipeline_023_source0_endofpacket;                                                                // mux_pipeline_023:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid;         // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_valid -> mux_pipeline_024:in_valid
	wire  [402:0] mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data;          // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_data -> mux_pipeline_024:in_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready;         // mux_pipeline_024:in_ready -> mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_ready
	wire    [9:0] mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel;       // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_channel -> mux_pipeline_024:in_channel
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket; // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_startofpacket -> mux_pipeline_024:in_startofpacket
	wire          mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket;   // mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter:out_endofpacket -> mux_pipeline_024:in_endofpacket
	wire          mux_pipeline_024_source0_valid;                                                                      // mux_pipeline_024:out_valid -> rsp_mux_002:sink1_valid
	wire  [402:0] mux_pipeline_024_source0_data;                                                                       // mux_pipeline_024:out_data -> rsp_mux_002:sink1_data
	wire          mux_pipeline_024_source0_ready;                                                                      // rsp_mux_002:sink1_ready -> mux_pipeline_024:out_ready
	wire    [9:0] mux_pipeline_024_source0_channel;                                                                    // mux_pipeline_024:out_channel -> rsp_mux_002:sink1_channel
	wire          mux_pipeline_024_source0_startofpacket;                                                              // mux_pipeline_024:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          mux_pipeline_024_source0_endofpacket;                                                                // mux_pipeline_024:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_009_src0_valid;                                                                            // rsp_demux_009:src0_valid -> mux_pipeline_025:in_valid
	wire  [402:0] rsp_demux_009_src0_data;                                                                             // rsp_demux_009:src0_data -> mux_pipeline_025:in_data
	wire          rsp_demux_009_src0_ready;                                                                            // mux_pipeline_025:in_ready -> rsp_demux_009:src0_ready
	wire    [9:0] rsp_demux_009_src0_channel;                                                                          // rsp_demux_009:src0_channel -> mux_pipeline_025:in_channel
	wire          rsp_demux_009_src0_startofpacket;                                                                    // rsp_demux_009:src0_startofpacket -> mux_pipeline_025:in_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                                                      // rsp_demux_009:src0_endofpacket -> mux_pipeline_025:in_endofpacket
	wire          mux_pipeline_025_source0_valid;                                                                      // mux_pipeline_025:out_valid -> rsp_mux_002:sink2_valid
	wire  [402:0] mux_pipeline_025_source0_data;                                                                       // mux_pipeline_025:out_data -> rsp_mux_002:sink2_data
	wire          mux_pipeline_025_source0_ready;                                                                      // rsp_mux_002:sink2_ready -> mux_pipeline_025:out_ready
	wire    [9:0] mux_pipeline_025_source0_channel;                                                                    // mux_pipeline_025:out_channel -> rsp_mux_002:sink2_channel
	wire          mux_pipeline_025_source0_startofpacket;                                                              // mux_pipeline_025:out_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          mux_pipeline_025_source0_endofpacket;                                                                // mux_pipeline_025:out_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_valid;                                                      // onchip_memory2_0_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [257:0] onchip_memory2_0_s1_agent_rdata_fifo_src_data;                                                       // onchip_memory2_0_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          onchip_memory2_0_s1_agent_rdata_fifo_src_ready;                                                      // avalon_st_adapter:in_0_ready -> onchip_memory2_0_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                                       // avalon_st_adapter:out_0_valid -> onchip_memory2_0_s1_agent:rdata_fifo_sink_valid
	wire  [257:0] avalon_st_adapter_out_0_data;                                                                        // avalon_st_adapter:out_0_data -> onchip_memory2_0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                                       // onchip_memory2_0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                                       // avalon_st_adapter:out_0_error -> onchip_memory2_0_s1_agent:rdata_fifo_sink_error
	wire          pio_led_s1_agent_rdata_fifo_src_valid;                                                               // pio_led_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] pio_led_s1_agent_rdata_fifo_src_data;                                                                // pio_led_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          pio_led_s1_agent_rdata_fifo_src_ready;                                                               // avalon_st_adapter_001:in_0_ready -> pio_led_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                                   // avalon_st_adapter_001:out_0_valid -> pio_led_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                                    // avalon_st_adapter_001:out_0_data -> pio_led_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                                   // pio_led_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                                   // avalon_st_adapter_001:out_0_error -> pio_led_s1_agent:rdata_fifo_sink_error
	wire          pio_button_s1_agent_rdata_fifo_src_valid;                                                            // pio_button_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] pio_button_s1_agent_rdata_fifo_src_data;                                                             // pio_button_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          pio_button_s1_agent_rdata_fifo_src_ready;                                                            // avalon_st_adapter_002:in_0_ready -> pio_button_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                                   // avalon_st_adapter_002:out_0_valid -> pio_button_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                                    // avalon_st_adapter_002:out_0_data -> pio_button_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                                   // pio_button_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                                   // avalon_st_adapter_002:out_0_error -> pio_button_s1_agent:rdata_fifo_sink_error
	wire          ddr3a_status_s1_agent_rdata_fifo_out_valid;                                                          // ddr3a_status_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] ddr3a_status_s1_agent_rdata_fifo_out_data;                                                           // ddr3a_status_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          ddr3a_status_s1_agent_rdata_fifo_out_ready;                                                          // avalon_st_adapter_003:in_0_ready -> ddr3a_status_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                                   // avalon_st_adapter_003:out_0_valid -> ddr3a_status_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                                    // avalon_st_adapter_003:out_0_data -> ddr3a_status_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                                   // ddr3a_status_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                                   // avalon_st_adapter_003:out_0_error -> ddr3a_status_s1_agent:rdata_fifo_sink_error
	wire          ddr3b_status_s1_agent_rdata_fifo_out_valid;                                                          // ddr3b_status_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] ddr3b_status_s1_agent_rdata_fifo_out_data;                                                           // ddr3b_status_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_004:in_0_data
	wire          ddr3b_status_s1_agent_rdata_fifo_out_ready;                                                          // avalon_st_adapter_004:in_0_ready -> ddr3b_status_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                                   // avalon_st_adapter_004:out_0_valid -> ddr3b_status_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                                    // avalon_st_adapter_004:out_0_data -> ddr3b_status_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                                   // ddr3b_status_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                                   // avalon_st_adapter_004:out_0_error -> ddr3b_status_s1_agent:rdata_fifo_sink_error
	wire          pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_valid;                                                // pcie_256_dma_rd_dts_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire  [257:0] pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_data;                                                 // pcie_256_dma_rd_dts_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_ready;                                                // avalon_st_adapter_005:in_0_ready -> pcie_256_dma_rd_dts_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                                   // avalon_st_adapter_005:out_0_valid -> pcie_256_dma_rd_dts_slave_agent:rdata_fifo_sink_valid
	wire  [257:0] avalon_st_adapter_005_out_0_data;                                                                    // avalon_st_adapter_005:out_0_data -> pcie_256_dma_rd_dts_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                                   // pcie_256_dma_rd_dts_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                                   // avalon_st_adapter_005:out_0_error -> pcie_256_dma_rd_dts_slave_agent:rdata_fifo_sink_error
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_valid;                                        // mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:out_valid -> avalon_st_adapter_006:in_0_valid
	wire  [513:0] mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_data;                                         // mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:out_data -> avalon_st_adapter_006:in_0_data
	wire          mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_ready;                                        // avalon_st_adapter_006:in_0_ready -> mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                                   // avalon_st_adapter_006:out_0_valid -> mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] avalon_st_adapter_006_out_0_data;                                                                    // avalon_st_adapter_006:out_0_data -> mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                                   // mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                                   // avalon_st_adapter_006:out_0_error -> mm_clock_crossing_bridge_ddr3a_s0_agent:rdata_fifo_sink_error
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_valid;                                        // mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:out_valid -> avalon_st_adapter_007:in_0_valid
	wire  [513:0] mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_data;                                         // mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:out_data -> avalon_st_adapter_007:in_0_data
	wire          mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_ready;                                        // avalon_st_adapter_007:in_0_ready -> mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                                   // avalon_st_adapter_007:out_0_valid -> mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] avalon_st_adapter_007_out_0_data;                                                                    // avalon_st_adapter_007:out_0_data -> mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                                   // mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                                   // avalon_st_adapter_007:out_0_error -> mm_clock_crossing_bridge_ddr3b_s0_agent:rdata_fifo_sink_error
	wire          pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_valid;                                                // pcie_256_dma_wr_dts_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire  [257:0] pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_data;                                                 // pcie_256_dma_wr_dts_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_ready;                                                // avalon_st_adapter_008:in_0_ready -> pcie_256_dma_wr_dts_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                                   // avalon_st_adapter_008:out_0_valid -> pcie_256_dma_wr_dts_slave_agent:rdata_fifo_sink_valid
	wire  [257:0] avalon_st_adapter_008_out_0_data;                                                                    // avalon_st_adapter_008:out_0_data -> pcie_256_dma_wr_dts_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                                   // pcie_256_dma_wr_dts_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                                   // avalon_st_adapter_008:out_0_error -> pcie_256_dma_wr_dts_slave_agent:rdata_fifo_sink_error
	wire          onchip_memory2_0_s2_agent_rdata_fifo_src_valid;                                                      // onchip_memory2_0_s2_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire  [257:0] onchip_memory2_0_s2_agent_rdata_fifo_src_data;                                                       // onchip_memory2_0_s2_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          onchip_memory2_0_s2_agent_rdata_fifo_src_ready;                                                      // avalon_st_adapter_009:in_0_ready -> onchip_memory2_0_s2_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                                                   // avalon_st_adapter_009:out_0_valid -> onchip_memory2_0_s2_agent:rdata_fifo_sink_valid
	wire  [257:0] avalon_st_adapter_009_out_0_data;                                                                    // avalon_st_adapter_009:out_0_data -> onchip_memory2_0_s2_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                                                   // onchip_memory2_0_s2_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                                                   // avalon_st_adapter_009:out_0_error -> onchip_memory2_0_s2_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (64),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (64),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pcie_256_dma_rxm_bar4_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                              //                       clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      //                     reset.reset
		.uav_address            (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pcie_256_dma_Rxm_BAR4_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pcie_256_dma_Rxm_BAR4_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (pcie_256_dma_Rxm_BAR4_byteenable),                                         //                          .byteenable
		.av_read                (pcie_256_dma_Rxm_BAR4_read),                                               //                          .read
		.av_readdata            (pcie_256_dma_Rxm_BAR4_readdata),                                           //                          .readdata
		.av_readdatavalid       (pcie_256_dma_Rxm_BAR4_readdatavalid),                                      //                          .readdatavalid
		.av_write               (pcie_256_dma_Rxm_BAR4_write),                                              //                          .write
		.av_writedata           (pcie_256_dma_Rxm_BAR4_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                     //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                     //               (terminated)
		.av_lock                (1'b0),                                                                     //               (terminated)
		.av_debugaccess         (1'b0),                                                                     //               (terminated)
		.uav_clken              (),                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                    //               (terminated)
		.av_response            (),                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                          //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (64),
		.AV_DATA_W                   (256),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (32),
		.UAV_ADDRESS_W               (64),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (32),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pcie_256_dma_dma_rd_master_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                                   //                       clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                           //                     reset.reset
		.uav_address            (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pcie_256_dma_dma_rd_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pcie_256_dma_dma_rd_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (pcie_256_dma_dma_rd_master_burstcount),                                         //                          .burstcount
		.av_byteenable          (pcie_256_dma_dma_rd_master_byteenable),                                         //                          .byteenable
		.av_write               (pcie_256_dma_dma_rd_master_write),                                              //                          .write
		.av_writedata           (pcie_256_dma_dma_rd_master_writedata),                                          //                          .writedata
		.av_beginbursttransfer  (1'b0),                                                                          //               (terminated)
		.av_begintransfer       (1'b0),                                                                          //               (terminated)
		.av_chipselect          (1'b0),                                                                          //               (terminated)
		.av_read                (1'b0),                                                                          //               (terminated)
		.av_readdata            (),                                                                              //               (terminated)
		.av_readdatavalid       (),                                                                              //               (terminated)
		.av_lock                (1'b0),                                                                          //               (terminated)
		.av_debugaccess         (1'b0),                                                                          //               (terminated)
		.uav_clken              (),                                                                              //               (terminated)
		.av_clken               (1'b1),                                                                          //               (terminated)
		.uav_response           (2'b00),                                                                         //               (terminated)
		.av_response            (),                                                                              //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                          //               (terminated)
		.av_writeresponsevalid  ()                                                                               //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (64),
		.AV_DATA_W                   (256),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (32),
		.UAV_ADDRESS_W               (64),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (32),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pcie_256_dma_dma_wr_master_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                                                                                                                                                                                                                           //                       clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                                                                                                                                                                                   //                     reset.reset
		.uav_address            (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_address),                                                                                                                                                                                               // avalon_universal_master_0.address
		.uav_burstcount         (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_burstcount),                                                                                                                                                                                            //                          .burstcount
		.uav_read               (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_read),                                                                                                                                                                                                  //                          .read
		.uav_write              (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_write),                                                                                                                                                                                                 //                          .write
		.uav_waitrequest        (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_waitrequest),                                                                                                                                                                                           //                          .waitrequest
		.uav_readdatavalid      (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdatavalid),                                                                                                                                                                                         //                          .readdatavalid
		.uav_byteenable         (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_byteenable),                                                                                                                                                                                            //                          .byteenable
		.uav_readdata           (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdata),                                                                                                                                                                                              //                          .readdata
		.uav_writedata          (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_writedata),                                                                                                                                                                                             //                          .writedata
		.uav_lock               (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_lock),                                                                                                                                                                                                  //                          .lock
		.uav_debugaccess        (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_debugaccess),                                                                                                                                                                                           //                          .debugaccess
		.av_address             (pcie_256_dma_dma_wr_master_address),                                                                                                                                                                                                                                    //      avalon_anti_master_0.address
		.av_waitrequest         (pcie_256_dma_dma_wr_master_waitrequest),                                                                                                                                                                                                                                //                          .waitrequest
		.av_burstcount          (pcie_256_dma_dma_wr_master_burstcount),                                                                                                                                                                                                                                 //                          .burstcount
		.av_byteenable          (pcie_256_dma_dma_wr_master_byteenable),                                                                                                                                                                                                                                 //                          .byteenable
		.av_read                (pcie_256_dma_dma_wr_master_read),                                                                                                                                                                                                                                       //                          .read
		.av_readdata            (pcie_256_dma_dma_wr_master_readdata),                                                                                                                                                                                                                                   //                          .readdata
		.av_readdatavalid       (pcie_256_dma_dma_wr_master_readdatavalid),                                                                                                                                                                                                                              //                          .readdatavalid
		.av_beginbursttransfer  (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_begintransfer       (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_chipselect          (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_write               (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_writedata           (256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //               (terminated)
		.av_lock                (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_debugaccess         (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.uav_clken              (),                                                                                                                                                                                                                                                                      //               (terminated)
		.av_clken               (1'b1),                                                                                                                                                                                                                                                                  //               (terminated)
		.uav_response           (2'b00),                                                                                                                                                                                                                                                                 //               (terminated)
		.av_response            (),                                                                                                                                                                                                                                                                      //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                                                                                                                                                                                                  //               (terminated)
		.av_writeresponsevalid  ()                                                                                                                                                                                                                                                                       //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (6),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory2_0_s1_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                         //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory2_0_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (onchip_memory2_0_s1_agent_m0_read),                   //                         .read
		.uav_write              (onchip_memory2_0_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (onchip_memory2_0_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (onchip_memory2_0_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (onchip_memory2_0_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (onchip_memory2_0_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (onchip_memory2_0_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (onchip_memory2_0_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s1_write),                           //                         .write
		.av_readdata            (onchip_memory2_0_s1_readdata),                        //                         .readdata
		.av_writedata           (onchip_memory2_0_s1_writedata),                       //                         .writedata
		.av_byteenable          (onchip_memory2_0_s1_byteenable),                      //                         .byteenable
		.av_chipselect          (onchip_memory2_0_s1_chipselect),                      //                         .chipselect
		.av_clken               (onchip_memory2_0_s1_clken),                           //                         .clken
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_led_s1_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                         //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_led_s1_agent_m0_address),                         // avalon_universal_slave_0.address
		.uav_burstcount         (pio_led_s1_agent_m0_burstcount),                      //                         .burstcount
		.uav_read               (pio_led_s1_agent_m0_read),                            //                         .read
		.uav_write              (pio_led_s1_agent_m0_write),                           //                         .write
		.uav_waitrequest        (pio_led_s1_agent_m0_waitrequest),                     //                         .waitrequest
		.uav_readdatavalid      (pio_led_s1_agent_m0_readdatavalid),                   //                         .readdatavalid
		.uav_byteenable         (pio_led_s1_agent_m0_byteenable),                      //                         .byteenable
		.uav_readdata           (pio_led_s1_agent_m0_readdata),                        //                         .readdata
		.uav_writedata          (pio_led_s1_agent_m0_writedata),                       //                         .writedata
		.uav_lock               (pio_led_s1_agent_m0_lock),                            //                         .lock
		.uav_debugaccess        (pio_led_s1_agent_m0_debugaccess),                     //                         .debugaccess
		.av_address             (pio_led_s1_address),                                  //      avalon_anti_slave_0.address
		.av_write               (pio_led_s1_write),                                    //                         .write
		.av_readdata            (pio_led_s1_readdata),                                 //                         .readdata
		.av_writedata           (pio_led_s1_writedata),                                //                         .writedata
		.av_chipselect          (pio_led_s1_chipselect),                               //                         .chipselect
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_button_s1_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                         //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_button_s1_agent_m0_address),                      // avalon_universal_slave_0.address
		.uav_burstcount         (pio_button_s1_agent_m0_burstcount),                   //                         .burstcount
		.uav_read               (pio_button_s1_agent_m0_read),                         //                         .read
		.uav_write              (pio_button_s1_agent_m0_write),                        //                         .write
		.uav_waitrequest        (pio_button_s1_agent_m0_waitrequest),                  //                         .waitrequest
		.uav_readdatavalid      (pio_button_s1_agent_m0_readdatavalid),                //                         .readdatavalid
		.uav_byteenable         (pio_button_s1_agent_m0_byteenable),                   //                         .byteenable
		.uav_readdata           (pio_button_s1_agent_m0_readdata),                     //                         .readdata
		.uav_writedata          (pio_button_s1_agent_m0_writedata),                    //                         .writedata
		.uav_lock               (pio_button_s1_agent_m0_lock),                         //                         .lock
		.uav_debugaccess        (pio_button_s1_agent_m0_debugaccess),                  //                         .debugaccess
		.av_address             (pio_button_s1_address),                               //      avalon_anti_slave_0.address
		.av_readdata            (pio_button_s1_readdata),                              //                         .readdata
		.av_write               (),                                                    //              (terminated)
		.av_read                (),                                                    //              (terminated)
		.av_writedata           (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_byteenable          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.av_chipselect          (),                                                    //              (terminated)
		.av_clken               (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr3a_status_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (ddr3a_status_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ddr3a_status_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (ddr3a_status_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (ddr3a_status_s1_agent_m0_read),                  //                         .read
		.uav_write              (ddr3a_status_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (ddr3a_status_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (ddr3a_status_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (ddr3a_status_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (ddr3a_status_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (ddr3a_status_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (ddr3a_status_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (ddr3a_status_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (ddr3a_status_s1_address),                        //      avalon_anti_slave_0.address
		.av_readdata            (ddr3a_status_s1_readdata),                       //                         .readdata
		.av_write               (),                                               //              (terminated)
		.av_read                (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr3b_status_s1_translator (
		.clk                    (clk_0_clk_clk),                                  //                      clk.clk
		.reset                  (ddr3a_status_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ddr3b_status_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (ddr3b_status_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (ddr3b_status_s1_agent_m0_read),                  //                         .read
		.uav_write              (ddr3b_status_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (ddr3b_status_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (ddr3b_status_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (ddr3b_status_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (ddr3b_status_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (ddr3b_status_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (ddr3b_status_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (ddr3b_status_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (ddr3b_status_s1_address),                        //      avalon_anti_slave_0.address
		.av_readdata            (ddr3b_status_s1_readdata),                       //                         .readdata
		.av_write               (),                                               //              (terminated)
		.av_read                (),                                               //              (terminated)
		.av_writedata           (),                                               //              (terminated)
		.av_begintransfer       (),                                               //              (terminated)
		.av_beginbursttransfer  (),                                               //              (terminated)
		.av_burstcount          (),                                               //              (terminated)
		.av_byteenable          (),                                               //              (terminated)
		.av_readdatavalid       (1'b0),                                           //              (terminated)
		.av_waitrequest         (1'b0),                                           //              (terminated)
		.av_writebyteenable     (),                                               //              (terminated)
		.av_lock                (),                                               //              (terminated)
		.av_chipselect          (),                                               //              (terminated)
		.av_clken               (),                                               //              (terminated)
		.uav_clken              (1'b0),                                           //              (terminated)
		.av_debugaccess         (),                                               //              (terminated)
		.av_outputenable        (),                                               //              (terminated)
		.uav_response           (),                                               //              (terminated)
		.av_response            (2'b00),                                          //              (terminated)
		.uav_writeresponsevalid (),                                               //              (terminated)
		.av_writeresponsevalid  (1'b0)                                            //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (5),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pcie_256_dma_rd_dts_slave_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                                                                                                                                                                                                                           //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                                                                                                                                                                                   //                    reset.reset
		.uav_address            (pcie_256_dma_rd_dts_slave_agent_m0_address),                                                                                                                                                                                                                            // avalon_universal_slave_0.address
		.uav_burstcount         (pcie_256_dma_rd_dts_slave_agent_m0_burstcount),                                                                                                                                                                                                                         //                         .burstcount
		.uav_read               (pcie_256_dma_rd_dts_slave_agent_m0_read),                                                                                                                                                                                                                               //                         .read
		.uav_write              (pcie_256_dma_rd_dts_slave_agent_m0_write),                                                                                                                                                                                                                              //                         .write
		.uav_waitrequest        (pcie_256_dma_rd_dts_slave_agent_m0_waitrequest),                                                                                                                                                                                                                        //                         .waitrequest
		.uav_readdatavalid      (pcie_256_dma_rd_dts_slave_agent_m0_readdatavalid),                                                                                                                                                                                                                      //                         .readdatavalid
		.uav_byteenable         (pcie_256_dma_rd_dts_slave_agent_m0_byteenable),                                                                                                                                                                                                                         //                         .byteenable
		.uav_readdata           (pcie_256_dma_rd_dts_slave_agent_m0_readdata),                                                                                                                                                                                                                           //                         .readdata
		.uav_writedata          (pcie_256_dma_rd_dts_slave_agent_m0_writedata),                                                                                                                                                                                                                          //                         .writedata
		.uav_lock               (pcie_256_dma_rd_dts_slave_agent_m0_lock),                                                                                                                                                                                                                               //                         .lock
		.uav_debugaccess        (pcie_256_dma_rd_dts_slave_agent_m0_debugaccess),                                                                                                                                                                                                                        //                         .debugaccess
		.av_address             (pcie_256_dma_rd_dts_slave_address),                                                                                                                                                                                                                                     //      avalon_anti_slave_0.address
		.av_write               (pcie_256_dma_rd_dts_slave_write),                                                                                                                                                                                                                                       //                         .write
		.av_writedata           (pcie_256_dma_rd_dts_slave_writedata),                                                                                                                                                                                                                                   //                         .writedata
		.av_burstcount          (pcie_256_dma_rd_dts_slave_burstcount),                                                                                                                                                                                                                                  //                         .burstcount
		.av_waitrequest         (pcie_256_dma_rd_dts_slave_waitrequest),                                                                                                                                                                                                                                 //                         .waitrequest
		.av_chipselect          (pcie_256_dma_rd_dts_slave_chipselect),                                                                                                                                                                                                                                  //                         .chipselect
		.av_read                (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_readdata            (256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), //              (terminated)
		.av_begintransfer       (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_byteenable          (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                                                                                                                                                                                                                                  //              (terminated)
		.av_writebyteenable     (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_lock                (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_clken               (),                                                                                                                                                                                                                                                                      //              (terminated)
		.uav_clken              (1'b0),                                                                                                                                                                                                                                                                  //              (terminated)
		.av_debugaccess         (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_outputenable        (),                                                                                                                                                                                                                                                                      //              (terminated)
		.uav_response           (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_response            (2'b00),                                                                                                                                                                                                                                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                                                                                                                                                                                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (31),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (8),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (14),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) mm_clock_crossing_bridge_ddr3a_s0_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                         //                      clk.clk
		.reset                  (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_read),                     //                         .read
		.uav_write              (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_write),                    //                         .write
		.uav_waitrequest        (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_writedata),                //                         .writedata
		.uav_lock               (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (mm_clock_crossing_bridge_ddr3a_s0_address),                           //      avalon_anti_slave_0.address
		.av_write               (mm_clock_crossing_bridge_ddr3a_s0_write),                             //                         .write
		.av_read                (mm_clock_crossing_bridge_ddr3a_s0_read),                              //                         .read
		.av_readdata            (mm_clock_crossing_bridge_ddr3a_s0_readdata),                          //                         .readdata
		.av_writedata           (mm_clock_crossing_bridge_ddr3a_s0_writedata),                         //                         .writedata
		.av_burstcount          (mm_clock_crossing_bridge_ddr3a_s0_burstcount),                        //                         .burstcount
		.av_byteenable          (mm_clock_crossing_bridge_ddr3a_s0_byteenable),                        //                         .byteenable
		.av_readdatavalid       (mm_clock_crossing_bridge_ddr3a_s0_readdatavalid),                     //                         .readdatavalid
		.av_waitrequest         (mm_clock_crossing_bridge_ddr3a_s0_waitrequest),                       //                         .waitrequest
		.av_debugaccess         (mm_clock_crossing_bridge_ddr3a_s0_debugaccess),                       //                         .debugaccess
		.av_begintransfer       (),                                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                                    //              (terminated)
		.av_writebyteenable     (),                                                                    //              (terminated)
		.av_lock                (),                                                                    //              (terminated)
		.av_chipselect          (),                                                                    //              (terminated)
		.av_clken               (),                                                                    //              (terminated)
		.uav_clken              (1'b0),                                                                //              (terminated)
		.av_outputenable        (),                                                                    //              (terminated)
		.uav_response           (),                                                                    //              (terminated)
		.av_response            (2'b00),                                                               //              (terminated)
		.uav_writeresponsevalid (),                                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (31),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (8),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (14),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) mm_clock_crossing_bridge_ddr3b_s0_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                         //                      clk.clk
		.reset                  (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_address),                  // avalon_universal_slave_0.address
		.uav_burstcount         (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_burstcount),               //                         .burstcount
		.uav_read               (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_read),                     //                         .read
		.uav_write              (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_write),                    //                         .write
		.uav_waitrequest        (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_waitrequest),              //                         .waitrequest
		.uav_readdatavalid      (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdatavalid),            //                         .readdatavalid
		.uav_byteenable         (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_byteenable),               //                         .byteenable
		.uav_readdata           (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdata),                 //                         .readdata
		.uav_writedata          (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_writedata),                //                         .writedata
		.uav_lock               (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_lock),                     //                         .lock
		.uav_debugaccess        (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_debugaccess),              //                         .debugaccess
		.av_address             (mm_clock_crossing_bridge_ddr3b_s0_address),                           //      avalon_anti_slave_0.address
		.av_write               (mm_clock_crossing_bridge_ddr3b_s0_write),                             //                         .write
		.av_read                (mm_clock_crossing_bridge_ddr3b_s0_read),                              //                         .read
		.av_readdata            (mm_clock_crossing_bridge_ddr3b_s0_readdata),                          //                         .readdata
		.av_writedata           (mm_clock_crossing_bridge_ddr3b_s0_writedata),                         //                         .writedata
		.av_burstcount          (mm_clock_crossing_bridge_ddr3b_s0_burstcount),                        //                         .burstcount
		.av_byteenable          (mm_clock_crossing_bridge_ddr3b_s0_byteenable),                        //                         .byteenable
		.av_readdatavalid       (mm_clock_crossing_bridge_ddr3b_s0_readdatavalid),                     //                         .readdatavalid
		.av_waitrequest         (mm_clock_crossing_bridge_ddr3b_s0_waitrequest),                       //                         .waitrequest
		.av_debugaccess         (mm_clock_crossing_bridge_ddr3b_s0_debugaccess),                       //                         .debugaccess
		.av_begintransfer       (),                                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                                    //              (terminated)
		.av_writebyteenable     (),                                                                    //              (terminated)
		.av_lock                (),                                                                    //              (terminated)
		.av_chipselect          (),                                                                    //              (terminated)
		.av_clken               (),                                                                    //              (terminated)
		.uav_clken              (1'b0),                                                                //              (terminated)
		.av_outputenable        (),                                                                    //              (terminated)
		.uav_response           (),                                                                    //              (terminated)
		.av_response            (2'b00),                                                               //              (terminated)
		.uav_writeresponsevalid (),                                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                 //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (8),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (5),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pcie_256_dma_wr_dts_slave_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                                                                                                                                                                                                                                           //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                                                                                                                                                                                   //                    reset.reset
		.uav_address            (pcie_256_dma_wr_dts_slave_agent_m0_address),                                                                                                                                                                                                                            // avalon_universal_slave_0.address
		.uav_burstcount         (pcie_256_dma_wr_dts_slave_agent_m0_burstcount),                                                                                                                                                                                                                         //                         .burstcount
		.uav_read               (pcie_256_dma_wr_dts_slave_agent_m0_read),                                                                                                                                                                                                                               //                         .read
		.uav_write              (pcie_256_dma_wr_dts_slave_agent_m0_write),                                                                                                                                                                                                                              //                         .write
		.uav_waitrequest        (pcie_256_dma_wr_dts_slave_agent_m0_waitrequest),                                                                                                                                                                                                                        //                         .waitrequest
		.uav_readdatavalid      (pcie_256_dma_wr_dts_slave_agent_m0_readdatavalid),                                                                                                                                                                                                                      //                         .readdatavalid
		.uav_byteenable         (pcie_256_dma_wr_dts_slave_agent_m0_byteenable),                                                                                                                                                                                                                         //                         .byteenable
		.uav_readdata           (pcie_256_dma_wr_dts_slave_agent_m0_readdata),                                                                                                                                                                                                                           //                         .readdata
		.uav_writedata          (pcie_256_dma_wr_dts_slave_agent_m0_writedata),                                                                                                                                                                                                                          //                         .writedata
		.uav_lock               (pcie_256_dma_wr_dts_slave_agent_m0_lock),                                                                                                                                                                                                                               //                         .lock
		.uav_debugaccess        (pcie_256_dma_wr_dts_slave_agent_m0_debugaccess),                                                                                                                                                                                                                        //                         .debugaccess
		.av_address             (pcie_256_dma_wr_dts_slave_address),                                                                                                                                                                                                                                     //      avalon_anti_slave_0.address
		.av_write               (pcie_256_dma_wr_dts_slave_write),                                                                                                                                                                                                                                       //                         .write
		.av_writedata           (pcie_256_dma_wr_dts_slave_writedata),                                                                                                                                                                                                                                   //                         .writedata
		.av_burstcount          (pcie_256_dma_wr_dts_slave_burstcount),                                                                                                                                                                                                                                  //                         .burstcount
		.av_waitrequest         (pcie_256_dma_wr_dts_slave_waitrequest),                                                                                                                                                                                                                                 //                         .waitrequest
		.av_chipselect          (pcie_256_dma_wr_dts_slave_chipselect),                                                                                                                                                                                                                                  //                         .chipselect
		.av_read                (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_readdata            (256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011110101011011101111010101101), //              (terminated)
		.av_begintransfer       (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_beginbursttransfer  (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_byteenable          (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_readdatavalid       (1'b0),                                                                                                                                                                                                                                                                  //              (terminated)
		.av_writebyteenable     (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_lock                (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_clken               (),                                                                                                                                                                                                                                                                      //              (terminated)
		.uav_clken              (1'b0),                                                                                                                                                                                                                                                                  //              (terminated)
		.av_debugaccess         (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_outputenable        (),                                                                                                                                                                                                                                                                      //              (terminated)
		.uav_response           (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_response            (2'b00),                                                                                                                                                                                                                                                                 //              (terminated)
		.uav_writeresponsevalid (),                                                                                                                                                                                                                                                                      //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                                                                                                                                                                                                                   //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (256),
		.UAV_DATA_W                     (256),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (32),
		.UAV_BYTEENABLE_W               (32),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (6),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (32),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory2_0_s2_translator (
		.clk                    (pcie_256_dma_coreclkout_clk),                         //                      clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory2_0_s2_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory2_0_s2_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (onchip_memory2_0_s2_agent_m0_read),                   //                         .read
		.uav_write              (onchip_memory2_0_s2_agent_m0_write),                  //                         .write
		.uav_waitrequest        (onchip_memory2_0_s2_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (onchip_memory2_0_s2_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (onchip_memory2_0_s2_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (onchip_memory2_0_s2_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (onchip_memory2_0_s2_agent_m0_writedata),              //                         .writedata
		.uav_lock               (onchip_memory2_0_s2_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (onchip_memory2_0_s2_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (onchip_memory2_0_s2_address),                         //      avalon_anti_slave_0.address
		.av_write               (onchip_memory2_0_s2_write),                           //                         .write
		.av_readdata            (onchip_memory2_0_s2_readdata),                        //                         .readdata
		.av_writedata           (onchip_memory2_0_s2_writedata),                       //                         .writedata
		.av_byteenable          (onchip_memory2_0_s2_byteenable),                      //                         .byteenable
		.av_chipselect          (onchip_memory2_0_s2_chipselect),                      //                         .chipselect
		.av_clken               (onchip_memory2_0_s2_clken),                           //                         .clken
		.av_read                (),                                                    //              (terminated)
		.av_begintransfer       (),                                                    //              (terminated)
		.av_beginbursttransfer  (),                                                    //              (terminated)
		.av_burstcount          (),                                                    //              (terminated)
		.av_readdatavalid       (1'b0),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                                //              (terminated)
		.av_writebyteenable     (),                                                    //              (terminated)
		.av_lock                (),                                                    //              (terminated)
		.uav_clken              (1'b0),                                                //              (terminated)
		.av_debugaccess         (),                                                    //              (terminated)
		.av_outputenable        (),                                                    //              (terminated)
		.uav_response           (),                                                    //              (terminated)
		.av_response            (2'b00),                                               //              (terminated)
		.uav_writeresponsevalid (),                                                    //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                 //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_QOS_H                 (129),
		.PKT_QOS_L                 (129),
		.PKT_DATA_SIDEBAND_H       (127),
		.PKT_DATA_SIDEBAND_L       (127),
		.PKT_ADDR_SIDEBAND_H       (126),
		.PKT_ADDR_SIDEBAND_L       (126),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_CACHE_H               (145),
		.PKT_CACHE_L               (142),
		.PKT_THREAD_ID_H           (138),
		.PKT_THREAD_ID_L           (138),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_EXCLUSIVE       (105),
		.PKT_TRANS_LOCK            (104),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_ADDR_H                (99),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (100),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.PKT_TRANS_READ            (103),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pcie_256_dma_rxm_bar4_agent (
		.clk                   (pcie_256_dma_coreclkout_clk),                                              //       clk.clk
		.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      // clk_reset.reset
		.av_address            (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pcie_256_dma_rxm_bar4_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pcie_256_dma_rxm_bar4_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pcie_256_dma_rxm_bar4_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pcie_256_dma_rxm_bar4_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pcie_256_dma_rxm_bar4_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pcie_256_dma_rxm_bar4_agent_cp_ready),                                     //          .ready
		.rp_valid              (pcie_256_dma_rxm_bar4_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (pcie_256_dma_rxm_bar4_limiter_rsp_src_data),                               //          .data
		.rp_channel            (pcie_256_dma_rxm_bar4_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (pcie_256_dma_rxm_bar4_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (pcie_256_dma_rxm_bar4_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (pcie_256_dma_rxm_bar4_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                          // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_QOS_H                 (381),
		.PKT_QOS_L                 (381),
		.PKT_DATA_SIDEBAND_H       (379),
		.PKT_DATA_SIDEBAND_L       (379),
		.PKT_ADDR_SIDEBAND_H       (378),
		.PKT_ADDR_SIDEBAND_L       (378),
		.PKT_BURST_TYPE_H          (377),
		.PKT_BURST_TYPE_L          (376),
		.PKT_CACHE_H               (397),
		.PKT_CACHE_L               (394),
		.PKT_THREAD_ID_H           (390),
		.PKT_THREAD_ID_L           (390),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_EXCLUSIVE       (357),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.ST_DATA_W                 (403),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pcie_256_dma_dma_rd_master_agent (
		.clk                   (pcie_256_dma_coreclkout_clk),                                                   //       clk.clk
		.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pcie_256_dma_dma_rd_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pcie_256_dma_dma_rd_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pcie_256_dma_dma_rd_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pcie_256_dma_dma_rd_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pcie_256_dma_dma_rd_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pcie_256_dma_dma_rd_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                         //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                          //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                       //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                 //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                   //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                         //          .ready
		.av_response           (),                                                                              // (terminated)
		.av_writeresponsevalid ()                                                                               // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_QOS_H                 (381),
		.PKT_QOS_L                 (381),
		.PKT_DATA_SIDEBAND_H       (379),
		.PKT_DATA_SIDEBAND_L       (379),
		.PKT_ADDR_SIDEBAND_H       (378),
		.PKT_ADDR_SIDEBAND_L       (378),
		.PKT_BURST_TYPE_H          (377),
		.PKT_BURST_TYPE_L          (376),
		.PKT_CACHE_H               (397),
		.PKT_CACHE_L               (394),
		.PKT_THREAD_ID_H           (390),
		.PKT_THREAD_ID_L           (390),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_EXCLUSIVE       (357),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.ST_DATA_W                 (403),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pcie_256_dma_dma_wr_master_agent (
		.clk                   (pcie_256_dma_coreclkout_clk),                                                   //       clk.clk
		.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.av_address            (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pcie_256_dma_dma_wr_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pcie_256_dma_dma_wr_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pcie_256_dma_dma_wr_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pcie_256_dma_dma_wr_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pcie_256_dma_dma_wr_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pcie_256_dma_dma_wr_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (pcie_256_dma_dma_wr_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (pcie_256_dma_dma_wr_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (pcie_256_dma_dma_wr_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (pcie_256_dma_dma_wr_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (pcie_256_dma_dma_wr_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (pcie_256_dma_dma_wr_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                              // (terminated)
		.av_writeresponsevalid ()                                                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (403),
		.AVS_BURSTCOUNT_W          (6),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory2_0_s1_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                          //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (onchip_memory2_0_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_memory2_0_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_memory2_0_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_memory2_0_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_memory2_0_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_memory2_0_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_memory2_0_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_memory2_0_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_memory2_0_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_memory2_0_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_memory2_0_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_memory2_0_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_memory2_0_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_source0_ready),                         //              cp.ready
		.cp_valid                (agent_pipeline_source0_valid),                         //                .valid
		.cp_data                 (agent_pipeline_source0_data),                          //                .data
		.cp_startofpacket        (agent_pipeline_source0_startofpacket),                 //                .startofpacket
		.cp_endofpacket          (agent_pipeline_source0_endofpacket),                   //                .endofpacket
		.cp_channel              (agent_pipeline_source0_channel),                       //                .channel
		.rf_sink_ready           (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_memory2_0_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_memory2_0_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (404),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory2_0_s1_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                          //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (onchip_memory2_0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_memory2_0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_memory2_0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_memory2_0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_memory2_0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_memory2_0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_memory2_0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_memory2_0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (104),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_ADDR_H                (99),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (100),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.PKT_TRANS_READ            (103),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_led_s1_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                         //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_led_s1_agent_m0_address),                         //              m0.address
		.m0_burstcount           (pio_led_s1_agent_m0_burstcount),                      //                .burstcount
		.m0_byteenable           (pio_led_s1_agent_m0_byteenable),                      //                .byteenable
		.m0_debugaccess          (pio_led_s1_agent_m0_debugaccess),                     //                .debugaccess
		.m0_lock                 (pio_led_s1_agent_m0_lock),                            //                .lock
		.m0_readdata             (pio_led_s1_agent_m0_readdata),                        //                .readdata
		.m0_readdatavalid        (pio_led_s1_agent_m0_readdatavalid),                   //                .readdatavalid
		.m0_read                 (pio_led_s1_agent_m0_read),                            //                .read
		.m0_waitrequest          (pio_led_s1_agent_m0_waitrequest),                     //                .waitrequest
		.m0_writedata            (pio_led_s1_agent_m0_writedata),                       //                .writedata
		.m0_write                (pio_led_s1_agent_m0_write),                           //                .write
		.rp_endofpacket          (pio_led_s1_agent_rp_endofpacket),                     //              rp.endofpacket
		.rp_ready                (pio_led_s1_agent_rp_ready),                           //                .ready
		.rp_valid                (pio_led_s1_agent_rp_valid),                           //                .valid
		.rp_data                 (pio_led_s1_agent_rp_data),                            //                .data
		.rp_startofpacket        (pio_led_s1_agent_rp_startofpacket),                   //                .startofpacket
		.cp_ready                (agent_pipeline_002_source0_ready),                    //              cp.ready
		.cp_valid                (agent_pipeline_002_source0_valid),                    //                .valid
		.cp_data                 (agent_pipeline_002_source0_data),                     //                .data
		.cp_startofpacket        (agent_pipeline_002_source0_startofpacket),            //                .startofpacket
		.cp_endofpacket          (agent_pipeline_002_source0_endofpacket),              //                .endofpacket
		.cp_channel              (agent_pipeline_002_source0_channel),                  //                .channel
		.rf_sink_ready           (pio_led_s1_agent_rsp_fifo_out_ready),                 //         rf_sink.ready
		.rf_sink_valid           (pio_led_s1_agent_rsp_fifo_out_valid),                 //                .valid
		.rf_sink_startofpacket   (pio_led_s1_agent_rsp_fifo_out_startofpacket),         //                .startofpacket
		.rf_sink_endofpacket     (pio_led_s1_agent_rsp_fifo_out_endofpacket),           //                .endofpacket
		.rf_sink_data            (pio_led_s1_agent_rsp_fifo_out_data),                  //                .data
		.rf_source_ready         (pio_led_s1_agent_rf_source_ready),                    //       rf_source.ready
		.rf_source_valid         (pio_led_s1_agent_rf_source_valid),                    //                .valid
		.rf_source_startofpacket (pio_led_s1_agent_rf_source_startofpacket),            //                .startofpacket
		.rf_source_endofpacket   (pio_led_s1_agent_rf_source_endofpacket),              //                .endofpacket
		.rf_source_data          (pio_led_s1_agent_rf_source_data),                     //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (pio_led_s1_agent_rdata_fifo_src_ready),               //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_led_s1_agent_rdata_fifo_src_valid),               //                .valid
		.rdata_fifo_src_data     (pio_led_s1_agent_rdata_fifo_src_data),                //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_led_s1_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_led_s1_agent_rf_source_data),                     //        in.data
		.in_valid          (pio_led_s1_agent_rf_source_valid),                    //          .valid
		.in_ready          (pio_led_s1_agent_rf_source_ready),                    //          .ready
		.in_startofpacket  (pio_led_s1_agent_rf_source_startofpacket),            //          .startofpacket
		.in_endofpacket    (pio_led_s1_agent_rf_source_endofpacket),              //          .endofpacket
		.out_data          (pio_led_s1_agent_rsp_fifo_out_data),                  //       out.data
		.out_valid         (pio_led_s1_agent_rsp_fifo_out_valid),                 //          .valid
		.out_ready         (pio_led_s1_agent_rsp_fifo_out_ready),                 //          .ready
		.out_startofpacket (pio_led_s1_agent_rsp_fifo_out_startofpacket),         //          .startofpacket
		.out_endofpacket   (pio_led_s1_agent_rsp_fifo_out_endofpacket),           //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (104),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_ADDR_H                (99),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (100),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.PKT_TRANS_READ            (103),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_button_s1_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                         //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_button_s1_agent_m0_address),                      //              m0.address
		.m0_burstcount           (pio_button_s1_agent_m0_burstcount),                   //                .burstcount
		.m0_byteenable           (pio_button_s1_agent_m0_byteenable),                   //                .byteenable
		.m0_debugaccess          (pio_button_s1_agent_m0_debugaccess),                  //                .debugaccess
		.m0_lock                 (pio_button_s1_agent_m0_lock),                         //                .lock
		.m0_readdata             (pio_button_s1_agent_m0_readdata),                     //                .readdata
		.m0_readdatavalid        (pio_button_s1_agent_m0_readdatavalid),                //                .readdatavalid
		.m0_read                 (pio_button_s1_agent_m0_read),                         //                .read
		.m0_waitrequest          (pio_button_s1_agent_m0_waitrequest),                  //                .waitrequest
		.m0_writedata            (pio_button_s1_agent_m0_writedata),                    //                .writedata
		.m0_write                (pio_button_s1_agent_m0_write),                        //                .write
		.rp_endofpacket          (pio_button_s1_agent_rp_endofpacket),                  //              rp.endofpacket
		.rp_ready                (pio_button_s1_agent_rp_ready),                        //                .ready
		.rp_valid                (pio_button_s1_agent_rp_valid),                        //                .valid
		.rp_data                 (pio_button_s1_agent_rp_data),                         //                .data
		.rp_startofpacket        (pio_button_s1_agent_rp_startofpacket),                //                .startofpacket
		.cp_ready                (agent_pipeline_004_source0_ready),                    //              cp.ready
		.cp_valid                (agent_pipeline_004_source0_valid),                    //                .valid
		.cp_data                 (agent_pipeline_004_source0_data),                     //                .data
		.cp_startofpacket        (agent_pipeline_004_source0_startofpacket),            //                .startofpacket
		.cp_endofpacket          (agent_pipeline_004_source0_endofpacket),              //                .endofpacket
		.cp_channel              (agent_pipeline_004_source0_channel),                  //                .channel
		.rf_sink_ready           (pio_button_s1_agent_rsp_fifo_out_ready),              //         rf_sink.ready
		.rf_sink_valid           (pio_button_s1_agent_rsp_fifo_out_valid),              //                .valid
		.rf_sink_startofpacket   (pio_button_s1_agent_rsp_fifo_out_startofpacket),      //                .startofpacket
		.rf_sink_endofpacket     (pio_button_s1_agent_rsp_fifo_out_endofpacket),        //                .endofpacket
		.rf_sink_data            (pio_button_s1_agent_rsp_fifo_out_data),               //                .data
		.rf_source_ready         (pio_button_s1_agent_rf_source_ready),                 //       rf_source.ready
		.rf_source_valid         (pio_button_s1_agent_rf_source_valid),                 //                .valid
		.rf_source_startofpacket (pio_button_s1_agent_rf_source_startofpacket),         //                .startofpacket
		.rf_source_endofpacket   (pio_button_s1_agent_rf_source_endofpacket),           //                .endofpacket
		.rf_source_data          (pio_button_s1_agent_rf_source_data),                  //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                   //                .error
		.rdata_fifo_src_ready    (pio_button_s1_agent_rdata_fifo_src_ready),            //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_button_s1_agent_rdata_fifo_src_valid),            //                .valid
		.rdata_fifo_src_data     (pio_button_s1_agent_rdata_fifo_src_data),             //                .data
		.m0_response             (2'b00),                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_button_s1_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_button_s1_agent_rf_source_data),                  //        in.data
		.in_valid          (pio_button_s1_agent_rf_source_valid),                 //          .valid
		.in_ready          (pio_button_s1_agent_rf_source_ready),                 //          .ready
		.in_startofpacket  (pio_button_s1_agent_rf_source_startofpacket),         //          .startofpacket
		.in_endofpacket    (pio_button_s1_agent_rf_source_endofpacket),           //          .endofpacket
		.out_data          (pio_button_s1_agent_rsp_fifo_out_data),               //       out.data
		.out_valid         (pio_button_s1_agent_rsp_fifo_out_valid),              //          .valid
		.out_ready         (pio_button_s1_agent_rsp_fifo_out_ready),              //          .ready
		.out_startofpacket (pio_button_s1_agent_rsp_fifo_out_startofpacket),      //          .startofpacket
		.out_endofpacket   (pio_button_s1_agent_rsp_fifo_out_endofpacket),        //          .endofpacket
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (104),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_ADDR_H                (99),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (100),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.PKT_TRANS_READ            (103),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ddr3a_status_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (ddr3a_status_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (ddr3a_status_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (ddr3a_status_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (ddr3a_status_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (ddr3a_status_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (ddr3a_status_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (ddr3a_status_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (ddr3a_status_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (ddr3a_status_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (ddr3a_status_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (ddr3a_status_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (ddr3a_status_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (ddr3a_status_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (ddr3a_status_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (ddr3a_status_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (ddr3a_status_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (ddr3a_status_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_006_source0_ready),                 //              cp.ready
		.cp_valid                (agent_pipeline_006_source0_valid),                 //                .valid
		.cp_data                 (agent_pipeline_006_source0_data),                  //                .data
		.cp_startofpacket        (agent_pipeline_006_source0_startofpacket),         //                .startofpacket
		.cp_endofpacket          (agent_pipeline_006_source0_endofpacket),           //                .endofpacket
		.cp_channel              (agent_pipeline_006_source0_channel),               //                .channel
		.rf_sink_ready           (ddr3a_status_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (ddr3a_status_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (ddr3a_status_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (ddr3a_status_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (ddr3a_status_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (ddr3a_status_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (ddr3a_status_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (ddr3a_status_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (ddr3a_status_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (ddr3a_status_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                //                .error
		.rdata_fifo_src_ready    (ddr3a_status_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr3a_status_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (ddr3a_status_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3a_status_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (ddr3a_status_s1_agent_rf_source_data),             //        in.data
		.in_valid          (ddr3a_status_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (ddr3a_status_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ddr3a_status_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ddr3a_status_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ddr3a_status_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ddr3a_status_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ddr3a_status_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ddr3a_status_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ddr3a_status_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3a_status_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr3a_status_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (ddr3a_status_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (ddr3a_status_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (ddr3a_status_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (ddr3a_status_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (ddr3a_status_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (104),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_ADDR_H                (99),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (100),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.PKT_TRANS_READ            (103),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ddr3b_status_s1_agent (
		.clk                     (clk_0_clk_clk),                                    //             clk.clk
		.reset                   (ddr3a_status_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (ddr3b_status_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (ddr3b_status_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (ddr3b_status_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (ddr3b_status_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (ddr3b_status_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (ddr3b_status_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (ddr3b_status_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (ddr3b_status_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (ddr3b_status_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (ddr3b_status_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (ddr3b_status_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (ddr3b_status_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (ddr3b_status_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (ddr3b_status_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (ddr3b_status_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (ddr3b_status_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_008_source0_ready),                 //              cp.ready
		.cp_valid                (agent_pipeline_008_source0_valid),                 //                .valid
		.cp_data                 (agent_pipeline_008_source0_data),                  //                .data
		.cp_startofpacket        (agent_pipeline_008_source0_startofpacket),         //                .startofpacket
		.cp_endofpacket          (agent_pipeline_008_source0_endofpacket),           //                .endofpacket
		.cp_channel              (agent_pipeline_008_source0_channel),               //                .channel
		.rf_sink_ready           (ddr3b_status_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (ddr3b_status_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (ddr3b_status_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (ddr3b_status_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (ddr3b_status_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (ddr3b_status_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (ddr3b_status_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (ddr3b_status_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (ddr3b_status_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (ddr3b_status_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                //                .error
		.rdata_fifo_src_ready    (ddr3b_status_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr3b_status_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (ddr3b_status_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3b_status_s1_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                    //       clk.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (ddr3b_status_s1_agent_rf_source_data),             //        in.data
		.in_valid          (ddr3b_status_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (ddr3b_status_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ddr3b_status_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ddr3b_status_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ddr3b_status_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ddr3b_status_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ddr3b_status_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ddr3b_status_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ddr3b_status_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                            // (terminated)
		.csr_read          (1'b0),                                             // (terminated)
		.csr_write         (1'b0),                                             // (terminated)
		.csr_readdata      (),                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated)
		.almost_full_data  (),                                                 // (terminated)
		.almost_empty_data (),                                                 // (terminated)
		.in_empty          (1'b0),                                             // (terminated)
		.out_empty         (),                                                 // (terminated)
		.in_error          (1'b0),                                             // (terminated)
		.out_error         (),                                                 // (terminated)
		.in_channel        (1'b0),                                             // (terminated)
		.out_channel       ()                                                  // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3b_status_s1_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                  //       clk.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr3b_status_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (ddr3b_status_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (ddr3b_status_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (ddr3b_status_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (ddr3b_status_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (ddr3b_status_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                          // (terminated)
		.csr_read          (1'b0),                                           // (terminated)
		.csr_write         (1'b0),                                           // (terminated)
		.csr_readdata      (),                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated)
		.almost_full_data  (),                                               // (terminated)
		.almost_empty_data (),                                               // (terminated)
		.in_startofpacket  (1'b0),                                           // (terminated)
		.in_endofpacket    (1'b0),                                           // (terminated)
		.out_startofpacket (),                                               // (terminated)
		.out_endofpacket   (),                                               // (terminated)
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_error         (),                                               // (terminated)
		.in_channel        (1'b0),                                           // (terminated)
		.out_channel       ()                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (403),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pcie_256_dma_rd_dts_slave_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                                //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (pcie_256_dma_rd_dts_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pcie_256_dma_rd_dts_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pcie_256_dma_rd_dts_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pcie_256_dma_rd_dts_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pcie_256_dma_rd_dts_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (pcie_256_dma_rd_dts_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pcie_256_dma_rd_dts_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pcie_256_dma_rd_dts_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (pcie_256_dma_rd_dts_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pcie_256_dma_rd_dts_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (pcie_256_dma_rd_dts_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (pcie_256_dma_rd_dts_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pcie_256_dma_rd_dts_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (pcie_256_dma_rd_dts_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (pcie_256_dma_rd_dts_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (pcie_256_dma_rd_dts_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_010_source0_ready),                           //              cp.ready
		.cp_valid                (agent_pipeline_010_source0_valid),                           //                .valid
		.cp_data                 (agent_pipeline_010_source0_data),                            //                .data
		.cp_startofpacket        (agent_pipeline_010_source0_startofpacket),                   //                .startofpacket
		.cp_endofpacket          (agent_pipeline_010_source0_endofpacket),                     //                .endofpacket
		.cp_channel              (agent_pipeline_010_source0_channel),                         //                .channel
		.rf_sink_ready           (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pcie_256_dma_rd_dts_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pcie_256_dma_rd_dts_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pcie_256_dma_rd_dts_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pcie_256_dma_rd_dts_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pcie_256_dma_rd_dts_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (404),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_256_dma_rd_dts_slave_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (pcie_256_dma_rd_dts_slave_agent_rf_source_data),             //        in.data
		.in_valid          (pcie_256_dma_rd_dts_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (pcie_256_dma_rd_dts_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pcie_256_dma_rd_dts_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_256_dma_rd_dts_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pcie_256_dma_rd_dts_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (690),
		.PKT_ORI_BURST_SIZE_L      (688),
		.PKT_RESPONSE_STATUS_H     (687),
		.PKT_RESPONSE_STATUS_L     (686),
		.PKT_BURST_SIZE_H          (663),
		.PKT_BURST_SIZE_L          (661),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (668),
		.PKT_PROTECTION_H          (681),
		.PKT_PROTECTION_L          (679),
		.PKT_BURSTWRAP_H           (660),
		.PKT_BURSTWRAP_L           (660),
		.PKT_BYTE_CNT_H            (659),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (673),
		.PKT_SRC_ID_L              (670),
		.PKT_DEST_ID_H             (677),
		.PKT_DEST_ID_L             (674),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (691),
		.AVS_BURSTCOUNT_W          (14),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) mm_clock_crossing_bridge_ddr3a_s0_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                                         //             clk.clk
		.reset                   (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_address),                  //              m0.address
		.m0_burstcount           (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_lock),                     //                .lock
		.m0_readdata             (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_read),                     //                .read
		.m0_waitrequest          (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_writedata),                //                .writedata
		.m0_write                (mm_clock_crossing_bridge_ddr3a_s0_agent_m0_write),                    //                .write
		.rp_endofpacket          (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_ready),                    //                .ready
		.rp_valid                (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_valid),                    //                .valid
		.rp_data                 (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_data),                     //                .data
		.rp_startofpacket        (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (agent_pipeline_012_source0_ready),                                    //              cp.ready
		.cp_valid                (agent_pipeline_012_source0_valid),                                    //                .valid
		.cp_data                 (agent_pipeline_012_source0_data),                                     //                .data
		.cp_startofpacket        (agent_pipeline_012_source0_startofpacket),                            //                .startofpacket
		.cp_endofpacket          (agent_pipeline_012_source0_endofpacket),                              //                .endofpacket
		.cp_channel              (agent_pipeline_012_source0_channel),                                  //                .channel
		.rf_sink_ready           (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                                   //                .error
		.rdata_fifo_src_ready    (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (692),
		.FIFO_DEPTH          (129),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_data),              //        in.data
		.in_valid          (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_valid),             //          .valid
		.in_ready          (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3a_s0_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (mm_clock_crossing_bridge_ddr3a_s0_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (514),
		.FIFO_DEPTH          (2048),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_startofpacket  (1'b0),                                                                // (terminated)
		.in_endofpacket    (1'b0),                                                                // (terminated)
		.out_startofpacket (),                                                                    // (terminated)
		.out_endofpacket   (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (690),
		.PKT_ORI_BURST_SIZE_L      (688),
		.PKT_RESPONSE_STATUS_H     (687),
		.PKT_RESPONSE_STATUS_L     (686),
		.PKT_BURST_SIZE_H          (663),
		.PKT_BURST_SIZE_L          (661),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (668),
		.PKT_PROTECTION_H          (681),
		.PKT_PROTECTION_L          (679),
		.PKT_BURSTWRAP_H           (660),
		.PKT_BURSTWRAP_L           (660),
		.PKT_BYTE_CNT_H            (659),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (673),
		.PKT_SRC_ID_L              (670),
		.PKT_DEST_ID_H             (677),
		.PKT_DEST_ID_L             (674),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (691),
		.AVS_BURSTCOUNT_W          (14),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) mm_clock_crossing_bridge_ddr3b_s0_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                                         //             clk.clk
		.reset                   (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_address),                  //              m0.address
		.m0_burstcount           (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_burstcount),               //                .burstcount
		.m0_byteenable           (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_byteenable),               //                .byteenable
		.m0_debugaccess          (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_debugaccess),              //                .debugaccess
		.m0_lock                 (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_lock),                     //                .lock
		.m0_readdata             (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdata),                 //                .readdata
		.m0_readdatavalid        (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_readdatavalid),            //                .readdatavalid
		.m0_read                 (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_read),                     //                .read
		.m0_waitrequest          (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_waitrequest),              //                .waitrequest
		.m0_writedata            (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_writedata),                //                .writedata
		.m0_write                (mm_clock_crossing_bridge_ddr3b_s0_agent_m0_write),                    //                .write
		.rp_endofpacket          (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_endofpacket),              //              rp.endofpacket
		.rp_ready                (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_ready),                    //                .ready
		.rp_valid                (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_valid),                    //                .valid
		.rp_data                 (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_data),                     //                .data
		.rp_startofpacket        (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_startofpacket),            //                .startofpacket
		.cp_ready                (agent_pipeline_014_source0_ready),                                    //              cp.ready
		.cp_valid                (agent_pipeline_014_source0_valid),                                    //                .valid
		.cp_data                 (agent_pipeline_014_source0_data),                                     //                .data
		.cp_startofpacket        (agent_pipeline_014_source0_startofpacket),                            //                .startofpacket
		.cp_endofpacket          (agent_pipeline_014_source0_endofpacket),                              //                .endofpacket
		.cp_channel              (agent_pipeline_014_source0_channel),                                  //                .channel
		.rf_sink_ready           (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_ready),          //         rf_sink.ready
		.rf_sink_valid           (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_valid),          //                .valid
		.rf_sink_startofpacket   (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_startofpacket),  //                .startofpacket
		.rf_sink_endofpacket     (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_endofpacket),    //                .endofpacket
		.rf_sink_data            (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_data),           //                .data
		.rf_source_ready         (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_ready),             //       rf_source.ready
		.rf_source_valid         (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_valid),             //                .valid
		.rf_source_startofpacket (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_startofpacket),     //                .startofpacket
		.rf_source_endofpacket   (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_endofpacket),       //                .endofpacket
		.rf_source_data          (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_data),              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                                   // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                                   //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                                    //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                                   //                .error
		.rdata_fifo_src_ready    (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_ready),        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_valid),        //                .valid
		.rdata_fifo_src_data     (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_data),         //                .data
		.m0_response             (2'b00),                                                               //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                 //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (692),
		.FIFO_DEPTH          (129),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_data),              //        in.data
		.in_valid          (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_valid),             //          .valid
		.in_ready          (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_ready),             //          .ready
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_startofpacket),     //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3b_s0_agent_rf_source_endofpacket),       //          .endofpacket
		.out_data          (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_data),           //       out.data
		.out_valid         (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_valid),          //          .valid
		.out_ready         (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_ready),          //          .ready
		.out_startofpacket (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_startofpacket),  //          .startofpacket
		.out_endofpacket   (mm_clock_crossing_bridge_ddr3b_s0_agent_rsp_fifo_out_endofpacket),    //          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (514),
		.FIFO_DEPTH          (2048),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_data),         //        in.data
		.in_valid          (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_valid),        //          .valid
		.in_ready          (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_src_ready),        //          .ready
		.out_data          (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_data),         //       out.data
		.out_valid         (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_valid),        //          .valid
		.out_ready         (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_ready),        //          .ready
		.csr_address       (2'b00),                                                               // (terminated)
		.csr_read          (1'b0),                                                                // (terminated)
		.csr_write         (1'b0),                                                                // (terminated)
		.csr_readdata      (),                                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated)
		.almost_full_data  (),                                                                    // (terminated)
		.almost_empty_data (),                                                                    // (terminated)
		.in_startofpacket  (1'b0),                                                                // (terminated)
		.in_endofpacket    (1'b0),                                                                // (terminated)
		.out_startofpacket (),                                                                    // (terminated)
		.out_endofpacket   (),                                                                    // (terminated)
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_channel        (1'b0),                                                                // (terminated)
		.out_channel       ()                                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (403),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pcie_256_dma_wr_dts_slave_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                                //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),        //       clk_reset.reset
		.m0_address              (pcie_256_dma_wr_dts_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (pcie_256_dma_wr_dts_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (pcie_256_dma_wr_dts_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (pcie_256_dma_wr_dts_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (pcie_256_dma_wr_dts_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (pcie_256_dma_wr_dts_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (pcie_256_dma_wr_dts_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (pcie_256_dma_wr_dts_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (pcie_256_dma_wr_dts_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (pcie_256_dma_wr_dts_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (pcie_256_dma_wr_dts_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (pcie_256_dma_wr_dts_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (pcie_256_dma_wr_dts_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (pcie_256_dma_wr_dts_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (pcie_256_dma_wr_dts_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (pcie_256_dma_wr_dts_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_016_source0_ready),                           //              cp.ready
		.cp_valid                (agent_pipeline_016_source0_valid),                           //                .valid
		.cp_data                 (agent_pipeline_016_source0_data),                            //                .data
		.cp_startofpacket        (agent_pipeline_016_source0_startofpacket),                   //                .startofpacket
		.cp_endofpacket          (agent_pipeline_016_source0_endofpacket),                     //                .endofpacket
		.cp_channel              (agent_pipeline_016_source0_channel),                         //                .channel
		.rf_sink_ready           (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (pcie_256_dma_wr_dts_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (pcie_256_dma_wr_dts_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (pcie_256_dma_wr_dts_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (pcie_256_dma_wr_dts_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (pcie_256_dma_wr_dts_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (404),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_256_dma_wr_dts_slave_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                                //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_data           (pcie_256_dma_wr_dts_slave_agent_rf_source_data),             //        in.data
		.in_valid          (pcie_256_dma_wr_dts_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (pcie_256_dma_wr_dts_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pcie_256_dma_wr_dts_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_256_dma_wr_dts_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pcie_256_dma_wr_dts_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (402),
		.PKT_ORI_BURST_SIZE_L      (400),
		.PKT_RESPONSE_STATUS_H     (399),
		.PKT_RESPONSE_STATUS_L     (398),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_TRANS_LOCK            (356),
		.PKT_BEGIN_BURST           (380),
		.PKT_PROTECTION_H          (393),
		.PKT_PROTECTION_L          (391),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.PKT_DATA_H                (255),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (403),
		.AVS_BURSTCOUNT_W          (6),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory2_0_s2_agent (
		.clk                     (pcie_256_dma_coreclkout_clk),                          //             clk.clk
		.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (onchip_memory2_0_s2_agent_m0_address),                 //              m0.address
		.m0_burstcount           (onchip_memory2_0_s2_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (onchip_memory2_0_s2_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (onchip_memory2_0_s2_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (onchip_memory2_0_s2_agent_m0_lock),                    //                .lock
		.m0_readdata             (onchip_memory2_0_s2_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (onchip_memory2_0_s2_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (onchip_memory2_0_s2_agent_m0_read),                    //                .read
		.m0_waitrequest          (onchip_memory2_0_s2_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (onchip_memory2_0_s2_agent_m0_writedata),               //                .writedata
		.m0_write                (onchip_memory2_0_s2_agent_m0_write),                   //                .write
		.rp_endofpacket          (onchip_memory2_0_s2_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (onchip_memory2_0_s2_agent_rp_ready),                   //                .ready
		.rp_valid                (onchip_memory2_0_s2_agent_rp_valid),                   //                .valid
		.rp_data                 (onchip_memory2_0_s2_agent_rp_data),                    //                .data
		.rp_startofpacket        (onchip_memory2_0_s2_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (agent_pipeline_018_source0_ready),                     //              cp.ready
		.cp_valid                (agent_pipeline_018_source0_valid),                     //                .valid
		.cp_data                 (agent_pipeline_018_source0_data),                      //                .data
		.cp_startofpacket        (agent_pipeline_018_source0_startofpacket),             //                .startofpacket
		.cp_endofpacket          (agent_pipeline_018_source0_endofpacket),               //                .endofpacket
		.cp_channel              (agent_pipeline_018_source0_channel),                   //                .channel
		.rf_sink_ready           (onchip_memory2_0_s2_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (onchip_memory2_0_s2_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (onchip_memory2_0_s2_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (onchip_memory2_0_s2_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (onchip_memory2_0_s2_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (onchip_memory2_0_s2_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (onchip_memory2_0_s2_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (onchip_memory2_0_s2_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (onchip_memory2_0_s2_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory2_0_s2_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (onchip_memory2_0_s2_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (404),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory2_0_s2_agent_rsp_fifo (
		.clk               (pcie_256_dma_coreclkout_clk),                          //       clk.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (onchip_memory2_0_s2_agent_rf_source_data),             //        in.data
		.in_valid          (onchip_memory2_0_s2_agent_rf_source_valid),            //          .valid
		.in_ready          (onchip_memory2_0_s2_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (onchip_memory2_0_s2_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s2_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (onchip_memory2_0_s2_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (onchip_memory2_0_s2_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (onchip_memory2_0_s2_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (onchip_memory2_0_s2_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (onchip_memory2_0_s2_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	top_mm_interconnect_0_router router (
		.sink_ready         (pcie_256_dma_rxm_bar4_agent_cp_ready),                //      sink.ready
		.sink_valid         (pcie_256_dma_rxm_bar4_agent_cp_valid),                //          .valid
		.sink_data          (pcie_256_dma_rxm_bar4_agent_cp_data),                 //          .data
		.sink_startofpacket (pcie_256_dma_rxm_bar4_agent_cp_startofpacket),        //          .startofpacket
		.sink_endofpacket   (pcie_256_dma_rxm_bar4_agent_cp_endofpacket),          //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                    //       src.ready
		.src_valid          (router_src_valid),                                    //          .valid
		.src_data           (router_src_data),                                     //          .data
		.src_channel        (router_src_channel),                                  //          .channel
		.src_startofpacket  (router_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                               //          .endofpacket
	);

	top_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (pcie_256_dma_dma_rd_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (pcie_256_dma_dma_rd_master_agent_cp_valid),           //          .valid
		.sink_data          (pcie_256_dma_dma_rd_master_agent_cp_data),            //          .data
		.sink_startofpacket (pcie_256_dma_dma_rd_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (pcie_256_dma_dma_rd_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                //       src.ready
		.src_valid          (router_001_src_valid),                                //          .valid
		.src_data           (router_001_src_data),                                 //          .data
		.src_channel        (router_001_src_channel),                              //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (pcie_256_dma_dma_wr_master_agent_cp_ready),           //      sink.ready
		.sink_valid         (pcie_256_dma_dma_wr_master_agent_cp_valid),           //          .valid
		.sink_data          (pcie_256_dma_dma_wr_master_agent_cp_data),            //          .data
		.sink_startofpacket (pcie_256_dma_dma_wr_master_agent_cp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (pcie_256_dma_dma_wr_master_agent_cp_endofpacket),     //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                //       src.ready
		.src_valid          (router_002_src_valid),                                //          .valid
		.src_data           (router_002_src_data),                                 //          .data
		.src_channel        (router_002_src_channel),                              //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (agent_pipeline_001_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_001_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_001_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_001_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_001_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                //       src.ready
		.src_valid          (router_003_src_valid),                                //          .valid
		.src_data           (router_003_src_data),                                 //          .data
		.src_channel        (router_003_src_channel),                              //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (agent_pipeline_003_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_003_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_003_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_003_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_003_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                //       src.ready
		.src_valid          (router_004_src_valid),                                //          .valid
		.src_data           (router_004_src_data),                                 //          .data
		.src_channel        (router_004_src_channel),                              //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (agent_pipeline_005_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_005_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_005_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_005_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_005_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                //       src.ready
		.src_valid          (router_005_src_valid),                                //          .valid
		.src_data           (router_005_src_data),                                 //          .data
		.src_channel        (router_005_src_channel),                              //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_004 router_006 (
		.sink_ready         (agent_pipeline_007_source0_ready),               //      sink.ready
		.sink_valid         (agent_pipeline_007_source0_valid),               //          .valid
		.sink_data          (agent_pipeline_007_source0_data),                //          .data
		.sink_startofpacket (agent_pipeline_007_source0_startofpacket),       //          .startofpacket
		.sink_endofpacket   (agent_pipeline_007_source0_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                           //       src.ready
		.src_valid          (router_006_src_valid),                           //          .valid
		.src_data           (router_006_src_data),                            //          .data
		.src_channel        (router_006_src_channel),                         //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                      //          .endofpacket
	);

	top_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (agent_pipeline_009_source0_ready),               //      sink.ready
		.sink_valid         (agent_pipeline_009_source0_valid),               //          .valid
		.sink_data          (agent_pipeline_009_source0_data),                //          .data
		.sink_startofpacket (agent_pipeline_009_source0_startofpacket),       //          .startofpacket
		.sink_endofpacket   (agent_pipeline_009_source0_endofpacket),         //          .endofpacket
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                           //       src.ready
		.src_valid          (router_007_src_valid),                           //          .valid
		.src_data           (router_007_src_data),                            //          .data
		.src_channel        (router_007_src_channel),                         //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                   //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                      //          .endofpacket
	);

	top_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (agent_pipeline_011_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_011_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_011_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_011_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_011_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                                //       src.ready
		.src_valid          (router_008_src_valid),                                //          .valid
		.src_data           (router_008_src_data),                                 //          .data
		.src_channel        (router_008_src_channel),                              //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (agent_pipeline_013_source0_ready),                                    //      sink.ready
		.sink_valid         (agent_pipeline_013_source0_valid),                                    //          .valid
		.sink_data          (agent_pipeline_013_source0_data),                                     //          .data
		.sink_startofpacket (agent_pipeline_013_source0_startofpacket),                            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_013_source0_endofpacket),                              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset              (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                                                //       src.ready
		.src_valid          (router_009_src_valid),                                                //          .valid
		.src_data           (router_009_src_data),                                                 //          .data
		.src_channel        (router_009_src_channel),                                              //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                                           //          .endofpacket
	);

	top_mm_interconnect_0_router_009 router_010 (
		.sink_ready         (agent_pipeline_015_source0_ready),                                    //      sink.ready
		.sink_valid         (agent_pipeline_015_source0_valid),                                    //          .valid
		.sink_data          (agent_pipeline_015_source0_data),                                     //          .data
		.sink_startofpacket (agent_pipeline_015_source0_startofpacket),                            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_015_source0_endofpacket),                              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset              (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                                                //       src.ready
		.src_valid          (router_010_src_valid),                                                //          .valid
		.src_data           (router_010_src_data),                                                 //          .data
		.src_channel        (router_010_src_channel),                                              //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                                           //          .endofpacket
	);

	top_mm_interconnect_0_router_008 router_011 (
		.sink_ready         (agent_pipeline_017_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_017_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_017_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_017_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_017_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                                //       src.ready
		.src_valid          (router_011_src_valid),                                //          .valid
		.src_data           (router_011_src_data),                                 //          .data
		.src_channel        (router_011_src_channel),                              //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_router_012 router_012 (
		.sink_ready         (agent_pipeline_019_source0_ready),                    //      sink.ready
		.sink_valid         (agent_pipeline_019_source0_valid),                    //          .valid
		.sink_data          (agent_pipeline_019_source0_data),                     //          .data
		.sink_startofpacket (agent_pipeline_019_source0_startofpacket),            //          .startofpacket
		.sink_endofpacket   (agent_pipeline_019_source0_endofpacket),              //          .endofpacket
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                                //       src.ready
		.src_valid          (router_012_src_valid),                                //          .valid
		.src_data           (router_012_src_data),                                 //          .data
		.src_channel        (router_012_src_channel),                              //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                        //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                           //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (106),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (101),
		.PKT_TRANS_WRITE           (102),
		.MAX_OUTSTANDING_RESPONSES (31),
		.PIPELINED                 (0),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (1),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) pcie_256_dma_rxm_bar4_limiter (
		.clk                    (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                    //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                    //          .valid
		.cmd_sink_data          (router_src_data),                                     //          .data
		.cmd_sink_channel       (router_src_channel),                                  //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                            //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                              //          .endofpacket
		.cmd_src_ready          (pcie_256_dma_rxm_bar4_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (pcie_256_dma_rxm_bar4_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (pcie_256_dma_rxm_bar4_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (pcie_256_dma_rxm_bar4_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (pcie_256_dma_rxm_bar4_limiter_cmd_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (pcie_256_dma_rxm_bar4_limiter_cmd_src_valid),         //          .valid
		.rsp_sink_ready         (limiter_pipeline_001_source0_ready),                  //  rsp_sink.ready
		.rsp_sink_valid         (limiter_pipeline_001_source0_valid),                  //          .valid
		.rsp_sink_channel       (limiter_pipeline_001_source0_channel),                //          .channel
		.rsp_sink_data          (limiter_pipeline_001_source0_data),                   //          .data
		.rsp_sink_startofpacket (limiter_pipeline_001_source0_startofpacket),          //          .startofpacket
		.rsp_sink_endofpacket   (limiter_pipeline_001_source0_endofpacket),            //          .endofpacket
		.rsp_src_ready          (pcie_256_dma_rxm_bar4_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (pcie_256_dma_rxm_bar4_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (pcie_256_dma_rxm_bar4_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (pcie_256_dma_rxm_bar4_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (pcie_256_dma_rxm_bar4_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (pcie_256_dma_rxm_bar4_limiter_rsp_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (389),
		.PKT_DEST_ID_L             (386),
		.PKT_SRC_ID_H              (385),
		.PKT_SRC_ID_L              (382),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_TRANS_POSTED          (353),
		.PKT_TRANS_WRITE           (354),
		.MAX_OUTSTANDING_RESPONSES (140),
		.PIPELINED                 (0),
		.ST_DATA_W                 (403),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (1),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) pcie_256_dma_dma_wr_master_limiter (
		.clk                    (pcie_256_dma_coreclkout_clk),                              //       clk.clk
		.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),      // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                     //          .valid
		.cmd_sink_data          (router_002_src_data),                                      //          .data
		.cmd_sink_channel       (router_002_src_channel),                                   //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                             //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                               //          .endofpacket
		.cmd_src_ready          (pcie_256_dma_dma_wr_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (pcie_256_dma_dma_wr_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (pcie_256_dma_dma_wr_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (pcie_256_dma_dma_wr_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (pcie_256_dma_dma_wr_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (pcie_256_dma_dma_wr_master_limiter_cmd_src_valid),         //          .valid
		.rsp_sink_ready         (limiter_pipeline_003_source0_ready),                       //  rsp_sink.ready
		.rsp_sink_valid         (limiter_pipeline_003_source0_valid),                       //          .valid
		.rsp_sink_channel       (limiter_pipeline_003_source0_channel),                     //          .channel
		.rsp_sink_data          (limiter_pipeline_003_source0_data),                        //          .data
		.rsp_sink_startofpacket (limiter_pipeline_003_source0_startofpacket),               //          .startofpacket
		.rsp_sink_endofpacket   (limiter_pipeline_003_source0_endofpacket),                 //          .endofpacket
		.rsp_src_ready          (pcie_256_dma_dma_wr_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (pcie_256_dma_dma_wr_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (pcie_256_dma_dma_wr_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (pcie_256_dma_dma_wr_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (pcie_256_dma_dma_wr_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (pcie_256_dma_dma_wr_master_limiter_rsp_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_BEGIN_BURST           (380),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_BURST_TYPE_H          (377),
		.PKT_BURST_TYPE_L          (376),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (403),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (363),
		.OUT_BURSTWRAP_H           (372),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) onchip_memory2_0_s1_burst_adapter (
		.clk                   (pcie_256_dma_coreclkout_clk),                             //       cr0.clk
		.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                       //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                        //          .data
		.sink0_channel         (cmd_mux_src_channel),                                     //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                               //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                 //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                       //          .ready
		.source0_valid         (onchip_memory2_0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (onchip_memory2_0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (onchip_memory2_0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (onchip_memory2_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (onchip_memory2_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (onchip_memory2_0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (351),
		.PKT_ADDR_L                (288),
		.PKT_BEGIN_BURST           (380),
		.PKT_BYTE_CNT_H            (371),
		.PKT_BYTE_CNT_L            (358),
		.PKT_BYTEEN_H              (287),
		.PKT_BYTEEN_L              (256),
		.PKT_BURST_SIZE_H          (375),
		.PKT_BURST_SIZE_L          (373),
		.PKT_BURST_TYPE_H          (377),
		.PKT_BURST_TYPE_L          (376),
		.PKT_BURSTWRAP_H           (372),
		.PKT_BURSTWRAP_L           (372),
		.PKT_TRANS_COMPRESSED_READ (352),
		.PKT_TRANS_WRITE           (354),
		.PKT_TRANS_READ            (355),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (403),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (363),
		.OUT_BURSTWRAP_H           (372),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) onchip_memory2_0_s2_burst_adapter (
		.clk                   (pcie_256_dma_coreclkout_clk),                             //       cr0.clk
		.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.sink0_valid           (cmd_mux_009_src_valid),                                   //     sink0.valid
		.sink0_data            (cmd_mux_009_src_data),                                    //          .data
		.sink0_channel         (cmd_mux_009_src_channel),                                 //          .channel
		.sink0_startofpacket   (cmd_mux_009_src_startofpacket),                           //          .startofpacket
		.sink0_endofpacket     (cmd_mux_009_src_endofpacket),                             //          .endofpacket
		.sink0_ready           (cmd_mux_009_src_ready),                                   //          .ready
		.source0_valid         (onchip_memory2_0_s2_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (onchip_memory2_0_s2_burst_adapter_source0_data),          //          .data
		.source0_channel       (onchip_memory2_0_s2_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (onchip_memory2_0_s2_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (onchip_memory2_0_s2_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (onchip_memory2_0_s2_burst_adapter_source0_ready)          //          .ready
	);

	top_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (limiter_pipeline_source0_ready),                      //      sink.ready
		.sink_channel       (limiter_pipeline_source0_channel),                    //          .channel
		.sink_data          (limiter_pipeline_source0_data),                       //          .data
		.sink_startofpacket (limiter_pipeline_source0_startofpacket),              //          .startofpacket
		.sink_endofpacket   (limiter_pipeline_source0_endofpacket),                //          .endofpacket
		.sink_valid         (limiter_pipeline_source0_valid),                      //          .valid
		.src0_ready         (cmd_demux_src0_ready),                                //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                //          .valid
		.src0_data          (cmd_demux_src0_data),                                 //          .data
		.src0_channel       (cmd_demux_src0_channel),                              //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                        //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                          //          .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                //      src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                //          .valid
		.src1_data          (cmd_demux_src1_data),                                 //          .data
		.src1_channel       (cmd_demux_src1_channel),                              //          .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                        //          .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                          //          .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                //      src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                //          .valid
		.src2_data          (cmd_demux_src2_data),                                 //          .data
		.src2_channel       (cmd_demux_src2_channel),                              //          .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                        //          .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                          //          .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                //      src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                //          .valid
		.src3_data          (cmd_demux_src3_data),                                 //          .data
		.src3_channel       (cmd_demux_src3_channel),                              //          .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                        //          .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                          //          .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                                //      src4.ready
		.src4_valid         (cmd_demux_src4_valid),                                //          .valid
		.src4_data          (cmd_demux_src4_data),                                 //          .data
		.src4_channel       (cmd_demux_src4_channel),                              //          .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),                        //          .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                //      sink.ready
		.sink_channel       (router_001_src_channel),                              //          .channel
		.sink_data          (router_001_src_data),                                 //          .data
		.sink_startofpacket (router_001_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_001_src_valid),                                //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                            //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                            //          .valid
		.src0_data          (cmd_demux_001_src0_data),                             //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                          //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                            //      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                            //          .valid
		.src1_data          (cmd_demux_001_src1_data),                             //          .data
		.src1_channel       (cmd_demux_001_src1_channel),                          //          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                      //          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                            //      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                            //          .valid
		.src2_data          (cmd_demux_001_src2_data),                             //          .data
		.src2_channel       (cmd_demux_001_src2_channel),                          //          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                    //          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                      //          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                            //      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                            //          .valid
		.src3_data          (cmd_demux_001_src3_data),                             //          .data
		.src3_channel       (cmd_demux_001_src3_channel),                          //          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                    //          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                      //          .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                            //      src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                            //          .valid
		.src4_data          (cmd_demux_001_src4_data),                             //          .data
		.src4_channel       (cmd_demux_001_src4_channel),                          //          .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),                    //          .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (limiter_pipeline_002_source0_ready),                  //      sink.ready
		.sink_channel       (limiter_pipeline_002_source0_channel),                //          .channel
		.sink_data          (limiter_pipeline_002_source0_data),                   //          .data
		.sink_startofpacket (limiter_pipeline_002_source0_startofpacket),          //          .startofpacket
		.sink_endofpacket   (limiter_pipeline_002_source0_endofpacket),            //          .endofpacket
		.sink_valid         (limiter_pipeline_002_source0_valid),                  //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                            //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                            //          .valid
		.src0_data          (cmd_demux_002_src0_data),                             //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                          //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                      //          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                            //      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                            //          .valid
		.src1_data          (cmd_demux_002_src1_data),                             //          .data
		.src1_channel       (cmd_demux_002_src1_channel),                          //          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                    //          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                      //          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                            //      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                            //          .valid
		.src2_data          (cmd_demux_002_src2_data),                             //          .data
		.src2_channel       (cmd_demux_002_src2_channel),                          //          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                    //          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                   //       src.ready
		.src_valid           (cmd_mux_src_valid),                                   //          .valid
		.src_data            (cmd_mux_src_data),                                    //          .data
		.src_channel         (cmd_mux_src_channel),                                 //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                           //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                             //          .endofpacket
		.sink0_ready         (mux_pipeline_source0_ready),                          //     sink0.ready
		.sink0_valid         (mux_pipeline_source0_valid),                          //          .valid
		.sink0_channel       (mux_pipeline_source0_channel),                        //          .channel
		.sink0_data          (mux_pipeline_source0_data),                           //          .data
		.sink0_startofpacket (mux_pipeline_source0_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_source0_endofpacket),                    //          .endofpacket
		.sink1_ready         (mux_pipeline_001_source0_ready),                      //     sink1.ready
		.sink1_valid         (mux_pipeline_001_source0_valid),                      //          .valid
		.sink1_channel       (mux_pipeline_001_source0_channel),                    //          .channel
		.sink1_data          (mux_pipeline_001_source0_data),                       //          .data
		.sink1_startofpacket (mux_pipeline_001_source0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_001_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                               //          .valid
		.src_data            (cmd_mux_001_src_data),                                //          .data
		.src_channel         (cmd_mux_001_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_002_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_002_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_002_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_002_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_002_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_002_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                               //          .valid
		.src_data            (cmd_mux_002_src_data),                                //          .data
		.src_channel         (cmd_mux_002_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_003_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_003_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_003_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_003_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_003_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_003_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_001 cmd_mux_003 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                          //          .valid
		.src_data            (cmd_mux_003_src_data),                           //          .data
		.src_channel         (cmd_mux_003_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (mux_pipeline_004_source0_ready),                 //     sink0.ready
		.sink0_valid         (mux_pipeline_004_source0_valid),                 //          .valid
		.sink0_channel       (mux_pipeline_004_source0_channel),               //          .channel
		.sink0_data          (mux_pipeline_004_source0_data),                  //          .data
		.sink0_startofpacket (mux_pipeline_004_source0_startofpacket),         //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_004_source0_endofpacket)            //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_001 cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                  //       clk.clk
		.reset               (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                          //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                          //          .valid
		.src_data            (cmd_mux_004_src_data),                           //          .data
		.src_channel         (cmd_mux_004_src_channel),                        //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                    //          .endofpacket
		.sink0_ready         (mux_pipeline_005_source0_ready),                 //     sink0.ready
		.sink0_valid         (mux_pipeline_005_source0_valid),                 //          .valid
		.sink0_channel       (mux_pipeline_005_source0_channel),               //          .channel
		.sink0_data          (mux_pipeline_005_source0_data),                  //          .data
		.sink0_startofpacket (mux_pipeline_005_source0_startofpacket),         //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_005_source0_endofpacket)            //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                               //          .valid
		.src_data            (cmd_mux_005_src_data),                                //          .data
		.src_channel         (cmd_mux_005_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_006_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_006_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_006_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_006_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_006_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_006_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_006 cmd_mux_006 (
		.clk                 (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset               (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                                               //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                                               //          .valid
		.src_data            (cmd_mux_006_src_data),                                                //          .data
		.src_channel         (cmd_mux_006_src_channel),                                             //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                                         //          .endofpacket
		.sink0_ready         (mux_pipeline_007_source0_ready),                                      //     sink0.ready
		.sink0_valid         (mux_pipeline_007_source0_valid),                                      //          .valid
		.sink0_channel       (mux_pipeline_007_source0_channel),                                    //          .channel
		.sink0_data          (mux_pipeline_007_source0_data),                                       //          .data
		.sink0_startofpacket (mux_pipeline_007_source0_startofpacket),                              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_007_source0_endofpacket),                                //          .endofpacket
		.sink1_ready         (mux_pipeline_008_source0_ready),                                      //     sink1.ready
		.sink1_valid         (mux_pipeline_008_source0_valid),                                      //          .valid
		.sink1_channel       (mux_pipeline_008_source0_channel),                                    //          .channel
		.sink1_data          (mux_pipeline_008_source0_data),                                       //          .data
		.sink1_startofpacket (mux_pipeline_008_source0_startofpacket),                              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_008_source0_endofpacket)                                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_006 cmd_mux_007 (
		.clk                 (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset               (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                                               //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                                               //          .valid
		.src_data            (cmd_mux_007_src_data),                                                //          .data
		.src_channel         (cmd_mux_007_src_channel),                                             //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                                         //          .endofpacket
		.sink0_ready         (mux_pipeline_009_source0_ready),                                      //     sink0.ready
		.sink0_valid         (mux_pipeline_009_source0_valid),                                      //          .valid
		.sink0_channel       (mux_pipeline_009_source0_channel),                                    //          .channel
		.sink0_data          (mux_pipeline_009_source0_data),                                       //          .data
		.sink0_startofpacket (mux_pipeline_009_source0_startofpacket),                              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_009_source0_endofpacket),                                //          .endofpacket
		.sink1_ready         (mux_pipeline_010_source0_ready),                                      //     sink1.ready
		.sink1_valid         (mux_pipeline_010_source0_valid),                                      //          .valid
		.sink1_channel       (mux_pipeline_010_source0_channel),                                    //          .channel
		.sink1_data          (mux_pipeline_010_source0_data),                                       //          .data
		.sink1_startofpacket (mux_pipeline_010_source0_startofpacket),                              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_010_source0_endofpacket)                                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_005 cmd_mux_008 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                               //          .valid
		.src_data            (cmd_mux_008_src_data),                                //          .data
		.src_channel         (cmd_mux_008_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_011_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_011_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_011_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_011_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_011_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_011_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_cmd_mux_005 cmd_mux_009 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                               //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                               //          .valid
		.src_data            (cmd_mux_009_src_data),                                //          .data
		.src_channel         (cmd_mux_009_src_channel),                             //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_012_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_012_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_012_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_012_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_012_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_012_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                //      sink.ready
		.sink_channel       (router_003_src_channel),                              //          .channel
		.sink_data          (router_003_src_data),                                 //          .data
		.sink_startofpacket (router_003_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_003_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                //          .valid
		.src0_data          (rsp_demux_src0_data),                                 //          .data
		.src0_channel       (rsp_demux_src0_channel),                              //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                        //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                          //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                //          .valid
		.src1_data          (rsp_demux_src1_data),                                 //          .data
		.src1_channel       (rsp_demux_src1_channel),                              //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                        //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                           //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                //      sink.ready
		.sink_channel       (router_004_src_channel),                              //          .channel
		.sink_data          (router_004_src_data),                                 //          .data
		.sink_startofpacket (router_004_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_004_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_001_src0_data),                             //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_001 rsp_demux_002 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                //      sink.ready
		.sink_channel       (router_005_src_channel),                              //          .channel
		.sink_data          (router_005_src_data),                                 //          .data
		.sink_startofpacket (router_005_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_005_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_002_src0_data),                             //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_003 rsp_demux_003 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                           //      sink.ready
		.sink_channel       (router_006_src_channel),                         //          .channel
		.sink_data          (router_006_src_data),                            //          .data
		.sink_startofpacket (router_006_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_006_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_003_src0_data),                        //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                  //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_003 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                  //       clk.clk
		.reset              (ddr3a_status_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                           //      sink.ready
		.sink_channel       (router_007_src_channel),                         //          .channel
		.sink_data          (router_007_src_data),                            //          .data
		.sink_startofpacket (router_007_src_startofpacket),                   //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                     //          .endofpacket
		.sink_valid         (router_007_src_valid),                           //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                       //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                       //          .valid
		.src0_data          (rsp_demux_004_src0_data),                        //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                     //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),               //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                  //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_005 rsp_demux_005 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                                //      sink.ready
		.sink_channel       (router_008_src_channel),                              //          .channel
		.sink_data          (router_008_src_data),                                 //          .data
		.sink_startofpacket (router_008_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_008_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_005_src0_data),                             //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_006 rsp_demux_006 (
		.clk                (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset              (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                                                //      sink.ready
		.sink_channel       (router_009_src_channel),                                              //          .channel
		.sink_data          (router_009_src_data),                                                 //          .data
		.sink_startofpacket (router_009_src_startofpacket),                                        //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                                          //          .endofpacket
		.sink_valid         (router_009_src_valid),                                                //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                                            //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                                            //          .valid
		.src0_data          (rsp_demux_006_src0_data),                                             //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                                          //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                                      //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                                            //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                                            //          .valid
		.src1_data          (rsp_demux_006_src1_data),                                             //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                                          //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),                                    //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_006 rsp_demux_007 (
		.clk                (pcie_256_dma_coreclkout_clk),                                         //       clk.clk
		.reset              (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                                                //      sink.ready
		.sink_channel       (router_010_src_channel),                                              //          .channel
		.sink_data          (router_010_src_data),                                                 //          .data
		.sink_startofpacket (router_010_src_startofpacket),                                        //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                                          //          .endofpacket
		.sink_valid         (router_010_src_valid),                                                //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                                            //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                                            //          .valid
		.src0_data          (rsp_demux_007_src0_data),                                             //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                                          //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),                                      //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                                            //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                                            //          .valid
		.src1_data          (rsp_demux_007_src1_data),                                             //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                                          //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),                                    //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)                                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_005 rsp_demux_008 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                                //      sink.ready
		.sink_channel       (router_011_src_channel),                              //          .channel
		.sink_data          (router_011_src_data),                                 //          .data
		.sink_startofpacket (router_011_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_011_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_008_src0_data),                             //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_demux_005 rsp_demux_009 (
		.clk                (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                                //      sink.ready
		.sink_channel       (router_012_src_channel),                              //          .channel
		.sink_data          (router_012_src_data),                                 //          .data
		.sink_startofpacket (router_012_src_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                          //          .endofpacket
		.sink_valid         (router_012_src_valid),                                //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                            //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                            //          .valid
		.src0_data          (rsp_demux_009_src0_data),                             //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                          //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),                    //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                       //          .endofpacket
	);

	top_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                   //       src.ready
		.src_valid           (rsp_mux_src_valid),                                   //          .valid
		.src_data            (rsp_mux_src_data),                                    //          .data
		.src_channel         (rsp_mux_src_channel),                                 //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                           //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                             //          .endofpacket
		.sink0_ready         (mux_pipeline_013_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_013_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_013_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_013_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_013_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_013_source0_endofpacket),                //          .endofpacket
		.sink1_ready         (mux_pipeline_014_source0_ready),                      //     sink1.ready
		.sink1_valid         (mux_pipeline_014_source0_valid),                      //          .valid
		.sink1_channel       (mux_pipeline_014_source0_channel),                    //          .channel
		.sink1_data          (mux_pipeline_014_source0_data),                       //          .data
		.sink1_startofpacket (mux_pipeline_014_source0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_014_source0_endofpacket),                //          .endofpacket
		.sink2_ready         (mux_pipeline_015_source0_ready),                      //     sink2.ready
		.sink2_valid         (mux_pipeline_015_source0_valid),                      //          .valid
		.sink2_channel       (mux_pipeline_015_source0_channel),                    //          .channel
		.sink2_data          (mux_pipeline_015_source0_data),                       //          .data
		.sink2_startofpacket (mux_pipeline_015_source0_startofpacket),              //          .startofpacket
		.sink2_endofpacket   (mux_pipeline_015_source0_endofpacket),                //          .endofpacket
		.sink3_ready         (mux_pipeline_016_source0_ready),                      //     sink3.ready
		.sink3_valid         (mux_pipeline_016_source0_valid),                      //          .valid
		.sink3_channel       (mux_pipeline_016_source0_channel),                    //          .channel
		.sink3_data          (mux_pipeline_016_source0_data),                       //          .data
		.sink3_startofpacket (mux_pipeline_016_source0_startofpacket),              //          .startofpacket
		.sink3_endofpacket   (mux_pipeline_016_source0_endofpacket),                //          .endofpacket
		.sink4_ready         (mux_pipeline_017_source0_ready),                      //     sink4.ready
		.sink4_valid         (mux_pipeline_017_source0_valid),                      //          .valid
		.sink4_channel       (mux_pipeline_017_source0_channel),                    //          .channel
		.sink4_data          (mux_pipeline_017_source0_data),                       //          .data
		.sink4_startofpacket (mux_pipeline_017_source0_startofpacket),              //          .startofpacket
		.sink4_endofpacket   (mux_pipeline_017_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                               //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                               //          .valid
		.src_data            (rsp_mux_001_src_data),                                //          .data
		.src_channel         (rsp_mux_001_src_channel),                             //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_018_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_018_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_018_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_018_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_018_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_018_source0_endofpacket),                //          .endofpacket
		.sink1_ready         (mux_pipeline_019_source0_ready),                      //     sink1.ready
		.sink1_valid         (mux_pipeline_019_source0_valid),                      //          .valid
		.sink1_channel       (mux_pipeline_019_source0_channel),                    //          .channel
		.sink1_data          (mux_pipeline_019_source0_data),                       //          .data
		.sink1_startofpacket (mux_pipeline_019_source0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_019_source0_endofpacket),                //          .endofpacket
		.sink2_ready         (mux_pipeline_020_source0_ready),                      //     sink2.ready
		.sink2_valid         (mux_pipeline_020_source0_valid),                      //          .valid
		.sink2_channel       (mux_pipeline_020_source0_channel),                    //          .channel
		.sink2_data          (mux_pipeline_020_source0_data),                       //          .data
		.sink2_startofpacket (mux_pipeline_020_source0_startofpacket),              //          .startofpacket
		.sink2_endofpacket   (mux_pipeline_020_source0_endofpacket),                //          .endofpacket
		.sink3_ready         (mux_pipeline_021_source0_ready),                      //     sink3.ready
		.sink3_valid         (mux_pipeline_021_source0_valid),                      //          .valid
		.sink3_channel       (mux_pipeline_021_source0_channel),                    //          .channel
		.sink3_data          (mux_pipeline_021_source0_data),                       //          .data
		.sink3_startofpacket (mux_pipeline_021_source0_startofpacket),              //          .startofpacket
		.sink3_endofpacket   (mux_pipeline_021_source0_endofpacket),                //          .endofpacket
		.sink4_ready         (mux_pipeline_022_source0_ready),                      //     sink4.ready
		.sink4_valid         (mux_pipeline_022_source0_valid),                      //          .valid
		.sink4_channel       (mux_pipeline_022_source0_channel),                    //          .channel
		.sink4_data          (mux_pipeline_022_source0_data),                       //          .data
		.sink4_startofpacket (mux_pipeline_022_source0_startofpacket),              //          .startofpacket
		.sink4_endofpacket   (mux_pipeline_022_source0_endofpacket)                 //          .endofpacket
	);

	top_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (pcie_256_dma_coreclkout_clk),                         //       clk.clk
		.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                               //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                               //          .valid
		.src_data            (rsp_mux_002_src_data),                                //          .data
		.src_channel         (rsp_mux_002_src_channel),                             //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                       //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                         //          .endofpacket
		.sink0_ready         (mux_pipeline_023_source0_ready),                      //     sink0.ready
		.sink0_valid         (mux_pipeline_023_source0_valid),                      //          .valid
		.sink0_channel       (mux_pipeline_023_source0_channel),                    //          .channel
		.sink0_data          (mux_pipeline_023_source0_data),                       //          .data
		.sink0_startofpacket (mux_pipeline_023_source0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_023_source0_endofpacket),                //          .endofpacket
		.sink1_ready         (mux_pipeline_024_source0_ready),                      //     sink1.ready
		.sink1_valid         (mux_pipeline_024_source0_valid),                      //          .valid
		.sink1_channel       (mux_pipeline_024_source0_channel),                    //          .channel
		.sink1_data          (mux_pipeline_024_source0_data),                       //          .data
		.sink1_startofpacket (mux_pipeline_024_source0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_024_source0_endofpacket),                //          .endofpacket
		.sink2_ready         (mux_pipeline_025_source0_ready),                      //     sink2.ready
		.sink2_valid         (mux_pipeline_025_source0_valid),                      //          .valid
		.sink2_channel       (mux_pipeline_025_source0_channel),                    //          .channel
		.sink2_data          (mux_pipeline_025_source0_data),                       //          .data
		.sink2_startofpacket (mux_pipeline_025_source0_startofpacket),              //          .startofpacket
		.sink2_endofpacket   (mux_pipeline_025_source0_endofpacket)                 //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (99),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (106),
		.IN_PKT_TRANS_COMPRESSED_READ  (100),
		.IN_PKT_TRANS_WRITE            (102),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (105),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (351),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (371),
		.OUT_PKT_BYTE_CNT_L            (358),
		.OUT_PKT_TRANS_COMPRESSED_READ (352),
		.OUT_PKT_BURST_SIZE_H          (375),
		.OUT_PKT_BURST_SIZE_L          (373),
		.OUT_PKT_RESPONSE_STATUS_H     (399),
		.OUT_PKT_RESPONSE_STATUS_L     (398),
		.OUT_PKT_TRANS_EXCLUSIVE       (357),
		.OUT_PKT_BURST_TYPE_H          (377),
		.OUT_PKT_BURST_TYPE_L          (376),
		.OUT_PKT_ORI_BURST_SIZE_L      (400),
		.OUT_PKT_ORI_BURST_SIZE_H      (402),
		.OUT_ST_DATA_W                 (403),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                      //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.in_valid             (cmd_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (cmd_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (cmd_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (cmd_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (cmd_demux_src0_ready),                                                             //          .ready
		.in_data              (cmd_demux_src0_data),                                                              //          .data
		.out_endofpacket      (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (351),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (371),
		.IN_PKT_BYTE_CNT_L             (358),
		.IN_PKT_TRANS_COMPRESSED_READ  (352),
		.IN_PKT_TRANS_WRITE            (354),
		.IN_PKT_BURSTWRAP_H            (372),
		.IN_PKT_BURSTWRAP_L            (372),
		.IN_PKT_BURST_SIZE_H           (375),
		.IN_PKT_BURST_SIZE_L           (373),
		.IN_PKT_RESPONSE_STATUS_H      (399),
		.IN_PKT_RESPONSE_STATUS_L      (398),
		.IN_PKT_TRANS_EXCLUSIVE        (357),
		.IN_PKT_BURST_TYPE_H           (377),
		.IN_PKT_BURST_TYPE_L           (376),
		.IN_PKT_ORI_BURST_SIZE_L       (400),
		.IN_PKT_ORI_BURST_SIZE_H       (402),
		.IN_ST_DATA_W                  (403),
		.OUT_PKT_ADDR_H                (639),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (659),
		.OUT_PKT_BYTE_CNT_L            (646),
		.OUT_PKT_TRANS_COMPRESSED_READ (640),
		.OUT_PKT_BURST_SIZE_H          (663),
		.OUT_PKT_BURST_SIZE_L          (661),
		.OUT_PKT_RESPONSE_STATUS_H     (687),
		.OUT_PKT_RESPONSE_STATUS_L     (686),
		.OUT_PKT_TRANS_EXCLUSIVE       (645),
		.OUT_PKT_BURST_TYPE_H          (665),
		.OUT_PKT_BURST_TYPE_L          (664),
		.OUT_PKT_ORI_BURST_SIZE_L      (688),
		.OUT_PKT_ORI_BURST_SIZE_H      (690),
		.OUT_ST_DATA_W                 (691),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // clk_reset.reset
		.in_valid             (cmd_demux_001_src2_valid),                                                                            //      sink.valid
		.in_channel           (cmd_demux_001_src2_channel),                                                                          //          .channel
		.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                                                      //          .endofpacket
		.in_ready             (cmd_demux_001_src2_ready),                                                                            //          .ready
		.in_data              (cmd_demux_001_src2_data),                                                                             //          .data
		.out_endofpacket      (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (351),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (371),
		.IN_PKT_BYTE_CNT_L             (358),
		.IN_PKT_TRANS_COMPRESSED_READ  (352),
		.IN_PKT_TRANS_WRITE            (354),
		.IN_PKT_BURSTWRAP_H            (372),
		.IN_PKT_BURSTWRAP_L            (372),
		.IN_PKT_BURST_SIZE_H           (375),
		.IN_PKT_BURST_SIZE_L           (373),
		.IN_PKT_RESPONSE_STATUS_H      (399),
		.IN_PKT_RESPONSE_STATUS_L      (398),
		.IN_PKT_TRANS_EXCLUSIVE        (357),
		.IN_PKT_BURST_TYPE_H           (377),
		.IN_PKT_BURST_TYPE_L           (376),
		.IN_PKT_ORI_BURST_SIZE_L       (400),
		.IN_PKT_ORI_BURST_SIZE_H       (402),
		.IN_ST_DATA_W                  (403),
		.OUT_PKT_ADDR_H                (639),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (659),
		.OUT_PKT_BYTE_CNT_L            (646),
		.OUT_PKT_TRANS_COMPRESSED_READ (640),
		.OUT_PKT_BURST_SIZE_H          (663),
		.OUT_PKT_BURST_SIZE_L          (661),
		.OUT_PKT_RESPONSE_STATUS_H     (687),
		.OUT_PKT_RESPONSE_STATUS_L     (686),
		.OUT_PKT_TRANS_EXCLUSIVE       (645),
		.OUT_PKT_BURST_TYPE_H          (665),
		.OUT_PKT_BURST_TYPE_L          (664),
		.OUT_PKT_ORI_BURST_SIZE_L      (688),
		.OUT_PKT_ORI_BURST_SIZE_H      (690),
		.OUT_ST_DATA_W                 (691),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // clk_reset.reset
		.in_valid             (cmd_demux_001_src3_valid),                                                                            //      sink.valid
		.in_channel           (cmd_demux_001_src3_channel),                                                                          //          .channel
		.in_startofpacket     (cmd_demux_001_src3_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src3_endofpacket),                                                                      //          .endofpacket
		.in_ready             (cmd_demux_001_src3_ready),                                                                            //          .ready
		.in_data              (cmd_demux_001_src3_data),                                                                             //          .data
		.out_endofpacket      (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (351),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (371),
		.IN_PKT_BYTE_CNT_L             (358),
		.IN_PKT_TRANS_COMPRESSED_READ  (352),
		.IN_PKT_TRANS_WRITE            (354),
		.IN_PKT_BURSTWRAP_H            (372),
		.IN_PKT_BURSTWRAP_L            (372),
		.IN_PKT_BURST_SIZE_H           (375),
		.IN_PKT_BURST_SIZE_L           (373),
		.IN_PKT_RESPONSE_STATUS_H      (399),
		.IN_PKT_RESPONSE_STATUS_L      (398),
		.IN_PKT_TRANS_EXCLUSIVE        (357),
		.IN_PKT_BURST_TYPE_H           (377),
		.IN_PKT_BURST_TYPE_L           (376),
		.IN_PKT_ORI_BURST_SIZE_L       (400),
		.IN_PKT_ORI_BURST_SIZE_H       (402),
		.IN_ST_DATA_W                  (403),
		.OUT_PKT_ADDR_H                (639),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (659),
		.OUT_PKT_BYTE_CNT_L            (646),
		.OUT_PKT_TRANS_COMPRESSED_READ (640),
		.OUT_PKT_BURST_SIZE_H          (663),
		.OUT_PKT_BURST_SIZE_L          (661),
		.OUT_PKT_RESPONSE_STATUS_H     (687),
		.OUT_PKT_RESPONSE_STATUS_L     (686),
		.OUT_PKT_TRANS_EXCLUSIVE       (645),
		.OUT_PKT_BURST_TYPE_H          (665),
		.OUT_PKT_BURST_TYPE_L          (664),
		.OUT_PKT_ORI_BURST_SIZE_L      (688),
		.OUT_PKT_ORI_BURST_SIZE_H      (690),
		.OUT_ST_DATA_W                 (691),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // clk_reset.reset
		.in_valid             (cmd_demux_002_src0_valid),                                                                            //      sink.valid
		.in_channel           (cmd_demux_002_src0_channel),                                                                          //          .channel
		.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                                                      //          .endofpacket
		.in_ready             (cmd_demux_002_src0_ready),                                                                            //          .ready
		.in_data              (cmd_demux_002_src0_data),                                                                             //          .data
		.out_endofpacket      (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (351),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (371),
		.IN_PKT_BYTE_CNT_L             (358),
		.IN_PKT_TRANS_COMPRESSED_READ  (352),
		.IN_PKT_TRANS_WRITE            (354),
		.IN_PKT_BURSTWRAP_H            (372),
		.IN_PKT_BURSTWRAP_L            (372),
		.IN_PKT_BURST_SIZE_H           (375),
		.IN_PKT_BURST_SIZE_L           (373),
		.IN_PKT_RESPONSE_STATUS_H      (399),
		.IN_PKT_RESPONSE_STATUS_L      (398),
		.IN_PKT_TRANS_EXCLUSIVE        (357),
		.IN_PKT_BURST_TYPE_H           (377),
		.IN_PKT_BURST_TYPE_L           (376),
		.IN_PKT_ORI_BURST_SIZE_L       (400),
		.IN_PKT_ORI_BURST_SIZE_H       (402),
		.IN_ST_DATA_W                  (403),
		.OUT_PKT_ADDR_H                (639),
		.OUT_PKT_ADDR_L                (576),
		.OUT_PKT_DATA_H                (511),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (575),
		.OUT_PKT_BYTEEN_L              (512),
		.OUT_PKT_BYTE_CNT_H            (659),
		.OUT_PKT_BYTE_CNT_L            (646),
		.OUT_PKT_TRANS_COMPRESSED_READ (640),
		.OUT_PKT_BURST_SIZE_H          (663),
		.OUT_PKT_BURST_SIZE_L          (661),
		.OUT_PKT_RESPONSE_STATUS_H     (687),
		.OUT_PKT_RESPONSE_STATUS_L     (686),
		.OUT_PKT_TRANS_EXCLUSIVE       (645),
		.OUT_PKT_BURST_TYPE_H          (665),
		.OUT_PKT_BURST_TYPE_L          (664),
		.OUT_PKT_ORI_BURST_SIZE_L      (688),
		.OUT_PKT_ORI_BURST_SIZE_H      (690),
		.OUT_ST_DATA_W                 (691),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // clk_reset.reset
		.in_valid             (cmd_demux_002_src1_valid),                                                                            //      sink.valid
		.in_channel           (cmd_demux_002_src1_channel),                                                                          //          .channel
		.in_startofpacket     (cmd_demux_002_src1_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src1_endofpacket),                                                                      //          .endofpacket
		.in_ready             (cmd_demux_002_src1_ready),                                                                            //          .ready
		.in_data              (cmd_demux_002_src1_data),                                                                             //          .data
		.out_endofpacket      (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (351),
		.IN_PKT_ADDR_L                 (288),
		.IN_PKT_DATA_H                 (255),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (287),
		.IN_PKT_BYTEEN_L               (256),
		.IN_PKT_BYTE_CNT_H             (371),
		.IN_PKT_BYTE_CNT_L             (358),
		.IN_PKT_TRANS_COMPRESSED_READ  (352),
		.IN_PKT_TRANS_WRITE            (354),
		.IN_PKT_BURSTWRAP_H            (372),
		.IN_PKT_BURSTWRAP_L            (372),
		.IN_PKT_BURST_SIZE_H           (375),
		.IN_PKT_BURST_SIZE_L           (373),
		.IN_PKT_RESPONSE_STATUS_H      (399),
		.IN_PKT_RESPONSE_STATUS_L      (398),
		.IN_PKT_TRANS_EXCLUSIVE        (357),
		.IN_PKT_BURST_TYPE_H           (377),
		.IN_PKT_BURST_TYPE_L           (376),
		.IN_PKT_ORI_BURST_SIZE_L       (400),
		.IN_PKT_ORI_BURST_SIZE_H       (402),
		.IN_ST_DATA_W                  (403),
		.OUT_PKT_ADDR_H                (99),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (106),
		.OUT_PKT_TRANS_COMPRESSED_READ (100),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (105),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                      //       clk.clk
		.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                              // clk_reset.reset
		.in_valid             (rsp_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_src0_ready),                                                             //          .ready
		.in_data              (rsp_demux_src0_data),                                                              //          .data
		.out_endofpacket      (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_data),          //          .data
		.out_channel          (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (639),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (659),
		.IN_PKT_BYTE_CNT_L             (646),
		.IN_PKT_TRANS_COMPRESSED_READ  (640),
		.IN_PKT_TRANS_WRITE            (642),
		.IN_PKT_BURSTWRAP_H            (660),
		.IN_PKT_BURSTWRAP_L            (660),
		.IN_PKT_BURST_SIZE_H           (663),
		.IN_PKT_BURST_SIZE_L           (661),
		.IN_PKT_RESPONSE_STATUS_H      (687),
		.IN_PKT_RESPONSE_STATUS_L      (686),
		.IN_PKT_TRANS_EXCLUSIVE        (645),
		.IN_PKT_BURST_TYPE_H           (665),
		.IN_PKT_BURST_TYPE_L           (664),
		.IN_PKT_ORI_BURST_SIZE_L       (688),
		.IN_PKT_ORI_BURST_SIZE_H       (690),
		.IN_ST_DATA_W                  (691),
		.OUT_PKT_ADDR_H                (351),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (371),
		.OUT_PKT_BYTE_CNT_L            (358),
		.OUT_PKT_TRANS_COMPRESSED_READ (352),
		.OUT_PKT_BURST_SIZE_H          (375),
		.OUT_PKT_BURST_SIZE_L          (373),
		.OUT_PKT_RESPONSE_STATUS_H     (399),
		.OUT_PKT_RESPONSE_STATUS_L     (398),
		.OUT_PKT_TRANS_EXCLUSIVE       (357),
		.OUT_PKT_BURST_TYPE_H          (377),
		.OUT_PKT_BURST_TYPE_L          (376),
		.OUT_PKT_ORI_BURST_SIZE_L      (400),
		.OUT_PKT_ORI_BURST_SIZE_H      (402),
		.OUT_ST_DATA_W                 (403),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // clk_reset.reset
		.in_valid             (rsp_demux_006_src0_valid),                                                                            //      sink.valid
		.in_channel           (rsp_demux_006_src0_channel),                                                                          //          .channel
		.in_startofpacket     (rsp_demux_006_src0_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_006_src0_endofpacket),                                                                      //          .endofpacket
		.in_ready             (rsp_demux_006_src0_ready),                                                                            //          .ready
		.in_data              (rsp_demux_006_src0_data),                                                                             //          .data
		.out_endofpacket      (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (639),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (659),
		.IN_PKT_BYTE_CNT_L             (646),
		.IN_PKT_TRANS_COMPRESSED_READ  (640),
		.IN_PKT_TRANS_WRITE            (642),
		.IN_PKT_BURSTWRAP_H            (660),
		.IN_PKT_BURSTWRAP_L            (660),
		.IN_PKT_BURST_SIZE_H           (663),
		.IN_PKT_BURST_SIZE_L           (661),
		.IN_PKT_RESPONSE_STATUS_H      (687),
		.IN_PKT_RESPONSE_STATUS_L      (686),
		.IN_PKT_TRANS_EXCLUSIVE        (645),
		.IN_PKT_BURST_TYPE_H           (665),
		.IN_PKT_BURST_TYPE_L           (664),
		.IN_PKT_ORI_BURST_SIZE_L       (688),
		.IN_PKT_ORI_BURST_SIZE_H       (690),
		.IN_ST_DATA_W                  (691),
		.OUT_PKT_ADDR_H                (351),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (371),
		.OUT_PKT_BYTE_CNT_L            (358),
		.OUT_PKT_TRANS_COMPRESSED_READ (352),
		.OUT_PKT_BURST_SIZE_H          (375),
		.OUT_PKT_BURST_SIZE_L          (373),
		.OUT_PKT_RESPONSE_STATUS_H     (399),
		.OUT_PKT_RESPONSE_STATUS_L     (398),
		.OUT_PKT_TRANS_EXCLUSIVE       (357),
		.OUT_PKT_BURST_TYPE_H          (377),
		.OUT_PKT_BURST_TYPE_L          (376),
		.OUT_PKT_ORI_BURST_SIZE_L      (400),
		.OUT_PKT_ORI_BURST_SIZE_H      (402),
		.OUT_ST_DATA_W                 (403),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // clk_reset.reset
		.in_valid             (rsp_demux_006_src1_valid),                                                                            //      sink.valid
		.in_channel           (rsp_demux_006_src1_channel),                                                                          //          .channel
		.in_startofpacket     (rsp_demux_006_src1_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_006_src1_endofpacket),                                                                      //          .endofpacket
		.in_ready             (rsp_demux_006_src1_ready),                                                                            //          .ready
		.in_data              (rsp_demux_006_src1_data),                                                                             //          .data
		.out_endofpacket      (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (639),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (659),
		.IN_PKT_BYTE_CNT_L             (646),
		.IN_PKT_TRANS_COMPRESSED_READ  (640),
		.IN_PKT_TRANS_WRITE            (642),
		.IN_PKT_BURSTWRAP_H            (660),
		.IN_PKT_BURSTWRAP_L            (660),
		.IN_PKT_BURST_SIZE_H           (663),
		.IN_PKT_BURST_SIZE_L           (661),
		.IN_PKT_RESPONSE_STATUS_H      (687),
		.IN_PKT_RESPONSE_STATUS_L      (686),
		.IN_PKT_TRANS_EXCLUSIVE        (645),
		.IN_PKT_BURST_TYPE_H           (665),
		.IN_PKT_BURST_TYPE_L           (664),
		.IN_PKT_ORI_BURST_SIZE_L       (688),
		.IN_PKT_ORI_BURST_SIZE_H       (690),
		.IN_ST_DATA_W                  (691),
		.OUT_PKT_ADDR_H                (351),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (371),
		.OUT_PKT_BYTE_CNT_L            (358),
		.OUT_PKT_TRANS_COMPRESSED_READ (352),
		.OUT_PKT_BURST_SIZE_H          (375),
		.OUT_PKT_BURST_SIZE_L          (373),
		.OUT_PKT_RESPONSE_STATUS_H     (399),
		.OUT_PKT_RESPONSE_STATUS_L     (398),
		.OUT_PKT_TRANS_EXCLUSIVE       (357),
		.OUT_PKT_BURST_TYPE_H          (377),
		.OUT_PKT_BURST_TYPE_L          (376),
		.OUT_PKT_ORI_BURST_SIZE_L      (400),
		.OUT_PKT_ORI_BURST_SIZE_H      (402),
		.OUT_ST_DATA_W                 (403),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // clk_reset.reset
		.in_valid             (rsp_demux_007_src0_valid),                                                                            //      sink.valid
		.in_channel           (rsp_demux_007_src0_channel),                                                                          //          .channel
		.in_startofpacket     (rsp_demux_007_src0_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_007_src0_endofpacket),                                                                      //          .endofpacket
		.in_ready             (rsp_demux_007_src0_ready),                                                                            //          .ready
		.in_data              (rsp_demux_007_src0_data),                                                                             //          .data
		.out_endofpacket      (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (639),
		.IN_PKT_ADDR_L                 (576),
		.IN_PKT_DATA_H                 (511),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (575),
		.IN_PKT_BYTEEN_L               (512),
		.IN_PKT_BYTE_CNT_H             (659),
		.IN_PKT_BYTE_CNT_L             (646),
		.IN_PKT_TRANS_COMPRESSED_READ  (640),
		.IN_PKT_TRANS_WRITE            (642),
		.IN_PKT_BURSTWRAP_H            (660),
		.IN_PKT_BURSTWRAP_L            (660),
		.IN_PKT_BURST_SIZE_H           (663),
		.IN_PKT_BURST_SIZE_L           (661),
		.IN_PKT_RESPONSE_STATUS_H      (687),
		.IN_PKT_RESPONSE_STATUS_L      (686),
		.IN_PKT_TRANS_EXCLUSIVE        (645),
		.IN_PKT_BURST_TYPE_H           (665),
		.IN_PKT_BURST_TYPE_L           (664),
		.IN_PKT_ORI_BURST_SIZE_L       (688),
		.IN_PKT_ORI_BURST_SIZE_H       (690),
		.IN_ST_DATA_W                  (691),
		.OUT_PKT_ADDR_H                (351),
		.OUT_PKT_ADDR_L                (288),
		.OUT_PKT_DATA_H                (255),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (287),
		.OUT_PKT_BYTEEN_L              (256),
		.OUT_PKT_BYTE_CNT_H            (371),
		.OUT_PKT_BYTE_CNT_L            (358),
		.OUT_PKT_TRANS_COMPRESSED_READ (352),
		.OUT_PKT_BURST_SIZE_H          (375),
		.OUT_PKT_BURST_SIZE_L          (373),
		.OUT_PKT_RESPONSE_STATUS_H     (399),
		.OUT_PKT_RESPONSE_STATUS_L     (398),
		.OUT_PKT_TRANS_EXCLUSIVE       (357),
		.OUT_PKT_BURST_TYPE_H          (377),
		.OUT_PKT_BURST_TYPE_L          (376),
		.OUT_PKT_ORI_BURST_SIZE_L      (400),
		.OUT_PKT_ORI_BURST_SIZE_H      (402),
		.OUT_ST_DATA_W                 (403),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter (
		.clk                  (pcie_256_dma_coreclkout_clk),                                                                         //       clk.clk
		.reset                (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // clk_reset.reset
		.in_valid             (rsp_demux_007_src1_valid),                                                                            //      sink.valid
		.in_channel           (rsp_demux_007_src1_channel),                                                                          //          .channel
		.in_startofpacket     (rsp_demux_007_src1_startofpacket),                                                                    //          .startofpacket
		.in_endofpacket       (rsp_demux_007_src1_endofpacket),                                                                      //          .endofpacket
		.in_ready             (rsp_demux_007_src1_ready),                                                                            //          .ready
		.in_data              (rsp_demux_007_src1_data),                                                                             //          .data
		.out_endofpacket      (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                               // (terminated)
	);

	altera_avalon_dc_fifo #(
		.SYMBOLS_PER_BEAT   (1),
		.BITS_PER_SYMBOL    (151),
		.FIFO_DEPTH         (8),
		.CHANNEL_WIDTH      (10),
		.ERROR_WIDTH        (0),
		.USE_PACKETS        (1),
		.USE_IN_FILL_LEVEL  (0),
		.USE_OUT_FILL_LEVEL (0),
		.WR_SYNC_DEPTH      (3),
		.RD_SYNC_DEPTH      (3)
	) async_fifo (
		.in_clk            (pcie_256_dma_coreclkout_clk),                          //        in_clk.clk
		.in_reset_n        (~onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //  in_clk_reset.reset_n
		.out_clk           (clk_0_clk_clk),                                        //       out_clk.clk
		.out_reset_n       (~ddr3a_status_reset_reset_bridge_in_reset_reset),      // out_clk_reset.reset_n
		.in_data           (cmd_demux_src3_data),                                  //            in.data
		.in_valid          (cmd_demux_src3_valid),                                 //              .valid
		.in_ready          (cmd_demux_src3_ready),                                 //              .ready
		.in_startofpacket  (cmd_demux_src3_startofpacket),                         //              .startofpacket
		.in_endofpacket    (cmd_demux_src3_endofpacket),                           //              .endofpacket
		.in_channel        (cmd_demux_src3_channel),                               //              .channel
		.out_data          (async_fifo_out_data),                                  //           out.data
		.out_valid         (async_fifo_out_valid),                                 //              .valid
		.out_ready         (async_fifo_out_ready),                                 //              .ready
		.out_startofpacket (async_fifo_out_startofpacket),                         //              .startofpacket
		.out_endofpacket   (async_fifo_out_endofpacket),                           //              .endofpacket
		.out_channel       (async_fifo_out_channel),                               //              .channel
		.in_csr_address    (1'b0),                                                 //   (terminated)
		.in_csr_read       (1'b0),                                                 //   (terminated)
		.in_csr_write      (1'b0),                                                 //   (terminated)
		.in_csr_readdata   (),                                                     //   (terminated)
		.in_csr_writedata  (32'b00000000000000000000000000000000),                 //   (terminated)
		.out_csr_address   (1'b0),                                                 //   (terminated)
		.out_csr_read      (1'b0),                                                 //   (terminated)
		.out_csr_write     (1'b0),                                                 //   (terminated)
		.out_csr_readdata  (),                                                     //   (terminated)
		.out_csr_writedata (32'b00000000000000000000000000000000),                 //   (terminated)
		.in_empty          (1'b0),                                                 //   (terminated)
		.out_empty         (),                                                     //   (terminated)
		.in_error          (1'b0),                                                 //   (terminated)
		.out_error         (),                                                     //   (terminated)
		.space_avail_data  ()                                                      //   (terminated)
	);

	altera_avalon_dc_fifo #(
		.SYMBOLS_PER_BEAT   (1),
		.BITS_PER_SYMBOL    (151),
		.FIFO_DEPTH         (8),
		.CHANNEL_WIDTH      (10),
		.ERROR_WIDTH        (0),
		.USE_PACKETS        (1),
		.USE_IN_FILL_LEVEL  (0),
		.USE_OUT_FILL_LEVEL (0),
		.WR_SYNC_DEPTH      (3),
		.RD_SYNC_DEPTH      (3)
	) async_fifo_001 (
		.in_clk            (pcie_256_dma_coreclkout_clk),                          //        in_clk.clk
		.in_reset_n        (~onchip_memory2_0_reset1_reset_bridge_in_reset_reset), //  in_clk_reset.reset_n
		.out_clk           (clk_0_clk_clk),                                        //       out_clk.clk
		.out_reset_n       (~ddr3a_status_reset_reset_bridge_in_reset_reset),      // out_clk_reset.reset_n
		.in_data           (cmd_demux_src4_data),                                  //            in.data
		.in_valid          (cmd_demux_src4_valid),                                 //              .valid
		.in_ready          (cmd_demux_src4_ready),                                 //              .ready
		.in_startofpacket  (cmd_demux_src4_startofpacket),                         //              .startofpacket
		.in_endofpacket    (cmd_demux_src4_endofpacket),                           //              .endofpacket
		.in_channel        (cmd_demux_src4_channel),                               //              .channel
		.out_data          (async_fifo_001_out_data),                              //           out.data
		.out_valid         (async_fifo_001_out_valid),                             //              .valid
		.out_ready         (async_fifo_001_out_ready),                             //              .ready
		.out_startofpacket (async_fifo_001_out_startofpacket),                     //              .startofpacket
		.out_endofpacket   (async_fifo_001_out_endofpacket),                       //              .endofpacket
		.out_channel       (async_fifo_001_out_channel),                           //              .channel
		.in_csr_address    (1'b0),                                                 //   (terminated)
		.in_csr_read       (1'b0),                                                 //   (terminated)
		.in_csr_write      (1'b0),                                                 //   (terminated)
		.in_csr_readdata   (),                                                     //   (terminated)
		.in_csr_writedata  (32'b00000000000000000000000000000000),                 //   (terminated)
		.out_csr_address   (1'b0),                                                 //   (terminated)
		.out_csr_read      (1'b0),                                                 //   (terminated)
		.out_csr_write     (1'b0),                                                 //   (terminated)
		.out_csr_readdata  (),                                                     //   (terminated)
		.out_csr_writedata (32'b00000000000000000000000000000000),                 //   (terminated)
		.in_empty          (1'b0),                                                 //   (terminated)
		.out_empty         (),                                                     //   (terminated)
		.in_error          (1'b0),                                                 //   (terminated)
		.out_error         (),                                                     //   (terminated)
		.space_avail_data  ()                                                      //   (terminated)
	);

	altera_avalon_dc_fifo #(
		.SYMBOLS_PER_BEAT   (1),
		.BITS_PER_SYMBOL    (151),
		.FIFO_DEPTH         (8),
		.CHANNEL_WIDTH      (10),
		.ERROR_WIDTH        (0),
		.USE_PACKETS        (1),
		.USE_IN_FILL_LEVEL  (0),
		.USE_OUT_FILL_LEVEL (0),
		.WR_SYNC_DEPTH      (3),
		.RD_SYNC_DEPTH      (3)
	) async_fifo_002 (
		.in_clk            (clk_0_clk_clk),                                        //        in_clk.clk
		.in_reset_n        (~ddr3a_status_reset_reset_bridge_in_reset_reset),      //  in_clk_reset.reset_n
		.out_clk           (pcie_256_dma_coreclkout_clk),                          //       out_clk.clk
		.out_reset_n       (~onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // out_clk_reset.reset_n
		.in_data           (rsp_demux_003_src0_data),                              //            in.data
		.in_valid          (rsp_demux_003_src0_valid),                             //              .valid
		.in_ready          (rsp_demux_003_src0_ready),                             //              .ready
		.in_startofpacket  (rsp_demux_003_src0_startofpacket),                     //              .startofpacket
		.in_endofpacket    (rsp_demux_003_src0_endofpacket),                       //              .endofpacket
		.in_channel        (rsp_demux_003_src0_channel),                           //              .channel
		.out_data          (async_fifo_002_out_data),                              //           out.data
		.out_valid         (async_fifo_002_out_valid),                             //              .valid
		.out_ready         (async_fifo_002_out_ready),                             //              .ready
		.out_startofpacket (async_fifo_002_out_startofpacket),                     //              .startofpacket
		.out_endofpacket   (async_fifo_002_out_endofpacket),                       //              .endofpacket
		.out_channel       (async_fifo_002_out_channel),                           //              .channel
		.in_csr_address    (1'b0),                                                 //   (terminated)
		.in_csr_read       (1'b0),                                                 //   (terminated)
		.in_csr_write      (1'b0),                                                 //   (terminated)
		.in_csr_readdata   (),                                                     //   (terminated)
		.in_csr_writedata  (32'b00000000000000000000000000000000),                 //   (terminated)
		.out_csr_address   (1'b0),                                                 //   (terminated)
		.out_csr_read      (1'b0),                                                 //   (terminated)
		.out_csr_write     (1'b0),                                                 //   (terminated)
		.out_csr_readdata  (),                                                     //   (terminated)
		.out_csr_writedata (32'b00000000000000000000000000000000),                 //   (terminated)
		.in_empty          (1'b0),                                                 //   (terminated)
		.out_empty         (),                                                     //   (terminated)
		.in_error          (1'b0),                                                 //   (terminated)
		.out_error         (),                                                     //   (terminated)
		.space_avail_data  ()                                                      //   (terminated)
	);

	altera_avalon_dc_fifo #(
		.SYMBOLS_PER_BEAT   (1),
		.BITS_PER_SYMBOL    (151),
		.FIFO_DEPTH         (8),
		.CHANNEL_WIDTH      (10),
		.ERROR_WIDTH        (0),
		.USE_PACKETS        (1),
		.USE_IN_FILL_LEVEL  (0),
		.USE_OUT_FILL_LEVEL (0),
		.WR_SYNC_DEPTH      (3),
		.RD_SYNC_DEPTH      (3)
	) async_fifo_003 (
		.in_clk            (clk_0_clk_clk),                                        //        in_clk.clk
		.in_reset_n        (~ddr3a_status_reset_reset_bridge_in_reset_reset),      //  in_clk_reset.reset_n
		.out_clk           (pcie_256_dma_coreclkout_clk),                          //       out_clk.clk
		.out_reset_n       (~onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // out_clk_reset.reset_n
		.in_data           (rsp_demux_004_src0_data),                              //            in.data
		.in_valid          (rsp_demux_004_src0_valid),                             //              .valid
		.in_ready          (rsp_demux_004_src0_ready),                             //              .ready
		.in_startofpacket  (rsp_demux_004_src0_startofpacket),                     //              .startofpacket
		.in_endofpacket    (rsp_demux_004_src0_endofpacket),                       //              .endofpacket
		.in_channel        (rsp_demux_004_src0_channel),                           //              .channel
		.out_data          (async_fifo_003_out_data),                              //           out.data
		.out_valid         (async_fifo_003_out_valid),                             //              .valid
		.out_ready         (async_fifo_003_out_ready),                             //              .ready
		.out_startofpacket (async_fifo_003_out_startofpacket),                     //              .startofpacket
		.out_endofpacket   (async_fifo_003_out_endofpacket),                       //              .endofpacket
		.out_channel       (async_fifo_003_out_channel),                           //              .channel
		.in_csr_address    (1'b0),                                                 //   (terminated)
		.in_csr_read       (1'b0),                                                 //   (terminated)
		.in_csr_write      (1'b0),                                                 //   (terminated)
		.in_csr_readdata   (),                                                     //   (terminated)
		.in_csr_writedata  (32'b00000000000000000000000000000000),                 //   (terminated)
		.out_csr_address   (1'b0),                                                 //   (terminated)
		.out_csr_read      (1'b0),                                                 //   (terminated)
		.out_csr_write     (1'b0),                                                 //   (terminated)
		.out_csr_readdata  (),                                                     //   (terminated)
		.out_csr_writedata (32'b00000000000000000000000000000000),                 //   (terminated)
		.in_empty          (1'b0),                                                 //   (terminated)
		.out_empty         (),                                                     //   (terminated)
		.in_error          (1'b0),                                                 //   (terminated)
		.out_error         (),                                                     //   (terminated)
		.space_avail_data  ()                                                      //   (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) limiter_pipeline (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (pcie_256_dma_rxm_bar4_limiter_cmd_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_rxm_bar4_limiter_cmd_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_rxm_bar4_limiter_cmd_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_rxm_bar4_limiter_cmd_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_rxm_bar4_limiter_cmd_src_data),          //          .data
		.in_channel        (pcie_256_dma_rxm_bar4_limiter_cmd_src_channel),       //          .channel
		.out_ready         (limiter_pipeline_source0_ready),                      //   source0.ready
		.out_valid         (limiter_pipeline_source0_valid),                      //          .valid
		.out_startofpacket (limiter_pipeline_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (limiter_pipeline_source0_endofpacket),                //          .endofpacket
		.out_data          (limiter_pipeline_source0_data),                       //          .data
		.out_channel       (limiter_pipeline_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) limiter_pipeline_001 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_mux_src_ready),                                   //     sink0.ready
		.in_valid          (rsp_mux_src_valid),                                   //          .valid
		.in_startofpacket  (rsp_mux_src_startofpacket),                           //          .startofpacket
		.in_endofpacket    (rsp_mux_src_endofpacket),                             //          .endofpacket
		.in_data           (rsp_mux_src_data),                                    //          .data
		.in_channel        (rsp_mux_src_channel),                                 //          .channel
		.out_ready         (limiter_pipeline_001_source0_ready),                  //   source0.ready
		.out_valid         (limiter_pipeline_001_source0_valid),                  //          .valid
		.out_startofpacket (limiter_pipeline_001_source0_startofpacket),          //          .startofpacket
		.out_endofpacket   (limiter_pipeline_001_source0_endofpacket),            //          .endofpacket
		.out_data          (limiter_pipeline_001_source0_data),                   //          .data
		.out_channel       (limiter_pipeline_001_source0_channel),                //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) limiter_pipeline_002 (
		.clk               (pcie_256_dma_coreclkout_clk),                              //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.in_ready          (pcie_256_dma_dma_wr_master_limiter_cmd_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_dma_wr_master_limiter_cmd_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_dma_wr_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_dma_wr_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_dma_wr_master_limiter_cmd_src_data),          //          .data
		.in_channel        (pcie_256_dma_dma_wr_master_limiter_cmd_src_channel),       //          .channel
		.out_ready         (limiter_pipeline_002_source0_ready),                       //   source0.ready
		.out_valid         (limiter_pipeline_002_source0_valid),                       //          .valid
		.out_startofpacket (limiter_pipeline_002_source0_startofpacket),               //          .startofpacket
		.out_endofpacket   (limiter_pipeline_002_source0_endofpacket),                 //          .endofpacket
		.out_data          (limiter_pipeline_002_source0_data),                        //          .data
		.out_channel       (limiter_pipeline_002_source0_channel),                     //          .channel
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_error          (1'b0)                                                      // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) limiter_pipeline_003 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_mux_002_src_ready),                               //     sink0.ready
		.in_valid          (rsp_mux_002_src_valid),                               //          .valid
		.in_startofpacket  (rsp_mux_002_src_startofpacket),                       //          .startofpacket
		.in_endofpacket    (rsp_mux_002_src_endofpacket),                         //          .endofpacket
		.in_data           (rsp_mux_002_src_data),                                //          .data
		.in_channel        (rsp_mux_002_src_channel),                             //          .channel
		.out_ready         (limiter_pipeline_003_source0_ready),                  //   source0.ready
		.out_valid         (limiter_pipeline_003_source0_valid),                  //          .valid
		.out_startofpacket (limiter_pipeline_003_source0_startofpacket),          //          .startofpacket
		.out_endofpacket   (limiter_pipeline_003_source0_endofpacket),            //          .endofpacket
		.out_data          (limiter_pipeline_003_source0_data),                   //          .data
		.out_channel       (limiter_pipeline_003_source0_channel),                //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline (
		.clk               (pcie_256_dma_coreclkout_clk),                             //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.in_ready          (onchip_memory2_0_s1_burst_adapter_source0_ready),         //     sink0.ready
		.in_valid          (onchip_memory2_0_s1_burst_adapter_source0_valid),         //          .valid
		.in_startofpacket  (onchip_memory2_0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.in_data           (onchip_memory2_0_s1_burst_adapter_source0_data),          //          .data
		.in_channel        (onchip_memory2_0_s1_burst_adapter_source0_channel),       //          .channel
		.out_ready         (agent_pipeline_source0_ready),                            //   source0.ready
		.out_valid         (agent_pipeline_source0_valid),                            //          .valid
		.out_startofpacket (agent_pipeline_source0_startofpacket),                    //          .startofpacket
		.out_endofpacket   (agent_pipeline_source0_endofpacket),                      //          .endofpacket
		.out_data          (agent_pipeline_source0_data),                             //          .data
		.out_channel       (agent_pipeline_source0_channel),                          //          .channel
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_error          (1'b0)                                                     // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_001 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (onchip_memory2_0_s1_agent_rp_ready),                  //     sink0.ready
		.in_valid          (onchip_memory2_0_s1_agent_rp_valid),                  //          .valid
		.in_startofpacket  (onchip_memory2_0_s1_agent_rp_startofpacket),          //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_agent_rp_endofpacket),            //          .endofpacket
		.in_data           (onchip_memory2_0_s1_agent_rp_data),                   //          .data
		.out_ready         (agent_pipeline_001_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_001_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_001_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_001_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_001_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_002 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_001_src_ready),                               //     sink0.ready
		.in_valid          (cmd_mux_001_src_valid),                               //          .valid
		.in_startofpacket  (cmd_mux_001_src_startofpacket),                       //          .startofpacket
		.in_endofpacket    (cmd_mux_001_src_endofpacket),                         //          .endofpacket
		.in_data           (cmd_mux_001_src_data),                                //          .data
		.in_channel        (cmd_mux_001_src_channel),                             //          .channel
		.out_ready         (agent_pipeline_002_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_002_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_002_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_002_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_002_source0_data),                     //          .data
		.out_channel       (agent_pipeline_002_source0_channel),                  //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_003 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (pio_led_s1_agent_rp_ready),                           //     sink0.ready
		.in_valid          (pio_led_s1_agent_rp_valid),                           //          .valid
		.in_startofpacket  (pio_led_s1_agent_rp_startofpacket),                   //          .startofpacket
		.in_endofpacket    (pio_led_s1_agent_rp_endofpacket),                     //          .endofpacket
		.in_data           (pio_led_s1_agent_rp_data),                            //          .data
		.out_ready         (agent_pipeline_003_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_003_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_003_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_003_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_003_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_004 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_002_src_ready),                               //     sink0.ready
		.in_valid          (cmd_mux_002_src_valid),                               //          .valid
		.in_startofpacket  (cmd_mux_002_src_startofpacket),                       //          .startofpacket
		.in_endofpacket    (cmd_mux_002_src_endofpacket),                         //          .endofpacket
		.in_data           (cmd_mux_002_src_data),                                //          .data
		.in_channel        (cmd_mux_002_src_channel),                             //          .channel
		.out_ready         (agent_pipeline_004_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_004_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_004_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_004_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_004_source0_data),                     //          .data
		.out_channel       (agent_pipeline_004_source0_channel),                  //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_005 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (pio_button_s1_agent_rp_ready),                        //     sink0.ready
		.in_valid          (pio_button_s1_agent_rp_valid),                        //          .valid
		.in_startofpacket  (pio_button_s1_agent_rp_startofpacket),                //          .startofpacket
		.in_endofpacket    (pio_button_s1_agent_rp_endofpacket),                  //          .endofpacket
		.in_data           (pio_button_s1_agent_rp_data),                         //          .data
		.out_ready         (agent_pipeline_005_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_005_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_005_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_005_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_005_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_006 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_003_src_ready),                          //     sink0.ready
		.in_valid          (cmd_mux_003_src_valid),                          //          .valid
		.in_startofpacket  (cmd_mux_003_src_startofpacket),                  //          .startofpacket
		.in_endofpacket    (cmd_mux_003_src_endofpacket),                    //          .endofpacket
		.in_data           (cmd_mux_003_src_data),                           //          .data
		.in_channel        (cmd_mux_003_src_channel),                        //          .channel
		.out_ready         (agent_pipeline_006_source0_ready),               //   source0.ready
		.out_valid         (agent_pipeline_006_source0_valid),               //          .valid
		.out_startofpacket (agent_pipeline_006_source0_startofpacket),       //          .startofpacket
		.out_endofpacket   (agent_pipeline_006_source0_endofpacket),         //          .endofpacket
		.out_data          (agent_pipeline_006_source0_data),                //          .data
		.out_channel       (agent_pipeline_006_source0_channel),             //          .channel
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_007 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (ddr3a_status_s1_agent_rp_ready),                 //     sink0.ready
		.in_valid          (ddr3a_status_s1_agent_rp_valid),                 //          .valid
		.in_startofpacket  (ddr3a_status_s1_agent_rp_startofpacket),         //          .startofpacket
		.in_endofpacket    (ddr3a_status_s1_agent_rp_endofpacket),           //          .endofpacket
		.in_data           (ddr3a_status_s1_agent_rp_data),                  //          .data
		.out_ready         (agent_pipeline_007_source0_ready),               //   source0.ready
		.out_valid         (agent_pipeline_007_source0_valid),               //          .valid
		.out_startofpacket (agent_pipeline_007_source0_startofpacket),       //          .startofpacket
		.out_endofpacket   (agent_pipeline_007_source0_endofpacket),         //          .endofpacket
		.out_data          (agent_pipeline_007_source0_data),                //          .data
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_channel       (),                                               // (terminated)
		.in_channel        (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_008 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_004_src_ready),                          //     sink0.ready
		.in_valid          (cmd_mux_004_src_valid),                          //          .valid
		.in_startofpacket  (cmd_mux_004_src_startofpacket),                  //          .startofpacket
		.in_endofpacket    (cmd_mux_004_src_endofpacket),                    //          .endofpacket
		.in_data           (cmd_mux_004_src_data),                           //          .data
		.in_channel        (cmd_mux_004_src_channel),                        //          .channel
		.out_ready         (agent_pipeline_008_source0_ready),               //   source0.ready
		.out_valid         (agent_pipeline_008_source0_valid),               //          .valid
		.out_startofpacket (agent_pipeline_008_source0_startofpacket),       //          .startofpacket
		.out_endofpacket   (agent_pipeline_008_source0_endofpacket),         //          .endofpacket
		.out_data          (agent_pipeline_008_source0_data),                //          .data
		.out_channel       (agent_pipeline_008_source0_channel),             //          .channel
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_009 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (ddr3b_status_s1_agent_rp_ready),                 //     sink0.ready
		.in_valid          (ddr3b_status_s1_agent_rp_valid),                 //          .valid
		.in_startofpacket  (ddr3b_status_s1_agent_rp_startofpacket),         //          .startofpacket
		.in_endofpacket    (ddr3b_status_s1_agent_rp_endofpacket),           //          .endofpacket
		.in_data           (ddr3b_status_s1_agent_rp_data),                  //          .data
		.out_ready         (agent_pipeline_009_source0_ready),               //   source0.ready
		.out_valid         (agent_pipeline_009_source0_valid),               //          .valid
		.out_startofpacket (agent_pipeline_009_source0_startofpacket),       //          .startofpacket
		.out_endofpacket   (agent_pipeline_009_source0_endofpacket),         //          .endofpacket
		.out_data          (agent_pipeline_009_source0_data),                //          .data
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0),                                           // (terminated)
		.out_channel       (),                                               // (terminated)
		.in_channel        (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_010 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_005_src_ready),                               //     sink0.ready
		.in_valid          (cmd_mux_005_src_valid),                               //          .valid
		.in_startofpacket  (cmd_mux_005_src_startofpacket),                       //          .startofpacket
		.in_endofpacket    (cmd_mux_005_src_endofpacket),                         //          .endofpacket
		.in_data           (cmd_mux_005_src_data),                                //          .data
		.in_channel        (cmd_mux_005_src_channel),                             //          .channel
		.out_ready         (agent_pipeline_010_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_010_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_010_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_010_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_010_source0_data),                     //          .data
		.out_channel       (agent_pipeline_010_source0_channel),                  //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_011 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (pcie_256_dma_rd_dts_slave_agent_rp_ready),            //     sink0.ready
		.in_valid          (pcie_256_dma_rd_dts_slave_agent_rp_valid),            //          .valid
		.in_startofpacket  (pcie_256_dma_rd_dts_slave_agent_rp_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_256_dma_rd_dts_slave_agent_rp_endofpacket),      //          .endofpacket
		.in_data           (pcie_256_dma_rd_dts_slave_agent_rp_data),             //          .data
		.out_ready         (agent_pipeline_011_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_011_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_011_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_011_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_011_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_012 (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_006_src_ready),                                               //     sink0.ready
		.in_valid          (cmd_mux_006_src_valid),                                               //          .valid
		.in_startofpacket  (cmd_mux_006_src_startofpacket),                                       //          .startofpacket
		.in_endofpacket    (cmd_mux_006_src_endofpacket),                                         //          .endofpacket
		.in_data           (cmd_mux_006_src_data),                                                //          .data
		.in_channel        (cmd_mux_006_src_channel),                                             //          .channel
		.out_ready         (agent_pipeline_012_source0_ready),                                    //   source0.ready
		.out_valid         (agent_pipeline_012_source0_valid),                                    //          .valid
		.out_startofpacket (agent_pipeline_012_source0_startofpacket),                            //          .startofpacket
		.out_endofpacket   (agent_pipeline_012_source0_endofpacket),                              //          .endofpacket
		.out_data          (agent_pipeline_012_source0_data),                                     //          .data
		.out_channel       (agent_pipeline_012_source0_channel),                                  //          .channel
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_error          (1'b0)                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_013 (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_ready),                    //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_valid),                    //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_startofpacket),            //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_endofpacket),              //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3a_s0_agent_rp_data),                     //          .data
		.out_ready         (agent_pipeline_013_source0_ready),                                    //   source0.ready
		.out_valid         (agent_pipeline_013_source0_valid),                                    //          .valid
		.out_startofpacket (agent_pipeline_013_source0_startofpacket),                            //          .startofpacket
		.out_endofpacket   (agent_pipeline_013_source0_endofpacket),                              //          .endofpacket
		.out_data          (agent_pipeline_013_source0_data),                                     //          .data
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_channel       (),                                                                    // (terminated)
		.in_channel        (1'b0)                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_014 (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_007_src_ready),                                               //     sink0.ready
		.in_valid          (cmd_mux_007_src_valid),                                               //          .valid
		.in_startofpacket  (cmd_mux_007_src_startofpacket),                                       //          .startofpacket
		.in_endofpacket    (cmd_mux_007_src_endofpacket),                                         //          .endofpacket
		.in_data           (cmd_mux_007_src_data),                                                //          .data
		.in_channel        (cmd_mux_007_src_channel),                                             //          .channel
		.out_ready         (agent_pipeline_014_source0_ready),                                    //   source0.ready
		.out_valid         (agent_pipeline_014_source0_valid),                                    //          .valid
		.out_startofpacket (agent_pipeline_014_source0_startofpacket),                            //          .startofpacket
		.out_endofpacket   (agent_pipeline_014_source0_endofpacket),                              //          .endofpacket
		.out_data          (agent_pipeline_014_source0_data),                                     //          .data
		.out_channel       (agent_pipeline_014_source0_channel),                                  //          .channel
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_error          (1'b0)                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_015 (
		.clk               (pcie_256_dma_coreclkout_clk),                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_ready),                    //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_valid),                    //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_startofpacket),            //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_endofpacket),              //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3b_s0_agent_rp_data),                     //          .data
		.out_ready         (agent_pipeline_015_source0_ready),                                    //   source0.ready
		.out_valid         (agent_pipeline_015_source0_valid),                                    //          .valid
		.out_startofpacket (agent_pipeline_015_source0_startofpacket),                            //          .startofpacket
		.out_endofpacket   (agent_pipeline_015_source0_endofpacket),                              //          .endofpacket
		.out_data          (agent_pipeline_015_source0_data),                                     //          .data
		.in_empty          (1'b0),                                                                // (terminated)
		.out_empty         (),                                                                    // (terminated)
		.out_error         (),                                                                    // (terminated)
		.in_error          (1'b0),                                                                // (terminated)
		.out_channel       (),                                                                    // (terminated)
		.in_channel        (1'b0)                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_016 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_mux_008_src_ready),                               //     sink0.ready
		.in_valid          (cmd_mux_008_src_valid),                               //          .valid
		.in_startofpacket  (cmd_mux_008_src_startofpacket),                       //          .startofpacket
		.in_endofpacket    (cmd_mux_008_src_endofpacket),                         //          .endofpacket
		.in_data           (cmd_mux_008_src_data),                                //          .data
		.in_channel        (cmd_mux_008_src_channel),                             //          .channel
		.out_ready         (agent_pipeline_016_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_016_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_016_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_016_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_016_source0_data),                     //          .data
		.out_channel       (agent_pipeline_016_source0_channel),                  //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_017 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (pcie_256_dma_wr_dts_slave_agent_rp_ready),            //     sink0.ready
		.in_valid          (pcie_256_dma_wr_dts_slave_agent_rp_valid),            //          .valid
		.in_startofpacket  (pcie_256_dma_wr_dts_slave_agent_rp_startofpacket),    //          .startofpacket
		.in_endofpacket    (pcie_256_dma_wr_dts_slave_agent_rp_endofpacket),      //          .endofpacket
		.in_data           (pcie_256_dma_wr_dts_slave_agent_rp_data),             //          .data
		.out_ready         (agent_pipeline_017_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_017_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_017_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_017_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_017_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_018 (
		.clk               (pcie_256_dma_coreclkout_clk),                             //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.in_ready          (onchip_memory2_0_s2_burst_adapter_source0_ready),         //     sink0.ready
		.in_valid          (onchip_memory2_0_s2_burst_adapter_source0_valid),         //          .valid
		.in_startofpacket  (onchip_memory2_0_s2_burst_adapter_source0_startofpacket), //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s2_burst_adapter_source0_endofpacket),   //          .endofpacket
		.in_data           (onchip_memory2_0_s2_burst_adapter_source0_data),          //          .data
		.in_channel        (onchip_memory2_0_s2_burst_adapter_source0_channel),       //          .channel
		.out_ready         (agent_pipeline_018_source0_ready),                        //   source0.ready
		.out_valid         (agent_pipeline_018_source0_valid),                        //          .valid
		.out_startofpacket (agent_pipeline_018_source0_startofpacket),                //          .startofpacket
		.out_endofpacket   (agent_pipeline_018_source0_endofpacket),                  //          .endofpacket
		.out_data          (agent_pipeline_018_source0_data),                         //          .data
		.out_channel       (agent_pipeline_018_source0_channel),                      //          .channel
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_error          (1'b0)                                                     // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_019 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (onchip_memory2_0_s2_agent_rp_ready),                  //     sink0.ready
		.in_valid          (onchip_memory2_0_s2_agent_rp_valid),                  //          .valid
		.in_startofpacket  (onchip_memory2_0_s2_agent_rp_startofpacket),          //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s2_agent_rp_endofpacket),            //          .endofpacket
		.in_data           (onchip_memory2_0_s2_agent_rp_data),                   //          .data
		.out_ready         (agent_pipeline_019_source0_ready),                    //   source0.ready
		.out_valid         (agent_pipeline_019_source0_valid),                    //          .valid
		.out_startofpacket (agent_pipeline_019_source0_startofpacket),            //          .startofpacket
		.out_endofpacket   (agent_pipeline_019_source0_endofpacket),              //          .endofpacket
		.out_data          (agent_pipeline_019_source0_data),                     //          .data
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_channel       (),                                                    // (terminated)
		.in_channel        (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline (
		.clk               (pcie_256_dma_coreclkout_clk),                                                      //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                              // cr0_reset.reset
		.in_ready          (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_data),          //          .data
		.in_channel        (pcie_256_dma_rxm_bar4_to_onchip_memory2_0_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_source0_ready),                                                       //   source0.ready
		.out_valid         (mux_pipeline_source0_valid),                                                       //          .valid
		.out_startofpacket (mux_pipeline_source0_startofpacket),                                               //          .startofpacket
		.out_endofpacket   (mux_pipeline_source0_endofpacket),                                                 //          .endofpacket
		.out_data          (mux_pipeline_source0_data),                                                        //          .data
		.out_channel       (mux_pipeline_source0_channel),                                                     //          .channel
		.in_empty          (1'b0),                                                                             // (terminated)
		.out_empty         (),                                                                                 // (terminated)
		.out_error         (),                                                                                 // (terminated)
		.in_error          (1'b0)                                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_001 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                            //     sink0.ready
		.in_valid          (cmd_demux_001_src0_valid),                            //          .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),                      //          .endofpacket
		.in_data           (cmd_demux_001_src0_data),                             //          .data
		.in_channel        (cmd_demux_001_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_001_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_001_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_001_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_001_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_001_source0_data),                       //          .data
		.out_channel       (mux_pipeline_001_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_002 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_src1_ready),                                //     sink0.ready
		.in_valid          (cmd_demux_src1_valid),                                //          .valid
		.in_startofpacket  (cmd_demux_src1_startofpacket),                        //          .startofpacket
		.in_endofpacket    (cmd_demux_src1_endofpacket),                          //          .endofpacket
		.in_data           (cmd_demux_src1_data),                                 //          .data
		.in_channel        (cmd_demux_src1_channel),                              //          .channel
		.out_ready         (mux_pipeline_002_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_002_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_002_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_002_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_002_source0_data),                       //          .data
		.out_channel       (mux_pipeline_002_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_003 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_src2_ready),                                //     sink0.ready
		.in_valid          (cmd_demux_src2_valid),                                //          .valid
		.in_startofpacket  (cmd_demux_src2_startofpacket),                        //          .startofpacket
		.in_endofpacket    (cmd_demux_src2_endofpacket),                          //          .endofpacket
		.in_data           (cmd_demux_src2_data),                                 //          .data
		.in_channel        (cmd_demux_src2_channel),                              //          .channel
		.out_ready         (mux_pipeline_003_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_003_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_003_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_003_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_003_source0_data),                       //          .data
		.out_channel       (mux_pipeline_003_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_004 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (async_fifo_out_ready),                           //     sink0.ready
		.in_valid          (async_fifo_out_valid),                           //          .valid
		.in_startofpacket  (async_fifo_out_startofpacket),                   //          .startofpacket
		.in_endofpacket    (async_fifo_out_endofpacket),                     //          .endofpacket
		.in_data           (async_fifo_out_data),                            //          .data
		.in_channel        (async_fifo_out_channel),                         //          .channel
		.out_ready         (mux_pipeline_004_source0_ready),                 //   source0.ready
		.out_valid         (mux_pipeline_004_source0_valid),                 //          .valid
		.out_startofpacket (mux_pipeline_004_source0_startofpacket),         //          .startofpacket
		.out_endofpacket   (mux_pipeline_004_source0_endofpacket),           //          .endofpacket
		.out_data          (mux_pipeline_004_source0_data),                  //          .data
		.out_channel       (mux_pipeline_004_source0_channel),               //          .channel
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_005 (
		.clk               (clk_0_clk_clk),                                  //       cr0.clk
		.reset             (ddr3a_status_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (async_fifo_001_out_ready),                       //     sink0.ready
		.in_valid          (async_fifo_001_out_valid),                       //          .valid
		.in_startofpacket  (async_fifo_001_out_startofpacket),               //          .startofpacket
		.in_endofpacket    (async_fifo_001_out_endofpacket),                 //          .endofpacket
		.in_data           (async_fifo_001_out_data),                        //          .data
		.in_channel        (async_fifo_001_out_channel),                     //          .channel
		.out_ready         (mux_pipeline_005_source0_ready),                 //   source0.ready
		.out_valid         (mux_pipeline_005_source0_valid),                 //          .valid
		.out_startofpacket (mux_pipeline_005_source0_startofpacket),         //          .startofpacket
		.out_endofpacket   (mux_pipeline_005_source0_endofpacket),           //          .endofpacket
		.out_data          (mux_pipeline_005_source0_data),                  //          .data
		.out_channel       (mux_pipeline_005_source0_channel),               //          .channel
		.in_empty          (1'b0),                                           // (terminated)
		.out_empty         (),                                               // (terminated)
		.out_error         (),                                               // (terminated)
		.in_error          (1'b0)                                            // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_006 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_001_src1_ready),                            //     sink0.ready
		.in_valid          (cmd_demux_001_src1_valid),                            //          .valid
		.in_startofpacket  (cmd_demux_001_src1_startofpacket),                    //          .startofpacket
		.in_endofpacket    (cmd_demux_001_src1_endofpacket),                      //          .endofpacket
		.in_data           (cmd_demux_001_src1_data),                             //          .data
		.in_channel        (cmd_demux_001_src1_channel),                          //          .channel
		.out_ready         (mux_pipeline_006_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_006_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_006_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_006_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_006_source0_data),                       //          .data
		.out_channel       (mux_pipeline_006_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_007 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // cr0_reset.reset
		.in_ready          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data),          //          .data
		.in_channel        (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_007_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_007_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_007_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_007_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_007_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_007_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_008 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // cr0_reset.reset
		.in_ready          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_data),          //          .data
		.in_channel        (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3a_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_008_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_008_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_008_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_008_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_008_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_008_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_009 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // cr0_reset.reset
		.in_ready          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data),          //          .data
		.in_channel        (pcie_256_dma_dma_rd_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_009_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_009_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_009_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_009_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_009_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_009_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (691),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_010 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset),                                 // cr0_reset.reset
		.in_ready          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_data),          //          .data
		.in_channel        (pcie_256_dma_dma_wr_master_to_mm_clock_crossing_bridge_ddr3b_s0_cmd_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_010_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_010_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_010_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_010_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_010_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_010_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_011 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_001_src4_ready),                            //     sink0.ready
		.in_valid          (cmd_demux_001_src4_valid),                            //          .valid
		.in_startofpacket  (cmd_demux_001_src4_startofpacket),                    //          .startofpacket
		.in_endofpacket    (cmd_demux_001_src4_endofpacket),                      //          .endofpacket
		.in_data           (cmd_demux_001_src4_data),                             //          .data
		.in_channel        (cmd_demux_001_src4_channel),                          //          .channel
		.out_ready         (mux_pipeline_011_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_011_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_011_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_011_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_011_source0_data),                       //          .data
		.out_channel       (mux_pipeline_011_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_012 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_002_src2_ready),                            //     sink0.ready
		.in_valid          (cmd_demux_002_src2_valid),                            //          .valid
		.in_startofpacket  (cmd_demux_002_src2_startofpacket),                    //          .startofpacket
		.in_endofpacket    (cmd_demux_002_src2_endofpacket),                      //          .endofpacket
		.in_data           (cmd_demux_002_src2_data),                             //          .data
		.in_channel        (cmd_demux_002_src2_channel),                          //          .channel
		.out_ready         (mux_pipeline_012_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_012_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_012_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_012_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_012_source0_data),                       //          .data
		.out_channel       (mux_pipeline_012_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_013 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                      //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                              // cr0_reset.reset
		.in_ready          (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_data),          //          .data
		.in_channel        (onchip_memory2_0_s1_to_pcie_256_dma_rxm_bar4_rsp_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_013_source0_ready),                                                   //   source0.ready
		.out_valid         (mux_pipeline_013_source0_valid),                                                   //          .valid
		.out_startofpacket (mux_pipeline_013_source0_startofpacket),                                           //          .startofpacket
		.out_endofpacket   (mux_pipeline_013_source0_endofpacket),                                             //          .endofpacket
		.out_data          (mux_pipeline_013_source0_data),                                                    //          .data
		.out_channel       (mux_pipeline_013_source0_channel),                                                 //          .channel
		.in_empty          (1'b0),                                                                             // (terminated)
		.out_empty         (),                                                                                 // (terminated)
		.out_error         (),                                                                                 // (terminated)
		.in_error          (1'b0)                                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_014 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_001_src0_ready),                            //     sink0.ready
		.in_valid          (rsp_demux_001_src0_valid),                            //          .valid
		.in_startofpacket  (rsp_demux_001_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (rsp_demux_001_src0_endofpacket),                      //          .endofpacket
		.in_data           (rsp_demux_001_src0_data),                             //          .data
		.in_channel        (rsp_demux_001_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_014_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_014_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_014_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_014_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_014_source0_data),                       //          .data
		.out_channel       (mux_pipeline_014_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_015 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_002_src0_ready),                            //     sink0.ready
		.in_valid          (rsp_demux_002_src0_valid),                            //          .valid
		.in_startofpacket  (rsp_demux_002_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (rsp_demux_002_src0_endofpacket),                      //          .endofpacket
		.in_data           (rsp_demux_002_src0_data),                             //          .data
		.in_channel        (rsp_demux_002_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_015_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_015_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_015_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_015_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_015_source0_data),                       //          .data
		.out_channel       (mux_pipeline_015_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_016 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (async_fifo_002_out_ready),                            //     sink0.ready
		.in_valid          (async_fifo_002_out_valid),                            //          .valid
		.in_startofpacket  (async_fifo_002_out_startofpacket),                    //          .startofpacket
		.in_endofpacket    (async_fifo_002_out_endofpacket),                      //          .endofpacket
		.in_data           (async_fifo_002_out_data),                             //          .data
		.in_channel        (async_fifo_002_out_channel),                          //          .channel
		.out_ready         (mux_pipeline_016_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_016_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_016_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_016_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_016_source0_data),                       //          .data
		.out_channel       (mux_pipeline_016_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (151),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_017 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (async_fifo_003_out_ready),                            //     sink0.ready
		.in_valid          (async_fifo_003_out_valid),                            //          .valid
		.in_startofpacket  (async_fifo_003_out_startofpacket),                    //          .startofpacket
		.in_endofpacket    (async_fifo_003_out_endofpacket),                      //          .endofpacket
		.in_data           (async_fifo_003_out_data),                             //          .data
		.in_channel        (async_fifo_003_out_channel),                          //          .channel
		.out_ready         (mux_pipeline_017_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_017_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_017_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_017_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_017_source0_data),                       //          .data
		.out_channel       (mux_pipeline_017_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_018 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_src1_ready),                                //     sink0.ready
		.in_valid          (rsp_demux_src1_valid),                                //          .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                        //          .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                          //          .endofpacket
		.in_data           (rsp_demux_src1_data),                                 //          .data
		.in_channel        (rsp_demux_src1_channel),                              //          .channel
		.out_ready         (mux_pipeline_018_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_018_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_018_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_018_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_018_source0_data),                       //          .data
		.out_channel       (mux_pipeline_018_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_019 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_005_src0_ready),                            //     sink0.ready
		.in_valid          (rsp_demux_005_src0_valid),                            //          .valid
		.in_startofpacket  (rsp_demux_005_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (rsp_demux_005_src0_endofpacket),                      //          .endofpacket
		.in_data           (rsp_demux_005_src0_data),                             //          .data
		.in_channel        (rsp_demux_005_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_019_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_019_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_019_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_019_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_019_source0_data),                       //          .data
		.out_channel       (mux_pipeline_019_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_020 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data),          //          .data
		.in_channel        (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_020_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_020_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_020_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_020_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_020_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_020_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_021 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_data),          //          .data
		.in_channel        (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_rd_master_rsp_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_021_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_021_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_021_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_021_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_021_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_021_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_022 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_008_src0_ready),                            //     sink0.ready
		.in_valid          (rsp_demux_008_src0_valid),                            //          .valid
		.in_startofpacket  (rsp_demux_008_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (rsp_demux_008_src0_endofpacket),                      //          .endofpacket
		.in_data           (rsp_demux_008_src0_data),                             //          .data
		.in_channel        (rsp_demux_008_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_022_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_022_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_022_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_022_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_022_source0_data),                       //          .data
		.out_channel       (mux_pipeline_022_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_023 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data),          //          .data
		.in_channel        (mm_clock_crossing_bridge_ddr3a_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_023_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_023_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_023_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_023_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_023_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_023_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_024 (
		.clk               (pcie_256_dma_coreclkout_clk),                                                                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 // cr0_reset.reset
		.in_ready          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.in_valid          (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_valid),         //          .valid
		.in_startofpacket  (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_endofpacket    (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.in_data           (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_data),          //          .data
		.in_channel        (mm_clock_crossing_bridge_ddr3b_s0_to_pcie_256_dma_dma_wr_master_rsp_width_adapter_src_channel),       //          .channel
		.out_ready         (mux_pipeline_024_source0_ready),                                                                      //   source0.ready
		.out_valid         (mux_pipeline_024_source0_valid),                                                                      //          .valid
		.out_startofpacket (mux_pipeline_024_source0_startofpacket),                                                              //          .startofpacket
		.out_endofpacket   (mux_pipeline_024_source0_endofpacket),                                                                //          .endofpacket
		.out_data          (mux_pipeline_024_source0_data),                                                                       //          .data
		.out_channel       (mux_pipeline_024_source0_channel),                                                                    //          .channel
		.in_empty          (1'b0),                                                                                                // (terminated)
		.out_empty         (),                                                                                                    // (terminated)
		.out_error         (),                                                                                                    // (terminated)
		.in_error          (1'b0)                                                                                                 // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (403),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (10),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_025 (
		.clk               (pcie_256_dma_coreclkout_clk),                         //       cr0.clk
		.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_009_src0_ready),                            //     sink0.ready
		.in_valid          (rsp_demux_009_src0_valid),                            //          .valid
		.in_startofpacket  (rsp_demux_009_src0_startofpacket),                    //          .startofpacket
		.in_endofpacket    (rsp_demux_009_src0_endofpacket),                      //          .endofpacket
		.in_data           (rsp_demux_009_src0_data),                             //          .data
		.in_channel        (rsp_demux_009_src0_channel),                          //          .channel
		.out_ready         (mux_pipeline_025_source0_ready),                      //   source0.ready
		.out_valid         (mux_pipeline_025_source0_valid),                      //          .valid
		.out_startofpacket (mux_pipeline_025_source0_startofpacket),              //          .startofpacket
		.out_endofpacket   (mux_pipeline_025_source0_endofpacket),                //          .endofpacket
		.out_data          (mux_pipeline_025_source0_data),                       //          .data
		.out_channel       (mux_pipeline_025_source0_channel),                    //          .channel
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_error          (1'b0)                                                 // (terminated)
	);

	top_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (258),
		.inUsePackets    (0),
		.inDataWidth     (258),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (258),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                         // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory2_0_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (onchip_memory2_0_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (onchip_memory2_0_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                        //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                         // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_led_s1_agent_rdata_fifo_src_data),                //     in_0.data
		.in_0_valid     (pio_led_s1_agent_rdata_fifo_src_valid),               //         .valid
		.in_0_ready     (pio_led_s1_agent_rdata_fifo_src_ready),               //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                    //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                         // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_button_s1_agent_rdata_fifo_src_data),             //     in_0.data
		.in_0_valid     (pio_button_s1_agent_rdata_fifo_src_valid),            //         .valid
		.in_0_ready     (pio_button_s1_agent_rdata_fifo_src_ready),            //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                    //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (ddr3a_status_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ddr3a_status_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (ddr3a_status_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (ddr3a_status_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)               //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                  // in_clk_0.clk
		.in_rst_0_reset (ddr3a_status_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ddr3b_status_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (ddr3b_status_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (ddr3b_status_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),               //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),              //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),              //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)               //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (258),
		.inUsePackets    (0),
		.inDataWidth     (258),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (258),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                          // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (pcie_256_dma_rd_dts_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                     //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_006 #(
		.inBitsPerSymbol (514),
		.inUsePackets    (0),
		.inDataWidth     (514),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (514),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                                         // in_clk_0.clk
		.in_rst_0_reset (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (mm_clock_crossing_bridge_ddr3a_s0_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                                   //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                                   //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                                    //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter_006 #(
		.inBitsPerSymbol (514),
		.inUsePackets    (0),
		.inDataWidth     (514),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (514),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                                         // in_clk_0.clk
		.in_rst_0_reset (mm_clock_crossing_bridge_ddr3a_s0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_data),         //     in_0.data
		.in_0_valid     (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_valid),        //         .valid
		.in_0_ready     (mm_clock_crossing_bridge_ddr3b_s0_agent_rdata_fifo_out_ready),        //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                                   //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                                   //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                                    //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (258),
		.inUsePackets    (0),
		.inDataWidth     (258),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (258),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                          // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),  // in_rst_0.reset
		.in_0_data      (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (pcie_256_dma_wr_dts_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                    //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                    //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                     //         .error
	);

	top_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (258),
		.inUsePackets    (0),
		.inDataWidth     (258),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (258),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (pcie_256_dma_coreclkout_clk),                         // in_clk_0.clk
		.in_rst_0_reset (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory2_0_s2_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (onchip_memory2_0_s2_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (onchip_memory2_0_s2_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)                    //         .error
	);

endmodule
