%% Generated by Sphinx.
\def\sphinxdocclass{report}
\documentclass[a4paper,10pt,oneside,english]{sphinxmanual}
\ifdefined\pdfpxdimen
   \let\sphinxpxdimen\pdfpxdimen\else\newdimen\sphinxpxdimen
\fi \sphinxpxdimen=.75bp\relax

\PassOptionsToPackage{warn}{textcomp}
\usepackage[utf8]{inputenc}
\ifdefined\DeclareUnicodeCharacter
% support both utf8 and utf8x syntaxes
  \ifdefined\DeclareUnicodeCharacterAsOptional
    \def\sphinxDUC#1{\DeclareUnicodeCharacter{"#1}}
  \else
    \let\sphinxDUC\DeclareUnicodeCharacter
  \fi
  \sphinxDUC{00A0}{\nobreakspace}
  \sphinxDUC{2500}{\sphinxunichar{2500}}
  \sphinxDUC{2502}{\sphinxunichar{2502}}
  \sphinxDUC{2514}{\sphinxunichar{2514}}
  \sphinxDUC{251C}{\sphinxunichar{251C}}
  \sphinxDUC{2572}{\textbackslash}
\fi
\usepackage{cmap}
\usepackage[T1]{fontenc}
\usepackage{amsmath,amssymb,amstext}
\usepackage{babel}



\usepackage{times}
\expandafter\ifx\csname T@LGR\endcsname\relax
\else
% LGR was declared as font encoding
  \substitutefont{LGR}{\rmdefault}{cmr}
  \substitutefont{LGR}{\sfdefault}{cmss}
  \substitutefont{LGR}{\ttdefault}{cmtt}
\fi
\expandafter\ifx\csname T@X2\endcsname\relax
  \expandafter\ifx\csname T@T2A\endcsname\relax
  \else
  % T2A was declared as font encoding
    \substitutefont{T2A}{\rmdefault}{cmr}
    \substitutefont{T2A}{\sfdefault}{cmss}
    \substitutefont{T2A}{\ttdefault}{cmtt}
  \fi
\else
% X2 was declared as font encoding
  \substitutefont{X2}{\rmdefault}{cmr}
  \substitutefont{X2}{\sfdefault}{cmss}
  \substitutefont{X2}{\ttdefault}{cmtt}
\fi


\usepackage[Bjarne]{fncychap}
\usepackage[,numfigreset=1,mathnumfig]{sphinx}

\fvset{fontsize=\small}
\usepackage{geometry}


% Include hyperref last.
\usepackage{hyperref}
% Fix anchor placement for figures with captions.
\usepackage{hypcap}% it must be loaded after hyperref.
% Set up styles of URL: it should be placed after hyperref.
\urlstyle{same}


\usepackage{sphinxmessages}


\usepackage{draftwatermark}\SetWatermarkScale{.45}\SetWatermarkText{unknown-rev}

\title{96Boards Specifications}
\date{Apr 26, 2021}
\release{unknown-rev}
\author{Linaro Limited}
\newcommand{\sphinxlogo}{\vbox{}}
\renewcommand{\releasename}{Release}
\makeindex
\begin{document}

\pagestyle{empty}
\sphinxmaketitle
\pagestyle{plain}
\sphinxtableofcontents
\pagestyle{normal}
\phantomsection\label{\detokenize{index::doc}}


\sphinxAtStartPar
Copyright © 2021 Linaro Limited.

\sphinxAtStartPar
This work is licensed under the Creative Commons Attribution\sphinxhyphen{}ShareAlike 4.0
International License. To view a copy of this license, visit
\sphinxurl{http://creativecommons.org/licenses/by-sa/4.0/} or send a letter to
Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{Revision History}\label{\detokenize{index:id1}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{l c p{11.5cm}}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Date
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Issue
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Changes
\\
\hline
\sphinxAtStartPar
20 Sep 2017
&
\sphinxAtStartPar
0.51
&\begin{itemize}
\item {} 
\sphinxAtStartPar
Initial Draft in reStructuredText

\end{itemize}
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}


\chapter{IMPORTANT INFORMATION}
\label{\detokenize{chapter1-ce:important-information}}\label{\detokenize{chapter1-ce::doc}}
\sphinxAtStartPar
© Copyright 2021 Linaro Ltd. All rights reserved.
This document is copyrighted by Linaro Ltd. Permission is granted to reproduce and distribute this document in its entirety and without modification.


\section{NOTICE}
\label{\detokenize{chapter1-ce:notice}}
\sphinxAtStartPar
The 96Boards Consumer Edition Specification is authored by the 96Boards. The intent of the 96Boards is for the 96Boards Specification to be an open industry standard supported by a wide variety of vendors and products. Vendors and users who are interested in developing 96Boards\sphinxhyphen{}compatible products or services, as well as parties who are interested in joining the 96Boards to further promote 96Boards as an open industry standard are invited to email \sphinxhref{mailto:support@96Boards.org}{support@96Boards.org} for further information.

\sphinxAtStartPar
The 96Boards wants to receive your comments on this specification. Visit the 96Boards website at \sphinxurl{https://www.96boards.org} for contact information and to learn more.

\sphinxAtStartPar
The attention of adopters is directed to the possibility that compliance with or adoption of the 96Boards specifications may require use of an invention covered by patent rights. Linaro shall not be responsible for identifying patents for which a license may be required by any 96Boards specification, or for conducting legal inquiries into the legal validity or scope of those patents that are brought to its attention. 96Boards specifications are prospective and advisory only. Prospective users are responsible for protecting themselves against liability for infringement of patents.

\sphinxAtStartPar
The information contained in this document is subject to change without notice. The material in this document details a 96Boards specification in accordance with the license and notices set forth on this page. This document does not represent a commitment to implement any portion of this specification in any company’s products.

\sphinxAtStartPar
Linaro makes no warranty of any kind with regard to this material, including, but not limited to,the implied warranties of merchantability and fitness for a particular purpose. Linaro shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

\sphinxAtStartPar
Compliance with this specification does not absolve manufacturers of 96Boards equipment from the requirements of safety and regulatory agencies (UL, CSA, FCC, IEC, etc.).


\section{Trademarks}
\label{\detokenize{chapter1-ce:trademarks}}
\sphinxAtStartPar
Linaro™ and 96Boards™ are trademarks of Linaro Ltd.
For further information contact: \sphinxhref{mailto:support@96Boards.org}{support@96Boards.org}


\chapter{Background}
\label{\detokenize{chapter1-ce:background}}
\sphinxAtStartPar
The 96Boards Consumer Edition (CE) Platform is intended to support:
\begin{quote}
\begin{description}
\item[{1: Low cost Single Board Computer use}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Low cost platform for running standard Linux\sphinxhyphen{}based OS including Android

\end{itemize}

\end{description}

\sphinxAtStartPar
2: Open Source community software development.
\begin{description}
\item[{3: Maker community}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Requiring extensible hardware interfaces to prototype or build add on products.

\end{itemize}

\item[{4: Embedded System OEMs requiring low cost off\sphinxhyphen{}the\sphinxhyphen{}shelf CPU modules.}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Example \sphinxhyphen{} Kiosks, Displays, Robots etc.

\end{itemize}

\item[{5:Community engineering activities, including}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Upstream development

\item {} 
\sphinxAtStartPar
Allowing ‘real life’ benchmarking and tuning, including power management

\item {} 
\sphinxAtStartPar
Integration into an automated test farm

\item {} 
\sphinxAtStartPar
96Boards Community program to be run by Linaro

\end{itemize}

\end{description}
\end{quote}
\begin{description}
\item[{In all cases key design and distribution goals are:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Low cost (target of \$50\sphinxhyphen{}100 retail for a minimum configuration)

\item {} 
\sphinxAtStartPar
Easy to extend with off the shelf parts available to maker community and OEMs

\item {} 
\sphinxAtStartPar
Easy to purchase globally (for example, via Amazon, Alibaba, Farnell, Digikey,Mouser etc.)

\item {} 
\sphinxAtStartPar
Enable a third party ecosystem to develop around expansion (mezzanine)boards/peripherals/displays etc. that can be used on any 96Boards CE compliant board

\end{itemize}

\end{description}

\sphinxAtStartPar
A key design objective is to encourage multiple SoC vendors to build boards to this specification. This is an evolution from previous successful community boards where the external ecosystem is tied to a particular SoC. The 96Boards CE specification is designed to enable an ecosystem to evolve that will support multiple SoCs over a period of years.

\sphinxAtStartPar
The specification is completely open \sphinxhyphen{} that is anyone may build a board to the specification without payment of any fees or any licensing requirements.

\sphinxAtStartPar
The 96Boards CE Certification Program is optional for board developers and will provide hardware and software certification, a community site and software support provided byLinaro for 96Boards CE certified boards. Participation is not required in order to build a board to the specification.


\section{96Boards Branding}
\label{\detokenize{chapter1-ce:boards-branding}}
\sphinxAtStartPar
Boards that are expected to be certified by 96Boards shall display approved branding on the board silk screen or copper.


\chapter{96Boards Consumer Edition v2.0}
\label{\detokenize{chapter1-ce:boards-consumer-edition-v2-0}}

\section{Hardware}
\label{\detokenize{chapter1-ce:hardware}}\begin{description}
\item[{\sphinxstylestrong{96Boards CE Minimum Hardware Features}}] \leavevmode\begin{description}
\item[{1: Ultra\sphinxhyphen{}small low\sphinxhyphen{}profile “card” form factor \sphinxhyphen{} 85 x 54 x 12mm}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Footprint compatible Extended Version option \sphinxhyphen{} 85 x 100 x 12mm

\end{itemize}

\end{description}

\sphinxAtStartPar
2: Design is SoC independent (targets 32 or 64 bit SoCs)

\sphinxAtStartPar
3: 0.5GB RAM (Minimum 4GB recommended for Android)

\sphinxAtStartPar
4: MicroSDHC Socket for up to 64GB on\sphinxhyphen{}board or expansion flash storage

\sphinxAtStartPar
5: Wifi 802.11g/n and Bluetooth 4.0 LE
\begin{description}
\item[{6: On Board Connectors and expansion I/O}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
2x USB Type A or Type C host ports (USB2.x or 3.x)

\item {} 
\sphinxAtStartPar
USB Type C slave

\item {} \begin{description}
\item[{Display output shall available on one of the following:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
HDMI/audio on HDMI full size or micro connector

\item {} 
\sphinxAtStartPar
MHL display/audio on display microUSB

\item {} 
\sphinxAtStartPar
DisplayPort /MHL display /audio on USB Type C

\end{itemize}

\end{description}

\item {} 
\sphinxAtStartPar
Low profile 40 way female header for maker/community use

\item {} 
\sphinxAtStartPar
Low profile 60 way high speed female module header for advanced maker/OEM use with high speed interfaces including MIPI\sphinxhyphen{}DSI, USB and optional MIPI CSI\sphinxhyphen{}2

\item {} 
\sphinxAtStartPar
Board power from low profile DC Jack connector

\end{itemize}

\end{description}

\end{description}

\sphinxAtStartPar
A 96Boards CE board shall implement the minimum functionality. Additional functionality may be implemented provided that the 96Boards CE specifications are implemented in full (including limitations on form factor).  See below for further information.


\section{Hardware Feature Details}
\label{\detokenize{chapter1-ce:hardware-feature-details}}
\sphinxAtStartPar
\sphinxstylestrong{96Boards CE Physical Footprint}
\begin{description}
\item[{The 96Boards CE defines a new standard for small footprint community boards. The board is defined into a credit card footprint with a total maximum height of 12.0mm:}] \leavevmode\begin{description}
\item[{1: Area}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
The board without a population of connectors shall fit into a 85 x 54mm footprint +/\sphinxhyphen{}0.25mm. Connectors should not protrude from the area footprint except as component design requires (for example USB Type A front shrouds).

\item {} 
\sphinxAtStartPar
A compatible extended version is defined that shall fit into a 85 x 100mm footprint with the same conditions.

\end{itemize}

\item[{2: Height}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
PCB             62mil (1.575mm) nominal

\item {} 
\sphinxAtStartPar
Below PCB       3.4 mm maximum

\item {} 
\sphinxAtStartPar
Above PCB       7.0 mm maximum

\end{itemize}

\end{description}

\end{description}

\sphinxAtStartPar
Total height of the board including on board connectors shall not exceed 12mm.

\sphinxAtStartPar
Note that the maximum height for general components on the board top side is 4mm (not including the allowed areas for connectors and larger components). The maximum height in the allowed areas is 6.5mm except for the two Type A USB connectors which can be up to 7.5mm. The extended version allows some components to exceed the height specifications. See the keepout drawings in the Specification Appendix for further information.

\sphinxAtStartPar
\sphinxstylestrong{SoC}

\sphinxAtStartPar
The SoCs shall have Minimum 2 cores such as Cortex A7/A9/A53/A35/A55/A72/A73/A77/A78 or above, and  GPU such as Imagination PowerVR , ARM Mali GPU or Qualcomm Adreno etc.

\sphinxAtStartPar
The built\sphinxhyphen{}in  NPU/TPU/AI accelerator is optional. It is also optional to use external chips or modules through SDIO/USB/PCIe interfaces.

\sphinxAtStartPar
The Boards shall have Video and Image decoding / encoding capability. The Built\sphinxhyphen{}in DSP is optional for Voice processing. It is optional to use external DSPs through Mezzanine Boards.

\sphinxAtStartPar
\sphinxstylestrong{SoC Location Options}

\sphinxAtStartPar
The specification is designed with two possible locations for the SoC. One is on the board top surface, and the other is on the board bottom surface.

\sphinxAtStartPar
The rationale is to permit SoCs with low power dissipation to be placed on the top surface with a low profile heatsink or fan if required (to a total maximum height of 6.0mm). Then, mezzanine boards placed above this area are required to have no components on their underside corresponding to the keep out area above the SoC.

\sphinxAtStartPar
The second option is to place the SoC on the underside of the board. This is intended for implementations that require higher SoC power dissipation. As supplied, the board should meet the “below PCB” footprint requirement. This then allows additional thermal management in the case or enclosure for the board as required.

\sphinxAtStartPar
\sphinxstylestrong{DRAM}

\sphinxAtStartPar
The board shall be populated with a minimum of 0.5GB of DRAM.

\sphinxAtStartPar
It is strongly recommended that a minimum of 4GB DRAM is fitted where the board is expected to run Android.

\sphinxAtStartPar
\sphinxstylestrong{eMMC/Flash}

\sphinxAtStartPar
The board may optionally be populated with eMMC or other format flash memory.

\sphinxAtStartPar
It is recommended to use a SPI FLASH for  the bootloader.

\sphinxAtStartPar
If the SoC used is not able to boot from microSDHC then a minimum of 8MB of bootable flash memory shall be provided on the board.

\sphinxAtStartPar
Where multiple boot options are provided the choice of boot location shall be user selectable in hardware (links or switches).

\sphinxAtStartPar
Note that the insertion of a cable shall not automatically require boot from that cable (for example the insertion of a microUSB cable into an OTG port to use FastBoot). In this case the boot option must still be user selectable.

\sphinxAtStartPar
\sphinxstylestrong{microSDHC}

\sphinxAtStartPar
A microSDHC card socket shall be fitted in the specified location on the board.

\sphinxAtStartPar
In the absence of on\sphinxhyphen{}board Flash memory, the system shall be capable of booting from the boot software installed on a microSDHC card at power up.

\sphinxAtStartPar
\sphinxstylestrong{WiFi/Bluetooth LE}

\sphinxAtStartPar
The board shall support WiFi (minimally 802.11g/n) and Bluetooth 4.0 (Bluetooth Low Energy).

\sphinxAtStartPar
It is highly recommended that WiFi 802.11ac or \sphinxhref{mailto:802.11ax@2.4G/5G}{802.11ax@2.4G/5G} and Bluetooth5.0/5.1 are also supported.

\sphinxAtStartPar
A PCB or chip antenna shall be provided in the prescribed location.

\sphinxAtStartPar
An external antenna socket option is recommended be provided for better antenna performance.

\sphinxAtStartPar
\sphinxstylestrong{Display Interface}
\begin{description}
\item[{Display output shall be one of:}] \leavevmode
\sphinxAtStartPar
1: HDMI which shall be provided on a full size (Type A) or a micro Type D connector
2: MHL which shall be provided on a 5 pin microUSB connector
3: Displayport which shall be provided on a USB Type C connector

\end{description}

\sphinxAtStartPar
In all cases the display interface shall include audio with support for at least 1 channel

\sphinxAtStartPar
In all cases the connector shall be located in the specified location.

\sphinxAtStartPar
A MIPI DSI port shall be provided on the expansion bus interface.
1\sphinxhyphen{}4 lanes are supported. An implementation may use less than 4 lanes.

\sphinxAtStartPar
Note that if a single DSI interface on the SoC is used to provide both (1) the high speed expansion bus interface DSI port and (2) the on board HDMI/MHL/DisplayPort interface (via suitable transmitter), then the expansion port interface shall be operational if a mezzanine board that uses DSI is fitted. It is then optional as to whether the on\sphinxhyphen{}board interface is usable at the same time.

\sphinxAtStartPar
\sphinxstylestrong{Camera Interfaces}
\begin{description}
\item[{HS1 connector}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
1 or 2 MIPI CSI\sphinxhyphen{}2 ports may be provided on the expansion bus interface.

\item {} 
\sphinxAtStartPar
If 1 port is provided it shall be located on the CSI0 port interface

\item {} 
\sphinxAtStartPar
From 1\sphinxhyphen{}4 lanes may be implemented on the CSI0 port interface

\item {} 
\sphinxAtStartPar
From 1\sphinxhyphen{}2 lanes may be implemented on the CSI1 port interface

\end{itemize}

\sphinxAtStartPar
An implementation may support dual (stereo) cameras through the CSI0 interface if the SoC provides the necessary functionality.

\sphinxAtStartPar
Cameras/Sensors can require additional control signals including RST, PWRDN and MCLK.

\sphinxAtStartPar
The specified GPIO and CLK signals on the expansion connectors shall be used for these functions if implemented.

\sphinxAtStartPar
If the cameras/sensors are not available/used then these signals shall be available as GPIO and CLK signals.

\item[{HS2 connector}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
1 or 2 MIPI CSI\sphinxhyphen{}2 ports may be provided on the expansion bus interface.

\item {} 
\sphinxAtStartPar
From 1\sphinxhyphen{}4 lanes may be implemented on the CSI2 port interface

\item {} 
\sphinxAtStartPar
From 1\sphinxhyphen{}4 lanes may be implemented on the CSI3 port interface

\end{itemize}

\sphinxAtStartPar
Cameras/Sensors can require additional control signals including RST, PWRDN and MCLK.

\sphinxAtStartPar
The specified GPIO and CLK signals on the expansion connectors shall be used for these functions if implemented.

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{USB Ports}

\sphinxAtStartPar
A total of 5 USB ports shall be provided for a board.

\sphinxAtStartPar
Two Type A or Type C USB host ports (USB 2.x or 3.x) shall be provided on the board.

\sphinxAtStartPar
The connectors shall be in the specified locations.
\begin{description}
\item[{A Type C USB port shall be provided as the third USB port. USB 3.1 is strongly recommended, with power Delivery 2.0 v1.3 optional for new designs.}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
This port shall be capable of slave operation.

\item {} 
\sphinxAtStartPar
This port may also be used to provide 5V external power to the board.

\item {} 
\sphinxAtStartPar
The connector shall be placed in the specified location.

\item {} 
\sphinxAtStartPar
The third port may be an OTG port.

\end{itemize}

\end{description}

\sphinxAtStartPar
A fourth USB host port shall be provided on the high speed expansion bus.

\sphinxAtStartPar
Implementation note: some mobile SoCs implement only a single USB OTG port. Such SoCs can be used on boards with a switch and a USB hub IC. See the Appendix to this specification for an example implementation.

\sphinxAtStartPar
Therefore, there may be some restrictions on simultaneous USB port usage.
\begin{description}
\item[{Two examples:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
It may not be possible to use the host ports simultaneously with the slave port

\item {} 
\sphinxAtStartPar
A base board port may be shared via a switch to provide the expansion port

\end{itemize}

\end{description}

\sphinxAtStartPar
Any such restrictions shall be clearly documented.

\sphinxAtStartPar
A fifth UART with microUSB/USB\sphinxhyphen{}C physical interface is strongly recommended for debugging (Bottom side).

\sphinxAtStartPar
The connector should be in the specified location if supported.

\sphinxAtStartPar
\sphinxstylestrong{Audio}
\begin{description}
\item[{The board shall provide a minimum of single channel audio through the following facilities:}] \leavevmode
\sphinxAtStartPar
1: I/O via Bluetooth 4.0
2: Output through the HDMI/MHL/DisplayPort interface

\end{description}

\sphinxAtStartPar
An I2S/PCM audio channel shall be provided on the low speed expansion interface.

\sphinxAtStartPar
The  Analog Audio ports interfaces(Speaker/MIC/Headset) on LS2 connector are optional.

\sphinxAtStartPar
\sphinxstylestrong{DC Power}
\begin{description}
\item[{Power shall be provided to the board by one (and only one) of the following:}] \leavevmode\begin{description}
\item[{1: An 8V to 18V power supply from a dedicated DC jack power connector.}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
A 1.65mm center pin positive DC jack connector, CUI Inc PJ\sphinxhyphen{}041H or equivalent, shall be placed in the specified location. For the extension version, it is recommended to use a larger size DC jack connector with  2.5mm Inside Contact Diameter and 5.5mm Outside Contact Diameter  for low cost and supplier(PJ\sphinxhyphen{}063BH/DC\sphinxhyphen{}0146 etc)

\end{itemize}

\end{description}

\sphinxAtStartPar
2: An 8V to 18V power supply from the SYS\_DCIN pins on the low speed expansion connector LS1 and LS2.
3: A USB Type C port at 5V ( if fitted,PD is optional) according to the USB 3.1 specifications.

\end{description}

\sphinxAtStartPar
The specification does not support multiple simultaneous power supplies (ie DC jack, mezzanine board power, USB power). If multiple in\sphinxhyphen{}specification supplies are connected there shall not be a safety issue and there shall be no damage to the board.
\begin{description}
\item[{The board shall be able to provide the following power to external devices when a sufficiently rated power supply is connected to the DC Jack:}] \leavevmode
\sphinxAtStartPar
1: A minimum of 7W to a mezzanine module via the SYS\_DCIN line on LS1, and
2: A minimum of 5W to a mezzanine module via the regulated +5V line on LS1, and
3: A minimum of 5W each to external USB devices connected to the 2 host USB ports, and
4: A minimum of 0.18W to a mezzanine module via the regulated +1.8V line
5: A minimum of 7W to a mezzanine module via the SYS\_DCIN2 line on LS2, and
6: A minimum of 5W to a mezzanine module via the regulated +5V line on LS2

\item[{The board shall be able to provide the following power to external devices when powered from (a) the Expansion connector or from (b) a Type C USB port (when power does not have to be provided on the SYS\_DCIN line)}] \leavevmode
\sphinxAtStartPar
1: A minimum of 5W to a mezzanine module via the regulated +5V line, and
2: A minimum of 5W each to external USB devices connected to the 2 host USB ports, and
3: A minimum of 0.18W to a mezzanine module via the regulated +1.8V line

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{Battery Power and Low Cost Power Supplies}

\sphinxAtStartPar
A board could be powered either by a low cost power supply that is only capable of providing power for the board and for low power mezzanine boards, or by an external battery (for example from the SYS\_DCIN line or a separate battery connection).

\sphinxAtStartPar
Limitations on available power covering the use of smaller and/or battery power supplies shall be clearly documented.

\sphinxAtStartPar
\sphinxstylestrong{Measurement, Instrumentation and Testing Facilities}

\sphinxAtStartPar
Boards shall support power measurement, instrumentation and testing facilities. The following facilities shall be provided.

\sphinxAtStartPar
\sphinxstylestrong{Power Measurement}
\begin{description}
\item[{A minimum of 1 current sense resistor shall be placed to permit basic power measurement functions.}] \leavevmode
\sphinxAtStartPar
1: The total power consumption of the board shall be measurable through a suitable 1\% current sense resistor.
2: This may be a developer install option (i.e. the sense resistor may be shipped as a zero ohm resistor for production boards that a developer can replace for power measurement)
3: The sense resistor shall be placed on the main board power supply to measure the total baseboard power. It is optional as to whether this will measure any mezzanine board power usage.

\end{description}

\sphinxAtStartPar
Additional current sense resistors may be placed at the discretion of the board designer.

\sphinxAtStartPar
It is recommended that additional sense resistors are provided for the main PMIC downstream supplies to the SoC core, memory etc.

\sphinxAtStartPar
Current sense resistors shall be made available externally to measurement equipment. One option for interface is the ARM Energy Probe:

\sphinxAtStartPar
\sphinxurl{http://ds.arm.com/ds-5/optimize/arm-energy-probe/}
\begin{description}
\item[{The PCB design shall provide for low profile male 0.1” header pins to enable the connection of:}] \leavevmode
\sphinxAtStartPar
1: The sense resistor connections (2 pins each)
2: A single ground pin (for voltage measurement). The Low speed expansion connector may be documented as being usable for the ground pin requirement.

\end{description}

\sphinxAtStartPar
This header (or headers) may be unpopulated on a retail 96Boards CE board (enabling users to add the headers themselves).

\sphinxAtStartPar
\sphinxstylestrong{Power Button and Reset Button}

\sphinxAtStartPar
The user shall be able to manually power up/down and hard reset the board.
(For example, with one or two button switches).

\sphinxAtStartPar
It shall be possible to connect external switches for power on/off and for hard reset.

\sphinxAtStartPar
This shall be implemented using the specified pins on the low speed bus connector (adjacent pins allowing direct connection of a 3 pin connector for both switches).

\sphinxAtStartPar
It shall be possible to configure the board to power up automatically if external power is removed and then re\sphinxhyphen{}applied.

\sphinxAtStartPar
This may either be a default operation or through a configuration option (e.g. link or switch).

\sphinxAtStartPar
Implementation note: Reset refers to hard reset (aka. power\sphinxhyphen{}on reset) of the board, not to reset the board to factory software image in this context. It is up to the designer how to implement this functionality. For example, a single push button under SoC/PMIC control could be used to turn the power on or off, with a long press to carry out a system reset. In this case the board should automatically always power up when power is newly applied. Alternatively a physical On/Off toggle switch could be used to apply power to the board, which would automatically power up when in the On position. In this case a separate push to reset switch could be implemented.

\sphinxAtStartPar
\sphinxstylestrong{External Fan Connection}

\sphinxAtStartPar
An external fan (for example for a case) connection is available on the low speed expansion connector by using a 2 pin male header for +5V or +12V fans.

\sphinxAtStartPar
\sphinxstylestrong{UART}

\sphinxAtStartPar
General Purpose

\sphinxAtStartPar
One standard UART from the SoC shall be made available for general purpose use on the low speed expansion connector.

\sphinxAtStartPar
Debug Console

\sphinxAtStartPar
A second UART (TxD/RxD only) may be made available on the low speed expansion connector.

\sphinxAtStartPar
\sphinxstylestrong{MicroUSB/TypeC debug port}

\sphinxAtStartPar
One USB to UART bridge microUSB/USB\sphinxhyphen{}C interface is strongly recommended to be implemented. If it is then the USB to UART device shall be powered when an external cable is connected (even if the board is not powered).

\sphinxAtStartPar
If it is implemented, the connectors shall be in the specified locations(on the bottom side).

\sphinxAtStartPar
These will serve as the debug console. (the second UART on LS and MicroUSB debug port can be switched if only one UART port)

\sphinxAtStartPar
Note: Off the shelf 1.8V serial USB cables may be used to connect to these interfaces.

\sphinxAtStartPar
\sphinxstylestrong{JTAG}

\sphinxAtStartPar
JTAG facilities may be provided on a board.

\sphinxAtStartPar
If implemented the JTAG interface shall use the 10 pin JTAG connector (0.05” pitch)

\sphinxAtStartPar
Please pay attention that if the JTAG connector height exceeds the CE specifications, it may conflict with the Mezzanine boards to plug in(if mounted on the top side), and this should be avoided,the MP vendor can leave the JTAG connector open and provide the connector component to customer to sold.

\sphinxAtStartPar
\sphinxurl{http://www2.keil.com/coresight/coresight-connectors/\#10pin}

\sphinxAtStartPar
\sphinxurl{https://www.samtec.com/standards/jtag}

\sphinxAtStartPar
\sphinxstylestrong{System and User LEDs}

\sphinxAtStartPar
The following LEDs shall be present on the board.

\sphinxAtStartPar
The LEDs shall be of the specified size, color and location as specified in the 2D Drawings in the Appendix.
\begin{description}
\item[{The User LEDs shall be directly programmable from the SoC.}] \leavevmode
\sphinxAtStartPar
1: WiFi activity LED         Yellow  Type: 0603 SMD
2: Bluetooth activity LED    Blue    Type: 0603 SMD
3: User LEDs x4                      Green   Type: 0603 SMD

\end{description}

\sphinxAtStartPar
Other LEDs and UI interfaces are optional.

\sphinxAtStartPar
\sphinxstylestrong{Front Panel and DC Jack Connectors}

\sphinxAtStartPar
Development boards are in general subject to high cycle life of connector attachments, and should be designed to be as mechanically strong as possible. Therefore, the front panel connectors (Display, USB Type A and microUSB/USB Type C) and the DC Jack connector shall include through\sphinxhyphen{}PCB mechanical support.

\sphinxAtStartPar
While surface mount electrical connections are acceptable, a fully surface mount connector without any in/through board mechanical support shall not be used.

\sphinxAtStartPar
\sphinxstylestrong{RJ45}

\sphinxAtStartPar
It is recommended to implement at least one RJ45 Ethernet port.

\sphinxAtStartPar
If implemented, the RJ45 connector shall be in the specified location. The RJ45 connector on the  CE standard  shall use sink\sphinxhyphen{}type to be compatible with height restriction.

\sphinxAtStartPar
\sphinxstylestrong{PCIe}

\sphinxAtStartPar
It is recommended to implement at least one PCIe.

\sphinxAtStartPar
One  2 lane PCIe is specified on the HS2 connector. If supported, it shall follow the pins definitions.

\sphinxAtStartPar
\sphinxstylestrong{Expansion Connectors}

\sphinxAtStartPar
Two expansion connectors shall be provided. The first is a low speed expansion connector LS1 carrying GPIO and other low speed interfaces. The second is a high speed expansion connector HS1 that provides high speed interfaces such as MIPI DSI, MIPI CSI\sphinxhyphen{}2 and MIPI\sphinxhyphen{}HSIC.

\sphinxAtStartPar
Another two expansion connectors are optional for high end platforms. The 3rd  is low speed expansion connector LS2 carrying GPIO, Analog Audio (speaker/Microphone/Earphone and headset),The 4th is a higher speed expansion connector HS2 that provides high speed interfaces such as PCIe,MIPI CSI\sphinxhyphen{}2* 2ports(one CSI\sphinxhyphen{}2 is mux with eDP/DSI/LVDS) and USB3.0 .

\sphinxAtStartPar
If supported,  the pin definitions and locations shall follow the specifications.
\begin{description}
\item[{Mezzanine boards are expected to be used in one of below configurations:}] \leavevmode
\sphinxAtStartPar
1: Low speed expansion connector only(LS1)
2: Low and high speed expansion connectors together(LS1 and HS1)
3: Low and high speed expansion connectors together(LS1/LS2 and HS1/HS2)

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{Low Speed Expansion Connector LS1}

\sphinxAtStartPar
A 40 pin low profile female 2mm receptacle (20x2) 4.5mm height is specified. This shall be implemented.
\begin{description}
\item[{Part numbers include:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Molex 87381\sphinxhyphen{}4063           (SMT)

\item {} 
\sphinxAtStartPar
FCI 55510\sphinxhyphen{}140LF            (SMT)

\item {} 
\sphinxAtStartPar
Samtec TLE\sphinxhyphen{}120\sphinxhyphen{}01\sphinxhyphen{}G\sphinxhyphen{}DV     (SMT)

\item {} 
\sphinxAtStartPar
TE 4\sphinxhyphen{}1470209\sphinxhyphen{}3             (Through hole)

\item {} 
\sphinxAtStartPar
TE 4\sphinxhyphen{}1734506\sphinxhyphen{}3             (Through hole)

\item {} 
\sphinxAtStartPar
FCI 63453\sphinxhyphen{}140LF            (Through hole)

\item {} 
\sphinxAtStartPar
TE 4\sphinxhyphen{}2314821\sphinxhyphen{}0(0.38um gold plate)

\item {} 
\sphinxAtStartPar
TE 4\sphinxhyphen{}2314822\sphinxhyphen{}0(0.76um gold plate)

\end{itemize}

\item[{Important notes:}] \leavevmode
\sphinxAtStartPar
1: Unless otherwise indicated the low speed expansion connector signals are at 1.8V logic levels.
2: The mezzanine board connector may be shrouded or unshrouded (see example part numbers below). Since a shrouded part can be used the connector footprint should be 43.0x6.5mm with no other components on the board top side in this area.

\item[{The following interfaces shall be available except where specified as optional:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
UART0              (General purpose)

\item {} 
\sphinxAtStartPar
UART1              (Debug console)

\item {} 
\sphinxAtStartPar
SPI bus

\item {} 
\sphinxAtStartPar
I2C x2

\item {} 
\sphinxAtStartPar
I2S

\item {} 
\sphinxAtStartPar
GPIO x12

\item {} 
\sphinxAtStartPar
Reset and Power button

\item {} 
\sphinxAtStartPar
1.8V, 5V and DC\_IN power supplies

\end{itemize}

\sphinxAtStartPar
Refer to Connector Pin Specification appendix for the required pinout.

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{Low Speed Expansion Connector LS2}

\sphinxAtStartPar
A 14 pin low profile female 2mm receptacle (7x2) 4.5mm height is specified. This is optional.
\begin{description}
\item[{Part numbers include:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Molex 87381\sphinxhyphen{}1463 (SMT)

\item {} 
\sphinxAtStartPar
FCI 55510\sphinxhyphen{}114LF (SMT)

\item {} 
\sphinxAtStartPar
FCI 63453\sphinxhyphen{}114LF (Through hole)

\item {} 
\sphinxAtStartPar
TE 1\sphinxhyphen{}2314821\sphinxhyphen{}4 (Through hole)

\item {} 
\sphinxAtStartPar
TE 1\sphinxhyphen{}2314822\sphinxhyphen{}4 (Through hole)

\end{itemize}

\item[{Important notes:}] \leavevmode
\sphinxAtStartPar
1: Unless otherwise indicated the low speed expansion connector signals are at 1.8V logic levels.
2: The mezzanine board connector may be shrouded or unshrouded (see example part numbers below). Since a shrouded part can be used the connector footprint should be 18.0x6.5mm with no other components on the board top side in this area.

\item[{The following  interfaces shall be available except where specified as optional:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
5V and DC\_IN power supplies

\item {} 
\sphinxAtStartPar
Analog Audio: MIC/Speaker/Headset

\end{itemize}

\sphinxAtStartPar
Refer to Connector Pin Specification appendix for the required pinout.

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{High Speed Expansion Connector \sphinxhyphen{} HS1}

\sphinxAtStartPar
A 60 pin 0.8mm high speed Board to Board low profile receptacle connector is specified. This shall be implemented.
\begin{description}
\item[{Part numbers include}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
FCI 61082\sphinxhyphen{}061409LF

\item {} 
\sphinxAtStartPar
TE 5177983\sphinxhyphen{}2

\end{itemize}

\end{description}

\sphinxAtStartPar
Important note: unless otherwise indicated the high speed expansion connector signals are at 1.8V logic levels.
\begin{description}
\item[{The following interfaces shall be available except where specified as optional:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
MIPI DSI

\item {} 
\sphinxAtStartPar
USB

\item {} 
\sphinxAtStartPar
SD or SPI interface

\item {} 
\sphinxAtStartPar
MIPI CSI\sphinxhyphen{}2 (x2 optional)

\item {} 
\sphinxAtStartPar
I2C (x2 optional, but 1 shall be provided if CSI interface(s) are provided)

\item {} 
\sphinxAtStartPar
HSIC (optional)

\end{itemize}

\sphinxAtStartPar
Refer to appendix for the required pinout. These connectors have been designed to provide a board to board separation to a mezzanine board of 8.0mm.

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{High Speed Expansion Connector \sphinxhyphen{} HS2}

\sphinxAtStartPar
A 60 pin 0.8mm high speed Board to Board low profile receptacle connector is specified. This is optional.
\begin{description}
\item[{Part numbers include}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
FCI 61082\sphinxhyphen{}061409LF

\item {} 
\sphinxAtStartPar
TE 5177983\sphinxhyphen{}2

\end{itemize}

\end{description}

\sphinxAtStartPar
Important note: unless otherwise indicated the high speed expansion connector signals are at 1.8V logic levels.
\begin{description}
\item[{The following interfaces shall be available except where specified as optional:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
PCIe*2

\item {} 
\sphinxAtStartPar
USB3.0

\item {} 
\sphinxAtStartPar
CSI\sphinxhyphen{}2*2 ports ( x4 Lanes optional),the CSI3\sphinxhyphen{}2 is mux with eDP/LVDS/DSI port

\item {} 
\sphinxAtStartPar
SPI(mux with I2C3/4 and TP signal)

\end{itemize}

\sphinxAtStartPar
Refer to appendix for the required pinout. These connectors have been designed to provide a board to board separation to a mezzanine board of 8.0mm.

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{Expansion Board Connectors}
\begin{description}
\item[{The following mezzanine board connectors may be used to interface to the baseboard:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
MOLEX 87831\sphinxhyphen{}4029: Low speed 2.5mm mated height (Through hole shrouded)

\item {} 
\sphinxAtStartPar
FCI 57202\sphinxhyphen{}G52\sphinxhyphen{}20LF: Low speed 2.5mm mated height (SMT no shroud)

\item {} 
\sphinxAtStartPar
SAMTEC TMMH\sphinxhyphen{}120\sphinxhyphen{}01\sphinxhyphen{}F: Low speed 2.0mm body (Through hole)

\item {} 
\sphinxAtStartPar
FCI  61083\sphinxhyphen{}063400LF: High speed

\item {} 
\sphinxAtStartPar
TE 5179030\sphinxhyphen{}2: High speed

\end{itemize}

\end{description}

\sphinxAtStartPar
\sphinxstylestrong{Expansion Connector Notes}

\sphinxAtStartPar
1: GPIO\sphinxhyphen{}A shall be capable of waking up the SoC from sleep/standby mode

\sphinxAtStartPar
2: By default all GPIO pins should be configured at boot as inputs to the SoC. This allows for the mezzanine board configuration to be detected from the SoC. After the configuration is known GPIO pins (pin\sphinxhyphen{}muxed) may be re\sphinxhyphen{}configured in software for mezzanine module specific functions. Through this mechanism additional support for particular SoC/mezzanine module configurations may be supported by making the appropriate SoC GPIO special function pins available on the expansion connector(s). Note that by default all GPIO pins should be usable as GPIOs (i.e. any generic mezzanine board may rely on any or all of the specified GPIO pins being available for use).

\sphinxAtStartPar
3: A mezzanine board should not place components (other than the required connectors) on the underside in the area of the base board.


\chapter{Functionality Requirements}
\label{\detokenize{chapter1-ce:functionality-requirements}}

\section{Standalone Functionality}
\label{\detokenize{chapter1-ce:standalone-functionality}}
\sphinxAtStartPar
The standalone board requires only a power supply and display connected to be used as an advanced single board computer (using wireless keyboard/mouse/WiFi \& Bluetooth).


\section{Maker Functionality}
\label{\detokenize{chapter1-ce:maker-functionality}}
\sphinxAtStartPar
The hobby/maker community are able to use the low speed connector directly, but must be aware that the connections could be direct 1.8V level to the on\sphinxhyphen{}board SoC.


\section{Embedded OEM Functionality}
\label{\detokenize{chapter1-ce:embedded-oem-functionality}}
\sphinxAtStartPar
It is intended that embedded equipment makers can easily create mezzanine boards that connect to the high speed and low speed connectors to create small form factor, low profile embedded products. An example would be a LCD panel interface with touch screen and optional keys/keyboard. Such boards will connect to any 96Boards CE compliant board.


\section{Additional Functionality}
\label{\detokenize{chapter1-ce:additional-functionality}}
\sphinxAtStartPar
Boards that comply with the 96Boards CE spec may provide additional functionality provided that all mandatory functionality is available.
\begin{description}
\item[{For example a 96Boards CE board could optionally provide facilities such as:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Additional custom storage

\item {} 
\sphinxAtStartPar
Additional I/O \sphinxhyphen{} e.g. Ethernet, etc.

\item {} 
\sphinxAtStartPar
On board external battery power/charging support for mobile applications

\item {} 
\sphinxAtStartPar
PCIe interface(s) using PCIe mini or M.2 connectors mounted on the extended version or on the board underside, the PCIe or M.2 connector shall be in the specified location.

\end{itemize}

\end{description}

\sphinxAtStartPar
Any included additional functionality, headers, mezzanine or board to board connectors shall not contravene the 96Boards CE Physical Footprint specification (including height), or prevent the use of the 96Boards CE low speed or high speed connector expansion facilities.


\chapter{96Boards Consumer Edition Software Requirements}
\label{\detokenize{chapter1-ce:boards-consumer-edition-software-requirements}}

\section{License Compliance}
\label{\detokenize{chapter1-ce:license-compliance}}
\sphinxAtStartPar
All the sources required to rebuild the image shall be downloadable via public git repositories where the license (e.g. GPL) requires it.


\section{Hardware Enablement}
\label{\detokenize{chapter1-ce:hardware-enablement}}
\sphinxAtStartPar
It shall be possible for the user to replace or update the firmware, bootloader, kernel and rootfs on the board without the need for specialised additional hardware.

\sphinxAtStartPar
It shall be possible to recover from a “bricked” board (for example as a result of use of a user built bootloader) without specialized additional hardware.


\section{Core Functionality}
\label{\detokenize{chapter1-ce:core-functionality}}
\sphinxAtStartPar
The bundled software shall enable all mandatory HW specified in the 96Boards specification e.g. USB, Display, Connectivity, Serial, on\sphinxhyphen{}board switches and LEDs, various mandatory interfaces on the LS and HS connectors


\section{Software for Certified boards}
\label{\detokenize{chapter1-ce:software-for-certified-boards}}
\sphinxAtStartPar
Linaro will provide an open ‘community portal’ for 96Boards Certified products where users may go for support and software upgrades.


\section{Software for Certified Reference boards}
\label{\detokenize{chapter1-ce:software-for-certified-reference-boards}}\begin{description}
\item[{Unless otherwise stated, support means:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Support in the relevant project’s repositories, for example the Linux kernel git repositories at git.kernel.org

\item {} 
\sphinxAtStartPar
Source and binary code packages available to download

\end{itemize}

\item[{Minimum Software requirements for 96Boards Reference certification will include:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Boot architecture (open source implementations are strongly recommended)
\sphinxhyphen{} Support for bootloader such as U\sphinxhyphen{}Boot/FDT, UEFI/ACPI, UEFI/FDT
\sphinxhyphen{} Support for a secure execution environment (optional)
\sphinxhyphen{} Support for ARM Trusted Firmware (ARMv8), including PSCI APIs (optional)

\item {} \begin{description}
\item[{Accelerated graphics support}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Accelerated graphics drivers need to be fully supported either with open source code, or through royalty free binary drivers. If binary drivers are utilized, the vendor will provide support to provide updated drivers/libraries to support new mainline Linux kernel features.

\end{itemize}

\end{description}

\item {} \begin{description}
\item[{Kernel}] \leavevmode\begin{itemize}
\item {} \begin{description}
\item[{A kernel based on one of the following that is buildable from source code and any required binary blobs:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
kernel.org latest “mainline” or “stable” kernel

\item {} 
\sphinxAtStartPar
The latest Google\sphinxhyphen{}supported Android kernel version

\item {} 
\sphinxAtStartPar
One of the last two kernel.org LTS kernels (for example Linaro LSK)

\end{itemize}

\end{description}

\end{itemize}

\end{description}

\item {} \begin{description}
\item[{Operating system}] \leavevmode\begin{itemize}
\item {} \begin{description}
\item[{The latest released (stable) version of one or more of the following open source distributions shall be made available for a 96Boards CE compliant design:}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Android

\item {} 
\sphinxAtStartPar
Debian or Ubuntu

\item {} 
\sphinxAtStartPar
Fedora or Red Hat

\item {} 
\sphinxAtStartPar
An OpenEmbedded/Yocto build of a Linux distribution

\end{itemize}

\end{description}

\end{itemize}

\end{description}

\item {} \begin{description}
\item[{Other Operating Systems/Distributions}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Other operating systems or distributions may be provided for a 96Boards product and can be made available to end users on the 96Boards community portal

\end{itemize}

\end{description}

\end{itemize}

\end{description}


\chapter{References}
\label{\detokenize{chapter1-ce:references}}
\sphinxAtStartPar
1: CSI \sphinxhyphen{} \sphinxurl{http://mipi.org/specifications/camera-interface}

\sphinxAtStartPar
2: SPI \sphinxhyphen{} \sphinxurl{http://en.wikipedia.org/wiki/Serial\_Peripheral\_Interface\_Bus}

\sphinxAtStartPar
3: DSI \sphinxhyphen{} \sphinxurl{http://mipi.org/specifications/display-interface}

\sphinxAtStartPar
4: MHL \sphinxhyphen{} \sphinxurl{http://www.mhlconsortium.org}

\sphinxAtStartPar
5: DisplayPort \sphinxhyphen{} \sphinxurl{http://www.displayport.org}

\sphinxAtStartPar
6: microSDHC \sphinxhyphen{} \sphinxurl{http://en.wikipedia.org/wiki/Secure\_Digital}

\sphinxAtStartPar
7: USB Type \sphinxhyphen{}C \sphinxhyphen{} \sphinxurl{http://www.usb.org/developers/usbtypec/}


\chapter{Appendix}
\label{\detokenize{chapter1-ce:appendix}}

\section{Expansion Connector Signal Description}
\label{\detokenize{chapter1-ce:expansion-connector-signal-description}}
\sphinxAtStartPar
\sphinxstylestrong{40 Pin Low Speed Expansion Connector LS1}


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{LS1 2x20 Female 2mm Header}\label{\detokenize{chapter1-ce:id1}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 1
&&
\sphinxAtStartPar
Pin 2
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
UART0\_CTS
&
\sphinxAtStartPar
Pin 3
&&
\sphinxAtStartPar
Pin 4
&
\sphinxAtStartPar
PWR\_BTN\_N
\\
\hline
\sphinxAtStartPar
UART0\_TxD
&
\sphinxAtStartPar
Pin 5
&&
\sphinxAtStartPar
Pin 6
&
\sphinxAtStartPar
RST\_BTN\_N
\\
\hline
\sphinxAtStartPar
UART0\_RxD
&
\sphinxAtStartPar
Pin 7
&&
\sphinxAtStartPar
Pin 8
&
\sphinxAtStartPar
SPI0\_SCLK
\\
\hline
\sphinxAtStartPar
UART0\_RTS
&
\sphinxAtStartPar
Pin 9
&&
\sphinxAtStartPar
Pin 10
&
\sphinxAtStartPar
SPI0\_DIN
\\
\hline
\sphinxAtStartPar
UART1\_TxD
&
\sphinxAtStartPar
Pin 11
&&
\sphinxAtStartPar
Pin 12
&
\sphinxAtStartPar
SPI0\_CS
\\
\hline
\sphinxAtStartPar
UART1\_RxD
&
\sphinxAtStartPar
Pin 13
&&
\sphinxAtStartPar
Pin 14
&
\sphinxAtStartPar
SPI0\_DOUT
\\
\hline
\sphinxAtStartPar
I2C0\_SCL
&
\sphinxAtStartPar
Pin 15
&&
\sphinxAtStartPar
Pin 16
&
\sphinxAtStartPar
PCM\_FS
\\
\hline
\sphinxAtStartPar
I2C0\_SDA
&
\sphinxAtStartPar
Pin 17
&&
\sphinxAtStartPar
Pin 18
&
\sphinxAtStartPar
PCM\_CLK
\\
\hline
\sphinxAtStartPar
I2C1\_SCL
&
\sphinxAtStartPar
Pin 19
&&
\sphinxAtStartPar
Pin 20
&
\sphinxAtStartPar
PCM\_DO
\\
\hline
\sphinxAtStartPar
I2C1\_SDA
&
\sphinxAtStartPar
Pin 21
&&
\sphinxAtStartPar
Pin 22
&
\sphinxAtStartPar
PCM\_DI
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}A
&
\sphinxAtStartPar
Pin 23
&&
\sphinxAtStartPar
Pin 24
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}B
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}C
&
\sphinxAtStartPar
Pin 25
&&
\sphinxAtStartPar
Pin 26
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}D
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}E
&
\sphinxAtStartPar
Pin 27
&&
\sphinxAtStartPar
Pin 28
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}F
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}G
&
\sphinxAtStartPar
Pin 29
&&
\sphinxAtStartPar
Pin 30
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}H
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}I
&
\sphinxAtStartPar
Pin 31
&&
\sphinxAtStartPar
Pin 32
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}J
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}K
&
\sphinxAtStartPar
Pin 33
&&
\sphinxAtStartPar
Pin 34
&
\sphinxAtStartPar
GPIO\sphinxhyphen{}L
\\
\hline
\sphinxAtStartPar
+1V8
&
\sphinxAtStartPar
Pin 35
&&
\sphinxAtStartPar
Pin 36
&
\sphinxAtStartPar
SYS\_DCIN
\\
\hline
\sphinxAtStartPar
+5V
&
\sphinxAtStartPar
Pin 37
&&
\sphinxAtStartPar
Pin 38
&
\sphinxAtStartPar
SYS\_DCIN
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 39
&&
\sphinxAtStartPar
Pin 40
&
\sphinxAtStartPar
GND
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{14 Pin Low Speed Expansion Connector LS2}

\sphinxAtStartPar
The LS2 is to provide additional power for LS1 and provide CAN and  Audio (Analog Audio output for those  platforms that have integrated Codec or using LS1 I2S for external Codec in the mezzanine board). 2x7 female 2mm header is defined as below:


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{LS1 2x7 Female 2mm Header}\label{\detokenize{chapter1-ce:id2}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\sphinxAtStartPar
SPK\_P
&
\sphinxAtStartPar
Pin 1
&&
\sphinxAtStartPar
Pin 2
&
\sphinxAtStartPar
HP\_P
\\
\hline
\sphinxAtStartPar
SPK\_N
&
\sphinxAtStartPar
Pin 3
&&
\sphinxAtStartPar
Pin 4
&
\sphinxAtStartPar
HP\_L
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 5
&&
\sphinxAtStartPar
Pin 6
&
\sphinxAtStartPar
HP\_DET
\\
\hline
\sphinxAtStartPar
MIC1\_IN
&
\sphinxAtStartPar
Pin 7
&&
\sphinxAtStartPar
Pin 8
&
\sphinxAtStartPar
+5V
\\
\hline
\sphinxAtStartPar
MIC2\_IN
&
\sphinxAtStartPar
Pin 9
&&
\sphinxAtStartPar
Pin 10
&
\sphinxAtStartPar
SYS\_DCIN2
\\
\hline
\sphinxAtStartPar
MIC\_BIAS
&
\sphinxAtStartPar
Pin 11
&&
\sphinxAtStartPar
Pin 12
&
\sphinxAtStartPar
SYS\_DCIN2
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 13
&&
\sphinxAtStartPar
Pin 14
&
\sphinxAtStartPar
GND
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{60 Pin High Speed Expansion Connector HS1}

\sphinxAtStartPar
0.8mm 50 ohm high speed receptacle


\begin{savenotes}\sphinxatlongtablestart\begin{longtable}[c]{|l|l|l|l|l|}
\sphinxthelongtablecaptionisattop
\caption{HS1\strut}\label{\detokenize{chapter1-ce:id3}}\\*[\sphinxlongtablecapskipadjust]
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\endfirsthead

\multicolumn{5}{c}%
{\makebox[0pt]{\sphinxtablecontinued{\tablename\ \thetable{} \textendash{} continued from previous page}}}\\
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\endhead

\hline
\multicolumn{5}{r}{\makebox[0pt][r]{\sphinxtablecontinued{continues on next page}}}\\
\endfoot

\endlastfoot

\sphinxAtStartPar
SD\_DAT0/SPI1\_DOUT
&
\sphinxAtStartPar
Pin 1
&&
\sphinxAtStartPar
Pin 2
&
\sphinxAtStartPar
CSI0\_C+
\\
\hline
\sphinxAtStartPar
SD\_DAT1
&
\sphinxAtStartPar
Pin 3
&&
\sphinxAtStartPar
Pin 4
&
\sphinxAtStartPar
CSI0\_C\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
SD\_DAT2
&
\sphinxAtStartPar
Pin 5
&&
\sphinxAtStartPar
Pin 6
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
SD\_DAT3/SPI1\_CS
&
\sphinxAtStartPar
Pin 7
&&
\sphinxAtStartPar
Pin 8
&
\sphinxAtStartPar
CSI0\_D0+
\\
\hline
\sphinxAtStartPar
SD\_SCLK/SPI1\_SCLK
&
\sphinxAtStartPar
Pin 9
&&
\sphinxAtStartPar
Pin 10
&
\sphinxAtStartPar
CSI0\_D0\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
SD\_CMD/SPI1\_DIN
&
\sphinxAtStartPar
Pin 11
&&
\sphinxAtStartPar
Pin 12
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 13
&&
\sphinxAtStartPar
Pin 14
&
\sphinxAtStartPar
CSI0\_D1+
\\
\hline
\sphinxAtStartPar
CLK0/CSI0\_MCLK
&
\sphinxAtStartPar
Pin 15
&&
\sphinxAtStartPar
Pin 16
&
\sphinxAtStartPar
CSI0\_D1\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
CLK1/CSI1\_MCLK
&
\sphinxAtStartPar
Pin 17
&&
\sphinxAtStartPar
Pin 18
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 19
&&
\sphinxAtStartPar
Pin 20
&
\sphinxAtStartPar
CSI0\_D2+
\\
\hline
\sphinxAtStartPar
DSI\_CLK+
&
\sphinxAtStartPar
Pin 21
&&
\sphinxAtStartPar
Pin 22
&
\sphinxAtStartPar
CSI0\_D2\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
DSI\_CLK\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 23
&&
\sphinxAtStartPar
Pin 24
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 25
&&
\sphinxAtStartPar
Pin 26
&
\sphinxAtStartPar
CSI0\_D3+
\\
\hline
\sphinxAtStartPar
DSI\_D0+
&
\sphinxAtStartPar
Pin 27
&&
\sphinxAtStartPar
Pin 28
&
\sphinxAtStartPar
CSI0\_D3\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
DSI\_D0\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 29
&&
\sphinxAtStartPar
Pin 30
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 31
&&
\sphinxAtStartPar
Pin 32
&
\sphinxAtStartPar
I2C2\_SCL
\\
\hline
\sphinxAtStartPar
DSI\_D1+
&
\sphinxAtStartPar
Pin 33
&&
\sphinxAtStartPar
Pin 34
&
\sphinxAtStartPar
I2C2\_SDA
\\
\hline
\sphinxAtStartPar
DSI\_D1\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 35
&&
\sphinxAtStartPar
Pin 36
&
\sphinxAtStartPar
I2C3\_SCL
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 37
&&
\sphinxAtStartPar
Pin 38
&
\sphinxAtStartPar
I2C3\_SDA
\\
\hline
\sphinxAtStartPar
DSI\_D2+
&
\sphinxAtStartPar
Pin 39
&&
\sphinxAtStartPar
Pin 40
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
DSI\_D2\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 41
&&
\sphinxAtStartPar
Pin 42
&
\sphinxAtStartPar
CSI1\_D0+
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 43
&&
\sphinxAtStartPar
Pin 44
&
\sphinxAtStartPar
CSI1\_D0\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
DSI\_D3+
&
\sphinxAtStartPar
Pin 45
&&
\sphinxAtStartPar
Pin 46
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
DSI\_D3\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 47
&&
\sphinxAtStartPar
Pin 48
&
\sphinxAtStartPar
CSI1\_D1+
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 49
&&
\sphinxAtStartPar
Pin 50
&
\sphinxAtStartPar
CSI1\_D1\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
USB\_D+
&
\sphinxAtStartPar
Pin 51
&&
\sphinxAtStartPar
Pin 52
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
USB\_D\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 53
&&
\sphinxAtStartPar
Pin 54
&
\sphinxAtStartPar
CSI1\_C+
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 55
&&
\sphinxAtStartPar
Pin 56
&
\sphinxAtStartPar
CSI1\_C\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
HSIC\_STR
&
\sphinxAtStartPar
Pin 57
&&
\sphinxAtStartPar
Pin 58
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
HSIC\_DATA
&
\sphinxAtStartPar
Pin 59
&&
\sphinxAtStartPar
Pin 60
&
\sphinxAtStartPar
RESERVED
\\
\hline
\end{longtable}\sphinxatlongtableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{60 Pin High Speed Expansion Connector HS2}

\sphinxAtStartPar
The HS2 interface is to provide 2* CSI\sphinxhyphen{}2 4lanes interfaces, 2Lanes PCIe and USB3.0 for high end platforms, this is optional. The USB3.0 signal consists of  HS1’s Pin 51 and Pin53 (HS signal )and HS2’s Pin 52/54/56/58 (SS signal).

\sphinxAtStartPar
0.8mm 50 ohm high speed receptacle.


\begin{savenotes}\sphinxatlongtablestart\begin{longtable}[c]{|l|l|l|l|l|}
\sphinxthelongtablecaptionisattop
\caption{HS3\strut}\label{\detokenize{chapter1-ce:id4}}\\*[\sphinxlongtablecapskipadjust]
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\endfirsthead

\multicolumn{5}{c}%
{\makebox[0pt]{\sphinxtablecontinued{\tablename\ \thetable{} \textendash{} continued from previous page}}}\\
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily &\sphinxstyletheadfamily 
\sphinxAtStartPar
Pin
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
\\
\hline
\endhead

\hline
\multicolumn{5}{r}{\makebox[0pt][r]{\sphinxtablecontinued{continues on next page}}}\\
\endfoot

\endlastfoot

\sphinxAtStartPar
PCIE\_RST\_N
&
\sphinxAtStartPar
Pin 1
&&
\sphinxAtStartPar
Pin 2
&
\sphinxAtStartPar
CSI3\_C+/DSI2\_C+/LVDS\_CLK\_P/EDP\_AUX\_P
\\
\hline
\sphinxAtStartPar
PCIE0\_REFCLK+
&
\sphinxAtStartPar
Pin 3
&&
\sphinxAtStartPar
Pin 4
&
\sphinxAtStartPar
CSI3\_C\sphinxhyphen{}/DSI2\_C\sphinxhyphen{}/LVDS\_CLK\_N/EDP\_AUX\_N
\\
\hline
\sphinxAtStartPar
PCIE0\_REFCLK\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 5
&&
\sphinxAtStartPar
Pin 6
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
PCIE0\_RX0\_+
&
\sphinxAtStartPar
Pin 7
&&
\sphinxAtStartPar
Pin 8
&
\sphinxAtStartPar
CSI3\_D0+/DSI2\_D0+/LVDS\_D0\_P/EDP\_TX0\_P
\\
\hline
\sphinxAtStartPar
PCIE0\_RX0\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 9
&&
\sphinxAtStartPar
Pin 10
&
\sphinxAtStartPar
CSI3\_D0\sphinxhyphen{}/DSI2\_D0\sphinxhyphen{}/LVDS\_D0\_N/EDP\_TX0\_N
\\
\hline
\sphinxAtStartPar
PCIE0\_TX0+
&
\sphinxAtStartPar
Pin 11
&&
\sphinxAtStartPar
Pin 12
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
PCIE0\_TX0\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 13
&&
\sphinxAtStartPar
Pin 14
&
\sphinxAtStartPar
CSI3\_D1+/DSI2\_D1+/LVDS\_D1\_P/EDP\_TX1\_P
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 15
&&
\sphinxAtStartPar
Pin 16
&
\sphinxAtStartPar
CSI3\_D1\sphinxhyphen{}/DSI2\_D1\sphinxhyphen{}/LVDS\_D1\_N/EDP\_TX1\_N
\\
\hline
\sphinxAtStartPar
PCIE0\_RX1+
&
\sphinxAtStartPar
Pin 17
&&
\sphinxAtStartPar
Pin 18
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
PCIE0\_RX1\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 19
&&
\sphinxAtStartPar
Pin 20
&
\sphinxAtStartPar
CSI3\_D2+/DSI2\_D2+/LVDS\_D2\_P/EDP\_TX2\_P
\\
\hline
\sphinxAtStartPar
PCIE0\_TX1+
&
\sphinxAtStartPar
Pin 21
&&
\sphinxAtStartPar
Pin 22
&
\sphinxAtStartPar
CSI3\_D2\sphinxhyphen{}/DSI2\_D2\sphinxhyphen{}/LVDS\_D2\_N/EDP\_TX2\_N
\\
\hline
\sphinxAtStartPar
PCIE0\_TX1\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 23
&&
\sphinxAtStartPar
Pin 24
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 25
&&
\sphinxAtStartPar
Pin 26
&
\sphinxAtStartPar
CSI3\_D3+/DSI2\_D3+/LVDS\_D3\_P/EDP\_TX3\_P
\\
\hline
\sphinxAtStartPar
CLK2/CSI2\_MCLK
&
\sphinxAtStartPar
Pin 27
&&
\sphinxAtStartPar
Pin 28
&
\sphinxAtStartPar
CSI3\_D3\sphinxhyphen{}/DSI2\_D3\sphinxhyphen{}/LVDS\_D3\_N/EDP\_TX3\_N
\\
\hline
\sphinxAtStartPar
CLK3/CSI3\_MCLK
&
\sphinxAtStartPar
Pin 29
&&
\sphinxAtStartPar
Pin 30
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 31
&&
\sphinxAtStartPar
Pin 32
&
\sphinxAtStartPar
SPI2\_CLK/I2C4\_SCL(sensor)/TP\_INT
\\
\hline
\sphinxAtStartPar
CSI2\_C+
&
\sphinxAtStartPar
Pin 33
&&
\sphinxAtStartPar
Pin 34
&
\sphinxAtStartPar
SPI2\_CS/I2C4\_SDA/TP\_RST
\\
\hline
\sphinxAtStartPar
CSI2\_C\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 35
&&
\sphinxAtStartPar
Pin 36
&
\sphinxAtStartPar
SPI2\_SDO/I2C5\_SCL
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 37
&&
\sphinxAtStartPar
Pin 38
&
\sphinxAtStartPar
SPI2\_SDI/I2C5\_SDA
\\
\hline
\sphinxAtStartPar
CSI2\_D0+
&
\sphinxAtStartPar
Pin 39
&&
\sphinxAtStartPar
Pin 40
&
\sphinxAtStartPar
GPIO\_V(CSI2\_RST)
\\
\hline
\sphinxAtStartPar
CSI2\_D0\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 41
&&
\sphinxAtStartPar
Pin 42
&
\sphinxAtStartPar
GPIO\_W(CSI2\_PWDN)
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 43
&&
\sphinxAtStartPar
Pin 44
&
\sphinxAtStartPar
GPIO\_X(CSI3\_PWDN)/DSI2\_BLCTL/LVDS\_BKLT/EDP\_BKLT
\\
\hline
\sphinxAtStartPar
CSI2\_D1+
&
\sphinxAtStartPar
Pin 45
&&
\sphinxAtStartPar
Pin 46
&
\sphinxAtStartPar
GPIO\_Y(CSI3\_RST)/DSI\_VSYNC/LVDS\_BKLT\_PWM/EDP\_BKLT\_PWM
\\
\hline
\sphinxAtStartPar
CSI2\_D1\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 47
&&
\sphinxAtStartPar
Pin 48
&
\sphinxAtStartPar
PCIE\_CLK\_REQ
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 49
&&
\sphinxAtStartPar
Pin 50
&
\sphinxAtStartPar
PCIE\_WAKE\_N
\\
\hline
\sphinxAtStartPar
CSI2\_D2+
&
\sphinxAtStartPar
Pin 51
&&
\sphinxAtStartPar
Pin 52
&
\sphinxAtStartPar
USB0\_SS\_TX0+
\\
\hline
\sphinxAtStartPar
CSI2\_D2\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 53
&&
\sphinxAtStartPar
Pin 54
&
\sphinxAtStartPar
USB0\_SS\_TX0\sphinxhyphen{}
\\
\hline
\sphinxAtStartPar
GND
&
\sphinxAtStartPar
Pin 55
&&
\sphinxAtStartPar
Pin 56
&
\sphinxAtStartPar
GND
\\
\hline
\sphinxAtStartPar
CSI2\_D3+
&
\sphinxAtStartPar
Pin 57
&&
\sphinxAtStartPar
Pin 58
&
\sphinxAtStartPar
USB0\_SS\_RX0+
\\
\hline
\sphinxAtStartPar
CSI2\_D3\sphinxhyphen{}
&
\sphinxAtStartPar
Pin 59
&&
\sphinxAtStartPar
Pin 60
&
\sphinxAtStartPar
USB0\_SS\_RX0\sphinxhyphen{}
\\
\hline
\end{longtable}\sphinxatlongtableend\end{savenotes}


\section{Pin Discretion}
\label{\detokenize{chapter1-ce:pin-discretion}}
\sphinxAtStartPar
\sphinxstylestrong{UART}

\sphinxAtStartPar
One UART shall be provided on the low speed expansion bus. A second UART may be provided


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{UART}\label{\detokenize{chapter1-ce:id5}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
UART0\_RxD
&
\sphinxAtStartPar
Receive serial data
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
UART0\_TxD
&
\sphinxAtStartPar
Transmit serial data
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
UART0\_RTS
&
\sphinxAtStartPar
Request to Send control
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
UART0\_CTS
&
\sphinxAtStartPar
Clear to Send control
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
UART1\_RxD
&
\sphinxAtStartPar
Receive serial data
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
UART1\_TxD
&
\sphinxAtStartPar
Transmit serial data
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{I2C}
Two I2C interfaces shall be provided on the low speed expansion bus


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{I2C}\label{\detokenize{chapter1-ce:id6}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
I2C{[}0\sphinxhyphen{}1{]}\_SCL
&
\sphinxAtStartPar
Serial Clock
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
OD/PU
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
I2C{[}0\sphinxhyphen{}1{]}\_SDA
&
\sphinxAtStartPar
Serial Data
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
OD/PU
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
It is recommended that a 2K2R pullup is provided on each I2C signal, dependent on any relevant drive/pullup specifications of the SoC.

\sphinxAtStartPar
\sphinxstylestrong{Power and Reset}

\sphinxAtStartPar
The following controls shall be provided on the low speed expansion bus


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{Power and Reset}\label{\detokenize{chapter1-ce:id7}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
PWR\_BTN\_N
&
\sphinxAtStartPar
Power on/off external request
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
RST\_BTN\_N
&
\sphinxAtStartPar
Reset external request
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
These signals  shall be active low.

\sphinxAtStartPar
\sphinxstylestrong{SPI}

\sphinxAtStartPar
One SPI bus master shall be provided on the low speed expansion bus.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{SPI}\label{\detokenize{chapter1-ce:id8}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
SPI0\_SCLK
&
\sphinxAtStartPar
Serial Clock
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SPI0\_CS
&
\sphinxAtStartPar
Chip Select
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SPI0\_DIN
&
\sphinxAtStartPar
Data In
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SPI0\_DOUT
&
\sphinxAtStartPar
Data Out
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{PCM/I2S}

\sphinxAtStartPar
One PCM/Inter IC Sound (I2S) PCM audio data bus shall be provided on the low speed expansion bus.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{PCM/I2S}\label{\detokenize{chapter1-ce:id9}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
PCM\_FS
&
\sphinxAtStartPar
PCM/I2S Word Clock
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
PCM\_CLK
&
\sphinxAtStartPar
PCM/I2S Bit clock
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
PCM\_DO
&
\sphinxAtStartPar
PCM/I2S Serial data out
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
PCM\_DI
&
\sphinxAtStartPar
PCM/I2S Serial data in
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{GPIO}

\sphinxAtStartPar
12 GPIO lines shall be provided on the low speed expansion bus


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{GPIO}\label{\detokenize{chapter1-ce:id10}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}{[}A\sphinxhyphen{}L{]}
&
\sphinxAtStartPar
General Purpose I/O
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
I/O
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{GPIO Special Functions}

\sphinxAtStartPar
GPIO\sphinxhyphen{}A shall be capable of waking up the SoC from sleep.

\sphinxAtStartPar
The following pins shall have alternate functions for DSI/CSI control if required by the display/sensor


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{GPIO Special Functions}\label{\detokenize{chapter1-ce:id11}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Alternate Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}F
&
\sphinxAtStartPar
DSI\_BLCTL
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}G
&
\sphinxAtStartPar
DSI\_VSYNC
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Input
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}H
&
\sphinxAtStartPar
DSI\_RST
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}I
&
\sphinxAtStartPar
CSI0\_RST
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}J
&
\sphinxAtStartPar
CSI0\_PWDN
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}K
&
\sphinxAtStartPar
CSI1\_RST
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\sphinxAtStartPar
GPIO\sphinxhyphen{}L
&
\sphinxAtStartPar
CSI1\_PWDN
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{Power Supplies}
The following power supplies shall be provided on the low speed expansion bus


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{Power Supplies}\label{\detokenize{chapter1-ce:id12}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
+1.8V
&
\sphinxAtStartPar
1.8V Power reference (max 0.1A)
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
+5V
&
\sphinxAtStartPar
5V System Power Supply
&
\sphinxAtStartPar
5V
&
\sphinxAtStartPar
Power
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SYS\_DCIN
&
\sphinxAtStartPar
9\sphinxhyphen{}18V Input Power Supply
&
\sphinxAtStartPar
12V
&
\sphinxAtStartPar
Power
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
See the DC Power section of the 96Boards Specification.

\sphinxAtStartPar
\sphinxstylestrong{MIPI\sphinxhyphen{}DSI}
A MIPI DSI interface shall be provided on the high speed expansion bus.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{MIPI\sphinxhyphen{}DSI}\label{\detokenize{chapter1-ce:id13}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
DSI\_CLK{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential DSI Clock
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
DSI\_D0{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential DSI data channel
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Required
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
DSI\_D{[}1\sphinxhyphen{}3{]}{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential DSI data channel
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{MIPI\sphinxhyphen{}CSI2}

\sphinxAtStartPar
Two MIPI\sphinxhyphen{}CSI2 interfaces may be provided on the high speed expansion bus.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{MIPI\sphinxhyphen{}CSI2}\label{\detokenize{chapter1-ce:id14}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
CSI{[}0\sphinxhyphen{}1{]}\_C{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential CSI Clock
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
Input
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
CSI{[}0\sphinxhyphen{}1{]}\_D{[}0\sphinxhyphen{}1{]}{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential CSI data channel
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
CSI0\_D{[}2\sphinxhyphen{}3{]}{[}+\sphinxhyphen{}{]}
&
\sphinxAtStartPar
Differential CSI data channel
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{HSIC}

\sphinxAtStartPar
One MIPI\sphinxhyphen{}HSIC interface may be provided on the high speed expansion bus.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{MIPI\sphinxhyphen{}HSIC}\label{\detokenize{chapter1-ce:id15}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
HSIC\_STR
&
\sphinxAtStartPar
HSIC strobe
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\sphinxAtStartPar
HSIC\_DATA
&
\sphinxAtStartPar
HSIC data
&
\sphinxAtStartPar
1.2V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Optional
&
\sphinxAtStartPar
NC
\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{RESERVED}

\sphinxAtStartPar
One pin shall be reserved for future use. It shall be pulled up via 100K to 1.8V.


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{Reserved}\label{\detokenize{chapter1-ce:id16}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
RESERVED
&
\sphinxAtStartPar
Not used, pulled up to 1.8V
&
\sphinxAtStartPar
1.8V
&
\sphinxAtStartPar
N/A
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{SD/SPI}

\sphinxAtStartPar
The expansion port shall be configured with either an SD port or a second SPI Port


\begin{savenotes}\sphinxattablestart
\centering
\sphinxcapstartof{table}
\sphinxthecaptionisattop
\sphinxcaption{SD\sphinxhyphen{}SPI}\label{\detokenize{chapter1-ce:id17}}
\sphinxaftertopcaption
\begin{tabulary}{\linewidth}[t]{|T|T|T|T|T|T|}
\hline
\sphinxstyletheadfamily 
\sphinxAtStartPar
Signal
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Description
&\sphinxstyletheadfamily 
\sphinxAtStartPar
V
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Type
&\sphinxstyletheadfamily 
\sphinxAtStartPar
Spec.
&\sphinxstyletheadfamily 
\sphinxAtStartPar
If not used
\\
\hline
\sphinxAtStartPar
SD\_DAT{[}0\sphinxhyphen{}3{]}
&
\sphinxAtStartPar
Serial Data
&
\sphinxAtStartPar
3.3/1.8V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SD\_SCLK
&
\sphinxAtStartPar
Serial Clock
&
\sphinxAtStartPar
3.3/1.8V
&
\sphinxAtStartPar
Output
&
\sphinxAtStartPar
Required
&\\
\hline
\sphinxAtStartPar
SD\_CMD
&
\sphinxAtStartPar
Command
&
\sphinxAtStartPar
3.3/1.8V
&
\sphinxAtStartPar
IO
&
\sphinxAtStartPar
Required
&\\
\hline
\end{tabulary}
\par
\sphinxattableend\end{savenotes}

\sphinxAtStartPar
\sphinxstylestrong{CLOCKS}

\sphinxAtStartPar
One or two programmable clock interfaces may be provided on the high speed expansion bus.

\sphinxAtStartPar
If CSI camera(s) are supported on mezzanine boards these clocks shall be available as the CSI reference clocks (in case they are needed)

\sphinxAtStartPar
\sphinxstylestrong{USB}

\sphinxAtStartPar
One USB host port shall be provided on the high speed expansion bus.

\sphinxAtStartPar
In many designs the USB port is expected to come from a USB hub solution ready for direct connect to a USB interface, therefore these signals are specified at USB PHY signal levels.


\section{Single USB port Example}
\label{\detokenize{chapter1-ce:single-usb-port-example}}
\sphinxAtStartPar
On cost\sphinxhyphen{}sensitive SoCs targeted at the mobile market there may only be a single USB 2.x/3.x port on the device. A typical 96Boards USB implementation needs to implement a USB hub for this situation. This can be achieved in a number of ways. One example is as follows:

\noindent\sphinxincludegraphics{{usb-hub}.png}


\chapter{2D Reference Drawings}
\label{\detokenize{chapter1-ce:d-reference-drawings}}

\section{96Boards Consumer Edition V2.0 Standard Edition}
\label{\detokenize{chapter1-ce:boards-consumer-edition-v2-0-standard-edition}}
\noindent\sphinxincludegraphics{{cev2}.jpg}

\noindent\sphinxincludegraphics[scale=0.3]{{cev2-legend}.png}


\section{96Boards Consumer Edition V2.0 Extended Edition}
\label{\detokenize{chapter1-ce:boards-consumer-edition-v2-0-extended-edition}}
\sphinxAtStartPar
The Consumer Edition Extended Version is for those SoCs that require additional space (typically because of the need for additional memory devices or other required feature sets). The Extended Version is footprint compatible with the standard version.
Board designers have a choice for the extended area (shown in green and top white above)
\begin{description}
\item[{\sphinxstylestrong{Either:}}] \leavevmode\begin{description}
\item[{Extended A}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
The extended area shall conform to the 4mm (except for user links and thermal management) rules as specified for the main area of the standard board. The extended rear connector area shall conform to the 6.5mm maximum height. This ensures that the design will work with all 96Boards program Mezzanine Boards.

\end{itemize}

\end{description}

\item[{\sphinxstylestrong{OR}}] \leavevmode\begin{description}
\item[{Extended B}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
The extended area and the extended rear connector area shall use components that extend to a maximum of 15.0mm above the board surface. Designers that choose this option have more flexibility in board design for SoC, component and connector positioning in the extended area, but Large Mezzanine Boards or Modules (see below) may not be compatible with the board design.

\end{itemize}

\end{description}

\end{description}

\noindent\sphinxincludegraphics{{cev2ee}.jpg}

\noindent\sphinxincludegraphics[scale=0.5]{{cev2ee-legend}.png}

\sphinxAtStartPar
Additionally, Extended Version boards may exceed the underside height restrictions (for example to mount a high power SoC on the underside of the board). In this case:

\sphinxAtStartPar
The board footprint on the underside shall be fully documented.

\sphinxAtStartPar
Standoffs and/or additional heat management shall be documented or provided for when the board is used standalone or in a case.


\chapter{Mezzanine Boards and Modules}
\label{\detokenize{chapter1-ce:mezzanine-boards-and-modules}}
\sphinxAtStartPar
A mezzanine board or module may be fitted on top of the board. To minimize product footprint the board has been designed to have a minimal footprint for a low cost community board. The board to mezzanine module spacing is 8.0mm.
\begin{description}
\item[{Mezzanine Boards are defined in two versions.}] \leavevmode\begin{itemize}
\item {} 
\sphinxAtStartPar
Small Mezzanine Boards or Modules have a maximum area of 85x54mm and do not exceed the footprint of the 96Boards CE standard board.

\item {} 
\sphinxAtStartPar
Large Mezzanine Boards or Modules have no size limit. An example could be a 12” display module designed to fit directly onto any 96Boards CE design.

\end{itemize}

\end{description}

\sphinxAtStartPar
Consideration needs to be given to possible heat build up on the base board depending on the workload and the board used. Accordingly, provision has been made for airflow between the baseboard and mezzanine board by requiring component heights to be such that a fan can move air across the board between the baseboard and the mezzanine.

\sphinxAtStartPar
Therefore, apart from the connectors to the base board, components shall not be placed on the underside of an mezzanine module design in the footprint area of the base board. More complete design guidelines for mezzanine boards will be published at a later date.



\renewcommand{\indexname}{Index}
\printindex
\end{document}