Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\18.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ConstrainedWallace -c ConstrainedWallace --vector_source="C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/Waveform.vwf" --testbench_file="C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 21 16:20:13 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ConstrainedWallace -c ConstrainedWallace --vector_source=C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/Waveform.vwf --testbench_file=C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/Waveform.vwf.vht

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/" ConstrainedWallace -c ConstrainedWallace

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 21 16:20:15 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/ ConstrainedWallace -c ConstrainedWallace
Info (204019): Generated file ConstrainedWallace.vho in folder "C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Sat May 21 16:20:17 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/ConstrainedWallace.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vsim -c -do ConstrainedWallace.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do ConstrainedWallace.do

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:18 on May 21,2022
# vcom -work work ConstrainedWallace.vho 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity cwControlPath
# -- Compiling architecture structure of cwControlPath
# End time: 16:20:18 on May 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:18 on May 21,2022
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cwControlPath_vhd_vec_tst
# -- Compiling architecture cwControlPath_arch of cwControlPath_vhd_vec_tst
# End time: 16:20:18 on May 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.cwControlPath_vhd_vec_tst 
# Start time: 16:20:19 on May 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cwcontrolpath_vhd_vec_tst(cwcontrolpath_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.cwcontrolpath(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# after#32

# End time: 16:20:19 on May 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/Waveform.vwf...

Reading C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/ConstrainedWallace.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/simulation/qsim/ConstrainedWallace_20220521162020.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.