# Reading S:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do VGA_TOP_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying S:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied S:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/VGA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/VGA_TOP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_TOP
# 
# Top level modules:
# 	VGA_TOP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/PLL_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL_IP
# 
# Top level modules:
# 	PLL_IP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/ROM_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM_IP
# 
# Top level modules:
# 	ROM_IP
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP/simulation/modelsim {F:/FPGA/Verilog/VGA_TOP/simulation/modelsim/VGA_TOP.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_TOP_vlg_tst
# 
# Top level modules:
# 	VGA_TOP_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  VGA_TOP_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps VGA_TOP_vlg_tst 
# Loading work.VGA_TOP_vlg_tst
# Loading work.VGA_TOP
# Loading work.PLL_IP
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA
# Loading work.ROM_IP
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) F:/FPGA/Verilog/VGA_TOP/VGA_TOP.v(50): [PCDPC] - Port size (14 or 14) does not match connection size (16) for port 'address'. The port definition is at: F:/FPGA/Verilog/VGA_TOP/ROM_IP.v(40).
# 
#         Region: /VGA_TOP_vlg_tst/i1/ROM_IP_inst
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: VGA_TOP_vlg_tst.i1.PLL_IP_inst.altpll_component.stratixii_pll.pll1
# Running testbench
#  Note : Cyclone II PLL locked to incoming clock
# Time: 275000  Instance: VGA_TOP_vlg_tst.i1.PLL_IP_inst.altpll_component.stratixii_pll.pll1
do VGA_TOP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/VGA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/VGA_TOP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_TOP
# 
# Top level modules:
# 	VGA_TOP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/PLL_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL_IP
# 
# Top level modules:
# 	PLL_IP
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP {F:/FPGA/Verilog/VGA_TOP/ROM_IP.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ROM_IP
# 
# Top level modules:
# 	ROM_IP
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA/Verilog/VGA_TOP/simulation/modelsim {F:/FPGA/Verilog/VGA_TOP/simulation/modelsim/VGA_TOP.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module VGA_TOP_vlg_tst
# 
# Top level modules:
# 	VGA_TOP_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  VGA_TOP_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps VGA_TOP_vlg_tst 
# Loading work.VGA_TOP_vlg_tst
# Loading work.VGA_TOP
# Loading work.PLL_IP
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA
# Loading work.ROM_IP
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# ** Warning: (vsim-3015) F:/FPGA/Verilog/VGA_TOP/VGA_TOP.v(50): [PCDPC] - Port size (14 or 14) does not match connection size (16) for port 'address'. The port definition is at: F:/FPGA/Verilog/VGA_TOP/ROM_IP.v(40).
# 
#         Region: /VGA_TOP_vlg_tst/i1/ROM_IP_inst
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: VGA_TOP_vlg_tst.i1.PLL_IP_inst.altpll_component.stratixii_pll.pll1
# Running testbench
#  Note : Cyclone II PLL locked to incoming clock
# Time: 275000  Instance: VGA_TOP_vlg_tst.i1.PLL_IP_inst.altpll_component.stratixii_pll.pll1
