# soc_lab-final
final project主要分成兩部分:

1.fir、matmul hardware accelerator
/lab-final

2.uart adding transmitter FIFO、reciver FIFO
/final_uart

