[11/06 19:56:58      0s] 
[11/06 19:56:58      0s] Cadence Innovus(TM) Implementation System.
[11/06 19:56:58      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/06 19:56:58      0s] 
[11/06 19:56:58      0s] Version:	v21.39-s058_1, built Thu Apr 4 09:59:42 PDT 2024
[11/06 19:56:58      0s] Options:	-overwrite -files init_design.tcl 
[11/06 19:56:58      0s] Date:		Thu Nov  6 19:56:58 2025
[11/06 19:56:58      0s] Host:		console5 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (24cores*192cpus*Intel(R) Xeon(R) Platinum 8260 CPU @ 2.40GHz 36608KB)
[11/06 19:56:58      0s] OS:		CentOS Linux 7 (Core)
[11/06 19:56:58      0s] 
[11/06 19:56:58      0s] License:
[11/06 19:56:58      0s] 		[19:56:58.071187] Configured Lic search path (21.01-s002): 5280@dellr910e:5280@dellr900g:5280@dell6850a

[11/06 19:56:58      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/06 19:56:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/06 19:57:21     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.39-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[11/06 19:57:27     20s] @(#)CDS: NanoRoute 21.39-s058_1 NR231113-0413/21_19-UB (database version 18.20.605_1) {superthreading v2.17}
[11/06 19:57:27     20s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[11/06 19:57:27     20s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[11/06 19:57:27     20s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[11/06 19:57:27     20s] @(#)CDS: CPE v21.19-s026
[11/06 19:57:27     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[11/06 19:57:27     20s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[11/06 19:57:27     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/06 19:57:27     20s] @(#)CDS: RCDB 11.15.0
[11/06 19:57:27     20s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[11/06 19:57:27     20s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[11/06 19:57:27     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_297669_console5_zhiyuzheng_7yaJdY.

[11/06 19:57:27     20s] Change the soft stacksize limit to 0.2%RAM (2062 mbytes). Set global soft_stack_size_limit to change the value.
[11/06 19:57:30     23s] 
[11/06 19:57:30     23s] **INFO:  MMMC transition support version v31-84 
[11/06 19:57:30     23s] 
[11/06 19:57:30     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/06 19:57:30     23s] <CMD> suppressMessage ENCEXT-2799
[11/06 19:57:31     23s] <CMD> getVersion
[11/06 19:57:33     23s] [INFO] Loading PVS 24.12 fill procedures
[11/06 19:57:33     23s] Sourcing file "init_design.tcl" ...
[11/06 19:57:33     23s] <CMD> create_library_set -name WC_LIB -timing $lib_list
[11/06 19:57:33     23s] <CMD> create_library_set -name BC_LIB -timing $lib_list
[11/06 19:57:33     23s] <CMD> create_rc_corner -name Cmax
[11/06 19:57:33     23s] <CMD> create_rc_corner -name Cmin
[11/06 19:57:33     23s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[11/06 19:57:33     23s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[11/06 19:57:33     23s] <CMD> create_constraint_mode -name CON -sdc_file $sdc
[11/06 19:57:33     23s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[11/06 19:57:33     23s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[11/06 19:57:33     23s] <CMD> set init_pwr_net VDD
[11/06 19:57:33     23s] <CMD> set init_gnd_net VSS
[11/06 19:57:33     23s] <CMD> set init_verilog ./1_synth.v
[11/06 19:57:33     23s] <CMD> set init_design_netlisttype Verilog
[11/06 19:57:33     23s] <CMD> set init_design_settop 1
[11/06 19:57:33     23s] <CMD> set init_top_cell top_mixed
[11/06 19:57:33     23s] <CMD> set init_lef_file {./nangate45_asap7_2M1P2M.lef ../lef_bottom/NangateOpenCellLibrary.macro.mod.bottom.lef ../lef_upper/asap7sc7p5t_28_R_1x_220121a.upper.lef}
[11/06 19:57:33     23s] <CMD> setMultiCpuUsage -localCpu 8
[11/06 19:57:33     23s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[11/06 19:57:33     23s] 
[11/06 19:57:33     23s] Loading LEF file ./nangate45_asap7_2M1P2M.lef ...
[11/06 19:57:33     23s] **WARN: (IMPLF-122):	The direction of the layer 'Pad_mid' is the same as
[11/06 19:57:33     23s] the previous routing layer. Make sure this is on purpose or correct
[11/06 19:57:33     23s] the direction of the layer. In most cases, the routing layers
[11/06 19:57:33     23s] alternate in direction between HORIZONTAL and VERTICAL.
[11/06 19:57:33     23s] 
[11/06 19:57:33     23s] Loading LEF file ../lef_bottom/NangateOpenCellLibrary.macro.mod.bottom.lef ...
[11/06 19:57:33     23s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[11/06 19:57:33     23s] so you are unable to create rectilinear partition in a hierarchical flow.
[11/06 19:57:33     23s] Set DBUPerIGU to M1 pitch 36.
[11/06 19:57:34     23s] [19:57:34.003304] periodic Lic check successful
[19:57:34.003304] Feature usage summary:
[19:57:34.116484]  Innovus_7nm_Opt  
[19:57:34.353542]   Innovus_Impl_System  

[11/06 19:57:34     23s] This command "init_design -setup WC_VIEW -hold BC_VIEW" required an extra checkout of license invs_7nm.
[11/06 19:57:34     23s] Additional license(s) checked out: 1 'Innovus_7nm_Opt' license(s)
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M3' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M4' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M5' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M6' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M7' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M8' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M9' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] **WARN: (IMPLF-63):	The layer 'M10' referenced in OBS in macro 'TSV' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[11/06 19:57:34     23s] Type 'man IMPLF-63' for more detail.
[11/06 19:57:34     23s] 
[11/06 19:57:34     23s] Loading LEF file ../lef_upper/asap7sc7p5t_28_R_1x_220121a.upper.lef ...
[11/06 19:57:34     23s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/06 19:57:34     23s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.upper.lib.
[11/06 19:57:35     28s] Read 42 cells in library asap7sc7p5t_AO_RVT_FF_nldm_211120_upper.
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.upper.lib.
[11/06 19:57:35     28s] Read 37 cells in library asap7sc7p5t_INVBUF_RVT_FF_nldm_211120_upper.
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.upper.lib.
[11/06 19:57:35     28s] Read 34 cells in library asap7sc7p5t_OA_RVT_FF_nldm_211120_upper.
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.upper.lib.
[11/06 19:57:35     28s] Read 33 cells in library asap7sc7p5t_SEQ_RVT_FF_nldm_220123_upper.
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.upper.lib.
[11/06 19:57:35     28s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.upper.lib, Line 11387)
[11/06 19:57:35     28s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_upper/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.upper.lib, Line 14287)
[11/06 19:57:35     28s] Read 56 cells in library asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120_upper.
[11/06 19:57:35     28s] Reading WC_LIB timing library /export/home/zhiyuzheng/Projects/3DIC/scripts/ORFS-Research/flow-Pin3D/platforms/asap7_nangate45/lib_bottom/NangateOpenCellLibrary_typical.bottom.lib.
[11/06 19:57:35     28s] Read 135 cells in library NangateOpenCellLibrary_bottom.
[11/06 19:57:35     29s] Library reading multithread flow ended.
[11/06 19:57:35     29s] Ending "PreSetAnalysisView" (total cpu=0:00:05.7, real=0:00:01.0, peak res=1194.4M, current mem=826.5M)
[11/06 19:57:35     29s] *** End library_loading (cpu=0.10min, real=0.02min, mem=67.5M, fe_cpu=0.49min, fe_real=0.62min, fe_mem=1200.9M) ***
[11/06 19:57:35     29s] #% Begin Load netlist data ... (date=11/06 19:57:35, mem=826.6M)
[11/06 19:57:35     29s] *** Begin netlist parsing (mem=1200.9M) ***
[11/06 19:57:35     29s] Created 337 new cells from 6 timing libraries.
[11/06 19:57:35     29s] Reading netlist ...
[11/06 19:57:35     29s] Backslashed names will retain backslash and a trailing blank character.
[11/06 19:57:35     29s] Reading verilog netlist './1_synth.v'
[11/06 19:57:35     29s] 
[11/06 19:57:35     29s] *** Memory Usage v#1 (Current mem = 1200.859M, initial mem = 478.113M) ***
[11/06 19:57:35     29s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1200.9M) ***
[11/06 19:57:35     29s] #% End Load netlist data ... (date=11/06 19:57:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.3M, current mem=835.3M)
[11/06 19:57:35     29s] Set top cell to top_mixed.
[11/06 19:57:35     29s] Hooked 337 DB cells to tlib cells.
[11/06 19:57:35     29s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=868.6M, current mem=868.6M)
[11/06 19:57:35     29s] Starting recursive module instantiation check.
[11/06 19:57:35     29s] No recursion found.
[11/06 19:57:35     29s] Building hierarchical netlist for Cell top_mixed ...
[11/06 19:57:35     29s] *** Netlist is unique.
[11/06 19:57:35     29s] Set DBUPerIGU to techSite asap7sc7p5t width 54.
[11/06 19:57:35     29s] Setting Std. cell height to 270 DBU (smallest netlist inst).
[11/06 19:57:35     29s] ** info: there are 349 modules.
[11/06 19:57:35     29s] ** info: there are 3 stdCell insts.
[11/06 19:57:35     29s] ** info: there are 1 multi-height stdCell insts (1 stdCells)
[11/06 19:57:35     29s] 
[11/06 19:57:35     29s] *** Memory Usage v#1 (Current mem = 1221.273M, initial mem = 478.113M) ***
[11/06 19:57:35     29s] **WARN: (IMPTS-16):	Inconsistency detected in the time units specified among the timing libraries being used. Default system time unit of 1ns will be used. Use the 'setLibraryUnit' command to set a specific time unit.
[11/06 19:57:35     29s] Type 'man IMPTS-16' for more detail.
[11/06 19:57:35     29s] **WARN: (EMS-27):	Message (IMPTS-16) has exceeded the current message display limit of 1.
[11/06 19:57:35     29s] To increase the message display limit, refer to the product command reference manual.
[11/06 19:57:35     29s] **WARN: (IMPFP-3417):	Rows for site FreePDK45_38x28_10R_NP_162NW_34O cannot be created since its height is non-integral multiple of default tech site asap7sc7p5t and it doesn't belongs to any power domains. Edit the library set to modify the default row type or remove the library.
[11/06 19:57:35     29s] 
[11/06 19:57:35     29s] Honor LEF defined pitches for advanced node
[11/06 19:57:35     29s] Horizontal Layer M2 offset = 18 (guessed)
[11/06 19:57:35     29s] Vertical Layer M1 offset = 18 (guessed)
[11/06 19:57:35     29s] Suggestion: specify LAYER OFFSET in LEF file
[11/06 19:57:35     29s] Reason: hard to extract LAYER OFFSET from standard cells
[11/06 19:57:35     29s] Start create_tracks
[11/06 19:57:35     29s] Pre-connect netlist-defined P/G connections...
[11/06 19:57:35     29s]   Updated 3 instances.
[11/06 19:57:36     30s] Extraction setup Started 
[11/06 19:57:36     30s] 
[11/06 19:57:36     30s] Trim Metal Layers:
[11/06 19:57:36     30s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 1.26751 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.83216 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.5 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/06 19:57:36     30s] Type 'man IMPEXT-2773' for more detail.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 1.26751 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.83216 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.5 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/06 19:57:36     30s] Summary of Active RC-Corners : 
[11/06 19:57:36     30s]  
[11/06 19:57:36     30s]  Analysis View: WC_VIEW
[11/06 19:57:36     30s]     RC-Corner Name        : Cmax
[11/06 19:57:36     30s]     RC-Corner Index       : 0
[11/06 19:57:36     30s]     RC-Corner Temperature : 25 Celsius
[11/06 19:57:36     30s]     RC-Corner Cap Table   : ''
[11/06 19:57:36     30s]     RC-Corner PreRoute Res Factor         : 1
[11/06 19:57:36     30s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 19:57:36     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/06 19:57:36     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/06 19:57:36     30s]  
[11/06 19:57:36     30s]  Analysis View: BC_VIEW
[11/06 19:57:36     30s]     RC-Corner Name        : Cmin
[11/06 19:57:36     30s]     RC-Corner Index       : 1
[11/06 19:57:36     30s]     RC-Corner Temperature : 25 Celsius
[11/06 19:57:36     30s]     RC-Corner Cap Table   : ''
[11/06 19:57:36     30s]     RC-Corner PreRoute Res Factor         : 1
[11/06 19:57:36     30s]     RC-Corner PreRoute Cap Factor         : 1
[11/06 19:57:36     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/06 19:57:36     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/06 19:57:36     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/06 19:57:36     30s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/06 19:57:36     30s] 
[11/06 19:57:36     30s] Trim Metal Layers:
[11/06 19:57:36     30s] LayerId::1 widthSet size::1
[11/06 19:57:36     30s] LayerId::2 widthSet size::1
[11/06 19:57:36     30s] LayerId::3 widthSet size::1
[11/06 19:57:36     30s] LayerId::4 widthSet size::1
[11/06 19:57:36     30s] LayerId::5 widthSet size::1
[11/06 19:57:36     30s] Updating RC grid for preRoute extraction ...
[11/06 19:57:36     30s] eee: pegSigSF::1.070000
[11/06 19:57:36     30s] Initializing multi-corner resistance tables ...
[11/06 19:57:36     30s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 19:57:36     30s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 19:57:36     30s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 19:57:36     30s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 19:57:36     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 19:57:36     30s] {RT Cmax 0 5 5 {4 0} 1}
[11/06 19:57:36     30s] eee: LAM: n=7 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.235500 newSi=0.000000 wHLS=0.588750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 19:57:36     30s] *Info: initialize multi-corner CTS.
[11/06 19:57:36     30s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=868.6M, current mem=864.2M)
[11/06 19:57:36     30s] Reading timing constraints file './1_synth.sdc' ...
[11/06 19:57:36     30s] Current (total cpu=0:00:30.7, real=0:00:38.0, peak res=1194.4M, current mem=1138.5M)
[11/06 19:57:36     30s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./1_synth.sdc, Line 3).
[11/06 19:57:36     30s] 
[11/06 19:57:36     30s] INFO (CTE): Reading of timing constraints file ./1_synth.sdc completed, with 1 WARNING
[11/06 19:57:36     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1156.6M, current mem=1156.6M)
[11/06 19:57:37     30s] Current (total cpu=0:00:30.8, real=0:00:39.0, peak res=1194.4M, current mem=1156.6M)
[11/06 19:57:37     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/06 19:57:37     30s] Summary for sequential cells identification: 
[11/06 19:57:37     30s]   Identified SBFF number: 33
[11/06 19:57:37     30s]   Identified MBFF number: 0
[11/06 19:57:37     30s]   Identified SB Latch number: 0
[11/06 19:57:37     30s]   Identified MB Latch number: 0
[11/06 19:57:37     30s]   Not identified SBFF number: 0
[11/06 19:57:37     30s]   Not identified MBFF number: 0
[11/06 19:57:37     30s]   Not identified SB Latch number: 0
[11/06 19:57:37     30s]   Not identified MB Latch number: 0
[11/06 19:57:37     30s]   Number of sequential cells which are not FFs: 29
[11/06 19:57:37     30s] Total number of combinational cells: 262
[11/06 19:57:37     30s] Total number of sequential cells: 62
[11/06 19:57:37     30s] Total number of tristate cells: 6
[11/06 19:57:37     30s] Total number of level shifter cells: 0
[11/06 19:57:37     30s] Total number of power gating cells: 0
[11/06 19:57:37     30s] Total number of isolation cells: 0
[11/06 19:57:37     30s] Total number of power switch cells: 0
[11/06 19:57:37     30s] Total number of pulse generator cells: 0
[11/06 19:57:37     30s] Total number of always on buffers: 0
[11/06 19:57:37     30s] Total number of retention cells: 0
[11/06 19:57:37     30s] Total number of physical cells: 7
[11/06 19:57:37     30s] List of usable buffers: BUFx10_ASAP7_75t_R_upper BUFx12_ASAP7_75t_R_upper BUFx12f_ASAP7_75t_R_upper BUFx16f_ASAP7_75t_R_upper BUFx24_ASAP7_75t_R_upper BUFx2_ASAP7_75t_R_upper BUFx3_ASAP7_75t_R_upper BUFx4_ASAP7_75t_R_upper BUFx5_ASAP7_75t_R_upper BUFx4f_ASAP7_75t_R_upper BUFx6f_ASAP7_75t_R_upper BUFx8_ASAP7_75t_R_upper HB1xp67_ASAP7_75t_R_upper HB2xp67_ASAP7_75t_R_upper BUF_X1_bottom BUF_X2_bottom BUF_X4_bottom BUF_X8_bottom BUF_X16_bottom BUF_X32_bottom
[11/06 19:57:37     30s] Total number of usable buffers: 20
[11/06 19:57:37     30s] List of unusable buffers:
[11/06 19:57:37     30s] Total number of unusable buffers: 0
[11/06 19:57:37     30s] List of usable inverters: CKINVDCx10_ASAP7_75t_R_upper CKINVDCx12_ASAP7_75t_R_upper CKINVDCx11_ASAP7_75t_R_upper CKINVDCx14_ASAP7_75t_R_upper CKINVDCx16_ASAP7_75t_R_upper CKINVDCx20_ASAP7_75t_R_upper CKINVDCx8_ASAP7_75t_R_upper CKINVDCx5p33_ASAP7_75t_R_upper CKINVDCx6p67_ASAP7_75t_R_upper CKINVDCx9p33_ASAP7_75t_R_upper INVx11_ASAP7_75t_R_upper INVx13_ASAP7_75t_R_upper INVx1_ASAP7_75t_R_upper INVx2_ASAP7_75t_R_upper INVx3_ASAP7_75t_R_upper INVx4_ASAP7_75t_R_upper INVx5_ASAP7_75t_R_upper INVx6_ASAP7_75t_R_upper INVx8_ASAP7_75t_R_upper INVxp67_ASAP7_75t_R_upper INVxp33_ASAP7_75t_R_upper INV_X1_bottom INV_X2_bottom INV_X4_bottom INV_X8_bottom INV_X16_bottom INV_X32_bottom
[11/06 19:57:37     30s] Total number of usable inverters: 27
[11/06 19:57:37     30s] List of unusable inverters:
[11/06 19:57:37     30s] Total number of unusable inverters: 0
[11/06 19:57:37     30s] List of identified usable delay cells: HB3xp67_ASAP7_75t_R_upper HB4xp67_ASAP7_75t_R_upper CLKBUF_X1_bottom CLKBUF_X2_bottom CLKBUF_X3_bottom
[11/06 19:57:37     30s] Total number of identified usable delay cells: 5
[11/06 19:57:37     30s] List of identified unusable delay cells:
[11/06 19:57:37     30s] Total number of identified unusable delay cells: 0
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Deleting Cell Server Begin ...
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Deleting Cell Server End ...
[11/06 19:57:37     30s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.3M, current mem=1177.3M)
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/06 19:57:37     30s] Summary for sequential cells identification: 
[11/06 19:57:37     30s]   Identified SBFF number: 33
[11/06 19:57:37     30s]   Identified MBFF number: 0
[11/06 19:57:37     30s]   Identified SB Latch number: 0
[11/06 19:57:37     30s]   Identified MB Latch number: 0
[11/06 19:57:37     30s]   Not identified SBFF number: 0
[11/06 19:57:37     30s]   Not identified MBFF number: 0
[11/06 19:57:37     30s]   Not identified SB Latch number: 0
[11/06 19:57:37     30s]   Not identified MB Latch number: 0
[11/06 19:57:37     30s]   Number of sequential cells which are not FFs: 29
[11/06 19:57:37     30s]  Visiting view : WC_VIEW
[11/06 19:57:37     30s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 0
[11/06 19:57:37     30s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[11/06 19:57:37     30s]  Visiting view : BC_VIEW
[11/06 19:57:37     30s]    : PowerDomain = none : Weighted F : unweighted  = 5.00 (1.000) with rcCorner = 1
[11/06 19:57:37     30s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[11/06 19:57:37     30s] TLC MultiMap info (StdDelay):
[11/06 19:57:37     30s]   : BC + BC_LIB + 1 + no RcCorner := 3.7ps
[11/06 19:57:37     30s]   : BC + BC_LIB + 1 + Cmin := 5ps
[11/06 19:57:37     30s]   : WC + WC_LIB + 1 + no RcCorner := 3.7ps
[11/06 19:57:37     30s]   : WC + WC_LIB + 1 + Cmax := 5ps
[11/06 19:57:37     30s]  Setting StdDelay to: 5ps
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Deleting Cell Server Begin ...
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] TimeStamp Deleting Cell Server End ...
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] *** Summary of all messages that are not suppressed in this session:
[11/06 19:57:37     30s] Severity  ID               Count  Summary                                  
[11/06 19:57:37     30s] WARNING   IMPLF-63             8  The layer '%s' referenced %s is not foun...
[11/06 19:57:37     30s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[11/06 19:57:37     30s] WARNING   IMPLF-122            1  The direction of the layer '%s' is the s...
[11/06 19:57:37     30s] WARNING   IMPFP-3417           1  Rows for site %s cannot be created since...
[11/06 19:57:37     30s] WARNING   IMPTS-16            10  Inconsistency detected in the time units...
[11/06 19:57:37     30s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[11/06 19:57:37     30s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[11/06 19:57:37     30s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[11/06 19:57:37     30s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/06 19:57:37     30s] *** Message Summary: 44 warning(s), 0 error(s)
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] <CMD> clearGlobalNets
[11/06 19:57:37     30s] Pre-connect netlist-defined P/G connections...
[11/06 19:57:37     30s]   Updated 3 instances.
[11/06 19:57:37     30s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[11/06 19:57:37     30s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[11/06 19:57:37     30s] <CMD> globalNetConnect VDD -type tiehi -inst * -override
[11/06 19:57:37     30s] <CMD> globalNetConnect VSS -type tielo -inst * -override
[11/06 19:57:37     30s] <CMD> set_interactive_constraint_modes {CON}
[11/06 19:57:37     30s] <CMD> setAnalysisMode -reset
[11/06 19:57:37     30s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[11/06 19:57:37     30s] <CMD> floorPlan -r 1.0 0.40 0.2 0.2 0.2 0.2
[11/06 19:57:37     30s] **WARN: (IMPFP-3417):	Rows for site FreePDK45_38x28_10R_NP_162NW_34O cannot be created since its height is non-integral multiple of default tech site asap7sc7p5t and it doesn't belongs to any power domains. Edit the library set to modify the default row type or remove the library.
[11/06 19:57:37     30s] 
[11/06 19:57:37     30s] Honor LEF defined pitches for advanced node
[11/06 19:57:37     30s] Horizontal Layer M2 offset = 18 (guessed)
[11/06 19:57:37     30s] Vertical Layer M1 offset = 18 (guessed)
[11/06 19:57:37     30s] Suggestion: specify LAYER OFFSET in LEF file
[11/06 19:57:37     30s] Reason: hard to extract LAYER OFFSET from standard cells
[11/06 19:57:37     30s] Start create_tracks
[11/06 19:57:37     30s] <CMD> editPin -layer Pad_mid -pin {CLK A B C Y 0x0 0x0 0x0 0x0} -side LEFT -spreadType SIDE -snap TRACK -fixOverlap 1 -fixedPin
[11/06 19:57:37     31s] **WARN: (IMPPTN-1235):	Cannot find pin 0x0 on partition top_mixed
[11/06 19:57:37     31s] **WARN: (IMPPTN-1235):	Cannot find pin 0x0 on partition top_mixed
[11/06 19:57:37     31s] **WARN: (IMPPTN-1235):	Cannot find pin 0x0 on partition top_mixed
[11/06 19:57:37     31s] **WARN: (IMPPTN-1235):	Cannot find pin 0x0 on partition top_mixed
[11/06 19:57:37     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[11/06 19:57:37     31s] **WARN: (IMPTS-16):	Inconsistency detected in the time units specified among the timing libraries being used. Default system time unit of 1ns will be used. Use the 'setLibraryUnit' command to set a specific time unit.
[11/06 19:57:37     31s] Type 'man IMPTS-16' for more detail.
[11/06 19:57:37     31s] #create default rule from bind_ndr_rule rule=0x7fd41b8d90e0 0x7fd3fe9b0018
[11/06 19:57:37     31s] #WARNING (NRDB-975) Adjacent routing LAYERs M2_m Pad_mid has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[11/06 19:57:37     31s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1239061737 routing_via=1
[11/06 19:57:37     31s] Successfully spread [5] pins.
[11/06 19:57:37     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1577.1M).
[11/06 19:57:37     31s] <CMD> place_design
[11/06 19:57:37     31s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:31.1/0:00:33.9 (0.9), mem = 1577.1M
[11/06 19:57:37     31s] *** Starting placeDesign default flow ***
[11/06 19:57:37     31s] **WARN: (IMPTS-16):	Inconsistency detected in the time units specified among the timing libraries being used. Default system time unit of 1ns will be used. Use the 'setLibraryUnit' command to set a specific time unit.
[11/06 19:57:37     31s] Type 'man IMPTS-16' for more detail.
[11/06 19:57:37     31s] **WARN: (EMS-27):	Message (IMPTS-16) has exceeded the current message display limit of 1.
[11/06 19:57:37     31s] To increase the message display limit, refer to the product command reference manual.
[11/06 19:57:37     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.1 mem=1577.1M
[11/06 19:57:37     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.1 mem=1577.1M
[11/06 19:57:37     31s] *** Start deleteBufferTree ***
[11/06 19:57:37     31s] Multithreaded Timing Analysis is initialized with 8 threads
[11/06 19:57:37     31s] 
[11/06 19:57:37     31s] Info: Detect buffers to remove automatically.
[11/06 19:57:37     31s] Analyzing netlist ...
[11/06 19:57:37     31s] Updating netlist
[11/06 19:57:37     31s] 
[11/06 19:57:37     31s] *summary: 0 instances (buffers/inverters) removed
[11/06 19:57:37     31s] *** Finish deleteBufferTree (0:00:00.2) ***
[11/06 19:57:37     31s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 19:57:37     31s] Set Using Default Delay Limit as 101.
[11/06 19:57:37     31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 19:57:37     31s] Set Default Net Delay as 0 ps.
[11/06 19:57:37     31s] Set Default Net Load as 0 pF. 
[11/06 19:57:37     31s] Set Default Input Pin Transition as 1 ps.
[11/06 19:57:37     31s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 19:57:37     31s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 19:57:38     31s] AAE DB initialization (MEM=1750.83 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/06 19:57:38     31s] #################################################################################
[11/06 19:57:38     31s] # Design Stage: PreRoute
[11/06 19:57:38     31s] # Design Name: top_mixed
[11/06 19:57:38     31s] # Design Mode: 90nm
[11/06 19:57:38     31s] # Analysis Mode: MMMC OCV 
[11/06 19:57:38     31s] # Parasitics Mode: No SPEF/RCDB 
[11/06 19:57:38     31s] # Signoff Settings: SI Off 
[11/06 19:57:38     31s] #################################################################################
[11/06 19:57:38     31s] Topological Sorting (REAL = 0:00:00.0, MEM = 1760.8M, InitMEM = 1759.8M)
[11/06 19:57:38     31s] Calculate early delays in OCV mode...
[11/06 19:57:38     31s] Calculate late delays in OCV mode...
[11/06 19:57:38     31s] Start delay calculation (fullDC) (8 T). (MEM=1760.84)
[11/06 19:57:38     31s] Start AAE Lib Loading. (MEM=1772.45)
[11/06 19:57:38     32s] End AAE Lib Loading. (MEM=1810.61 CPU=0:00:00.0 Real=0:00:00.0)
[11/06 19:57:38     32s] End AAE Lib Interpolated Model. (MEM=1810.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 19:57:38     32s] Total number of fetched objects 7
[11/06 19:57:38     32s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 19:57:38     32s] End delay calculation. (MEM=2202.66 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 19:57:38     32s] End delay calculation (fullDC). (MEM=2154.96 CPU=0:00:00.3 REAL=0:00:00.0)
[11/06 19:57:38     32s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2155.0M) ***
[11/06 19:57:38     32s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 19:57:38     32s] Set Using Default Delay Limit as 1000.
[11/06 19:57:38     32s] Set Default Net Delay as 1000 ps.
[11/06 19:57:38     32s] Set Default Input Pin Transition as 0.1 ps.
[11/06 19:57:38     32s] Set Default Net Load as 0.5 pF. 
[11/06 19:57:38     32s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/06 19:57:38     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2145.4M, EPOCH TIME: 1762430258.545885
[11/06 19:57:38     32s] Deleted 0 physical inst  (cell - / prefix -).
[11/06 19:57:38     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2145.4M, EPOCH TIME: 1762430258.546071
[11/06 19:57:38     32s] INFO: #ExclusiveGroups=0
[11/06 19:57:38     32s] INFO: There are no Exclusive Groups.
[11/06 19:57:38     32s] Extracting standard cell pins and blockage ...... 
[11/06 19:57:38     32s] Pin and blockage extraction finished
[11/06 19:57:38     32s] Extracting macro/IO cell pins and blockage ...... 
[11/06 19:57:38     32s] Pin and blockage extraction finished
[11/06 19:57:38     32s] *** Starting "NanoPlace(TM) placement v#2 (mem=2145.4M)" ...
[11/06 19:57:38     32s] Wait...
[11/06 19:57:40     34s] *** Build Buffered Sizing Timing Model
[11/06 19:57:40     34s] (cpu=0:00:02.5 mem=2209.4M) ***
[11/06 19:57:41     35s] *** Build Virtual Sizing Timing Model
[11/06 19:57:41     35s] (cpu=0:00:02.7 mem=2209.4M) ***
[11/06 19:57:41     35s] No user-set net weight.
[11/06 19:57:41     35s] Net fanout histogram:
[11/06 19:57:41     35s] 2		: 6 (85.7%) nets
[11/06 19:57:41     35s] 3		: 1 (14.3%) nets
[11/06 19:57:41     35s] 4     -	14	: 0 (0.0%) nets
[11/06 19:57:41     35s] 15    -	39	: 0 (0.0%) nets
[11/06 19:57:41     35s] 40    -	79	: 0 (0.0%) nets
[11/06 19:57:41     35s] 80    -	159	: 0 (0.0%) nets
[11/06 19:57:41     35s] 160   -	319	: 0 (0.0%) nets
[11/06 19:57:41     35s] 320   -	639	: 0 (0.0%) nets
[11/06 19:57:41     35s] 640   -	1279	: 0 (0.0%) nets
[11/06 19:57:41     35s] 1280  -	2559	: 0 (0.0%) nets
[11/06 19:57:41     35s] 2560  -	5119	: 0 (0.0%) nets
[11/06 19:57:41     35s] 5120+		: 0 (0.0%) nets
[11/06 19:57:41     35s] no activity file in design. spp won't run.
[11/06 19:57:41     35s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/06 19:57:41     35s] Scan chains were not defined.
[11/06 19:57:41     35s] Processing tracks to init pin-track alignment.
[11/06 19:57:41     35s] z: 1, totalTracks: 1
[11/06 19:57:41     35s] z: 4, totalTracks: 1
[11/06 19:57:41     35s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 19:57:41     35s] All LLGs are deleted
[11/06 19:57:41     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:41     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:41     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2209.4M, EPOCH TIME: 1762430261.223803
[11/06 19:57:41     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2209.4M, EPOCH TIME: 1762430261.223947
[11/06 19:57:41     35s] # Building top_mixed llgBox search-tree.
[11/06 19:57:41     35s] #std cell=3 (0 fixed + 3 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[11/06 19:57:41     35s] #ioInst=0 #net=7 #term=15 #term/net=2.14, #fixedIo=0, #floatIo=0, #fixedPin=5, #floatPin=0
[11/06 19:57:41     35s] stdCell: 2 single + 0 double + 1 multi
[11/06 19:57:41     35s] Total standard cell length = 0.0014 (mm), area = 0.0000 (mm^2)
[11/06 19:57:41     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2209.4M, EPOCH TIME: 1762430261.224318
[11/06 19:57:41     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:41     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:41     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2209.4M, EPOCH TIME: 1762430261.224494
[11/06 19:57:41     35s] Max number of tech site patterns supported in site array is 256.
[11/06 19:57:41     35s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 19:57:41     35s] Core basic site is asap7sc7p5t
[11/06 19:57:41     35s] **Info: (IMPSP-307): Design contains fractional 135 cells.
[11/06 19:57:41     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2209.4M, EPOCH TIME: 1762430261.232477
[11/06 19:57:41     35s] After signature check, allow fast init is false, keep pre-filter is false.
[11/06 19:57:41     35s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/06 19:57:41     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.007, MEM:2241.4M, EPOCH TIME: 1762430261.239302
[11/06 19:57:41     35s] Use non-trimmed site array because memory saving is not enough.
[11/06 19:57:41     35s] SiteArray: non-trimmed site array dimensions = 6 x 36
[11/06 19:57:41     35s] SiteArray: use 8,192 bytes
[11/06 19:57:41     35s] SiteArray: current memory after site array memory allocation 2241.4M
[11/06 19:57:41     35s] SiteArray: FP blocked sites are writable
[11/06 19:57:41     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Create thread pool 0x7fd3ff154b28.
[11/06 19:57:41     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 19:57:41     35s] Estimated cell power/ground rail width = 0.033 um
[11/06 19:57:41     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 19:57:41     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2369.4M, EPOCH TIME: 1762430261.242634
[11/06 19:57:41     35s] Process 0 wires and vias for routing blockage analysis
[11/06 19:57:41     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:2369.4M, EPOCH TIME: 1762430261.247164
[11/06 19:57:41     35s] SiteArray: number of non floorplan blocked sites for llg default is 216
[11/06 19:57:41     35s] Atter site array init, number of instance map data is 0.
[11/06 19:57:41     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:2369.4M, EPOCH TIME: 1762430261.247452
[11/06 19:57:41     35s] 
[11/06 19:57:41     35s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/06 19:57:41     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 19:57:41     35s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 19:57:41     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:2369.4M, EPOCH TIME: 1762430261.247856
[11/06 19:57:41     35s] 
[11/06 19:57:41     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 19:57:41     35s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 19:57:41     35s] Average module density = 0.393.
[11/06 19:57:41     35s] Density for the design = 0.393.
[11/06 19:57:41     35s]        = stdcell_area 85 sites (1 um^2) / alloc_area 216 sites (3 um^2).
[11/06 19:57:41     35s] Pin Density = 0.06944.
[11/06 19:57:41     35s]             = total # of pins 15 / total area 216.
[11/06 19:57:41     35s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2369.4M, EPOCH TIME: 1762430261.248177
[11/06 19:57:41     35s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248273
[11/06 19:57:41     35s] OPERPROF: Starting pre-place ADS at level 1, MEM:2369.4M, EPOCH TIME: 1762430261.248335
[11/06 19:57:41     35s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2369.4M, EPOCH TIME: 1762430261.248441
[11/06 19:57:41     35s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2369.4M, EPOCH TIME: 1762430261.248495
[11/06 19:57:41     35s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248564
[11/06 19:57:41     35s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2369.4M, EPOCH TIME: 1762430261.248616
[11/06 19:57:41     35s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2369.4M, EPOCH TIME: 1762430261.248665
[11/06 19:57:41     35s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248722
[11/06 19:57:41     35s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2369.4M, EPOCH TIME: 1762430261.248774
[11/06 19:57:41     35s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248833
[11/06 19:57:41     35s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248883
[11/06 19:57:41     35s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2369.4M, EPOCH TIME: 1762430261.248936
[11/06 19:57:41     35s] ADSU 0.393 -> 0.393. site 216.000 -> 216.000. GS 2.160
[11/06 19:57:41     35s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:2369.4M, EPOCH TIME: 1762430261.249059
[11/06 19:57:41     35s] OPERPROF: Starting spMPad at level 1, MEM:2147.4M, EPOCH TIME: 1762430261.249980
[11/06 19:57:41     35s] OPERPROF:   Starting spContextMPad at level 2, MEM:2147.4M, EPOCH TIME: 1762430261.250061
[11/06 19:57:41     35s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2147.4M, EPOCH TIME: 1762430261.250112
[11/06 19:57:41     35s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2147.4M, EPOCH TIME: 1762430261.250166
[11/06 19:57:41     35s] Initial padding reaches pin density 0.364 for top
[11/06 19:57:41     35s] InitPadU 0.393 -> 0.523 for top
[11/06 19:57:41     35s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/06 19:57:41     35s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2147.4M, EPOCH TIME: 1762430261.250590
[11/06 19:57:41     35s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2147.4M, EPOCH TIME: 1762430261.250669
[11/06 19:57:41     35s] === lastAutoLevel = 4 
[11/06 19:57:41     35s] OPERPROF: Starting spInitNetWt at level 1, MEM:2147.4M, EPOCH TIME: 1762430261.250799
[11/06 19:57:41     35s] no activity file in design. spp won't run.
[11/06 19:57:41     35s] [spp] 0
[11/06 19:57:41     35s] [adp] 0:1:1:3
[11/06 19:57:41     35s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.330, REAL:0.329, MEM:2203.9M, EPOCH TIME: 1762430261.579312
[11/06 19:57:41     35s] Clock gating cells determined by native netlist tracing.
[11/06 19:57:41     35s] no activity file in design. spp won't run.
[11/06 19:57:41     35s] no activity file in design. spp won't run.
[11/06 19:57:41     35s] OPERPROF: Starting npMain at level 1, MEM:2208.9M, EPOCH TIME: 1762430261.769488
[11/06 19:57:42     35s] OPERPROF:   Starting npPlace at level 2, MEM:2289.0M, EPOCH TIME: 1762430262.781633
[11/06 19:57:42     35s] Iteration  1: Total net bbox = 9.431e+00 (6.13e+00 3.30e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 9.431e+00 (6.13e+00 3.30e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2305.0M
[11/06 19:57:42     35s] Iteration  2: Total net bbox = 9.431e+00 (6.13e+00 3.30e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 9.431e+00 (6.13e+00 3.30e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2305.0M
[11/06 19:57:42     35s] exp_mt_sequential is set from setPlaceMode option to 1
[11/06 19:57:42     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/06 19:57:42     35s] place_exp_mt_interval set to default 32
[11/06 19:57:42     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/06 19:57:42     35s] Iteration  3: Total net bbox = 7.748e+00 (4.66e+00 3.09e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 7.748e+00 (4.66e+00 3.09e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2305.0M
[11/06 19:57:42     35s] Total number of setup views is 1.
[11/06 19:57:42     35s] Total number of active setup views is 1.
[11/06 19:57:42     35s] Active setup views:
[11/06 19:57:42     35s]     WC_VIEW
[11/06 19:57:42     35s] Iteration  4: Total net bbox = 8.073e+00 (4.05e+00 4.02e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 8.073e+00 (4.05e+00 4.02e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2305.0M
[11/06 19:57:42     35s] Iteration  5: Total net bbox = 9.171e+00 (5.27e+00 3.90e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 9.171e+00 (5.27e+00 3.90e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2305.0M
[11/06 19:57:42     35s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.104, MEM:2305.0M, EPOCH TIME: 1762430262.885320
[11/06 19:57:42     35s] OPERPROF: Finished npMain at level 1, CPU:0.130, REAL:1.117, MEM:2305.0M, EPOCH TIME: 1762430262.886402
[11/06 19:57:42     35s] [adp] clock
[11/06 19:57:42     35s] [adp] weight, nr nets, wire length
[11/06 19:57:42     35s] [adp]      0        3  4.551000
[11/06 19:57:42     35s] [adp] data
[11/06 19:57:42     35s] [adp] weight, nr nets, wire length
[11/06 19:57:42     35s] [adp]      0        4  4.419000
[11/06 19:57:42     35s] [adp] 0.000000|0.000000|0.000000
[11/06 19:57:42     35s] Iteration  6: Total net bbox = 8.970e+00 (4.89e+00 4.08e+00)
[11/06 19:57:42     35s]               Est.  stn bbox = 8.970e+00 (4.89e+00 4.08e+00)
[11/06 19:57:42     35s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2305.0M
[11/06 19:57:42     35s] *** cost = 8.970e+00 (4.89e+00 4.08e+00) (cpu for global=0:00:00.3) real=0:00:01.0***
[11/06 19:57:42     35s] Placement multithread real runtime: 0:00:01.0 with 8 threads.
[11/06 19:57:42     35s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/06 19:57:42     35s] Saved padding area to DB
[11/06 19:57:42     35s] All LLGs are deleted
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.0M, EPOCH TIME: 1762430262.889487
[11/06 19:57:42     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.0M, EPOCH TIME: 1762430262.889777
[11/06 19:57:42     35s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[11/06 19:57:42     35s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[11/06 19:57:42     35s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/06 19:57:42     35s] Type 'man IMPSP-9025' for more detail.
[11/06 19:57:42     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2305.0M, EPOCH TIME: 1762430262.894651
[11/06 19:57:42     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2305.0M, EPOCH TIME: 1762430262.894950
[11/06 19:57:42     35s] Processing tracks to init pin-track alignment.
[11/06 19:57:42     35s] z: 1, totalTracks: 1
[11/06 19:57:42     35s] z: 4, totalTracks: 1
[11/06 19:57:42     35s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 19:57:42     35s] All LLGs are deleted
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2305.0M, EPOCH TIME: 1762430262.899133
[11/06 19:57:42     35s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2305.0M, EPOCH TIME: 1762430262.899321
[11/06 19:57:42     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2305.0M, EPOCH TIME: 1762430262.899481
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2305.0M, EPOCH TIME: 1762430262.899779
[11/06 19:57:42     35s] Max number of tech site patterns supported in site array is 256.
[11/06 19:57:42     35s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 19:57:42     35s] Core basic site is asap7sc7p5t
[11/06 19:57:42     35s] **Info: (IMPSP-307): Design contains fractional 135 cells.
[11/06 19:57:42     35s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2305.0M, EPOCH TIME: 1762430262.913143
[11/06 19:57:42     35s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 19:57:42     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 19:57:42     35s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.005, MEM:2321.0M, EPOCH TIME: 1762430262.918611
[11/06 19:57:42     35s] Fast DP-INIT is on for default
[11/06 19:57:42     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 19:57:42     35s] Atter site array init, number of instance map data is 0.
[11/06 19:57:42     35s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.019, MEM:2321.0M, EPOCH TIME: 1762430262.918986
[11/06 19:57:42     35s] 
[11/06 19:57:42     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 19:57:42     35s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 19:57:42     35s] OPERPROF:       Starting CMU at level 4, MEM:2321.0M, EPOCH TIME: 1762430262.919278
[11/06 19:57:42     35s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'AND2_X1_bottom'.
[11/06 19:57:42     35s] Type 'man IMPSP-270' for more detail.
[11/06 19:57:42     35s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2321.0M, EPOCH TIME: 1762430262.921343
[11/06 19:57:42     35s] 
[11/06 19:57:42     35s] Bad Lib Cell Checking (CMU) is done! (1)
[11/06 19:57:42     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:2321.0M, EPOCH TIME: 1762430262.921450
[11/06 19:57:42     35s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2321.0M, EPOCH TIME: 1762430262.921507
[11/06 19:57:42     35s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:2321.0M, EPOCH TIME: 1762430262.923884
[11/06 19:57:42     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2321.0MB).
[11/06 19:57:42     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.029, MEM:2321.0M, EPOCH TIME: 1762430262.924051
[11/06 19:57:42     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.029, MEM:2321.0M, EPOCH TIME: 1762430262.924108
[11/06 19:57:42     35s] TDRefine: refinePlace mode is spiral
[11/06 19:57:42     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.297669.1
[11/06 19:57:42     35s] OPERPROF: Starting RefinePlace at level 1, MEM:2321.0M, EPOCH TIME: 1762430262.924219
[11/06 19:57:42     35s] *** Starting refinePlace (0:00:35.8 mem=2321.0M) ***
[11/06 19:57:42     35s] Total net bbox length = 8.970e+00 (4.890e+00 4.080e+00) (ext = 6.200e+00)
[11/06 19:57:42     35s] 
[11/06 19:57:42     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 19:57:42     35s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 19:57:42     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 19:57:42     35s] (I)      Default pattern map key = top_mixed_default.
[11/06 19:57:42     35s] (I)      Default pattern map key = top_mixed_default.
[11/06 19:57:42     35s] [MH] Instance (U_BOT) @ (0.990 0.330) orientation 0 is not legal (vio=5), skipped from marking as spPreplaced.
[11/06 19:57:42     35s] [MH] Marking legal MH inst: 1/1 (skipped/total MH inst)
[11/06 19:57:42     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2321.0M, EPOCH TIME: 1762430262.927007
[11/06 19:57:42     35s] Starting refinePlace ...
[11/06 19:57:42     35s] (I)      Default pattern map key = top_mixed_default.
[11/06 19:57:42     35s] (I)      Default pattern map key = top_mixed_default.
[11/06 19:57:42     35s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2417.0M, EPOCH TIME: 1762430262.930758
[11/06 19:57:42     35s] DDP initSite1 nrRow 6 nrJob 6
[11/06 19:57:42     35s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2417.0M, EPOCH TIME: 1762430262.930864
[11/06 19:57:42     35s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2417.0M, EPOCH TIME: 1762430262.931047
[11/06 19:57:42     35s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2417.0M, EPOCH TIME: 1762430262.931107
[11/06 19:57:42     35s] DDP markSite nrRow 6 nrJob 6
[11/06 19:57:42     35s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2417.0M, EPOCH TIME: 1762430262.931209
[11/06 19:57:42     35s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2417.0M, EPOCH TIME: 1762430262.931266
[11/06 19:57:42     35s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2417.0M, EPOCH TIME: 1762430262.931412
[11/06 19:57:42     35s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2417.0M, EPOCH TIME: 1762430262.931464
[11/06 19:57:42     35s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.000, MEM:2417.0M, EPOCH TIME: 1762430262.931573
[11/06 19:57:42     35s] ** Cut row section cpu time 0:00:00.0.
[11/06 19:57:42     35s]  ** Cut row section real time 0:00:00.0.
[11/06 19:57:42     35s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.000, MEM:2417.0M, EPOCH TIME: 1762430262.931649
[11/06 19:57:42     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 19:57:42     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 19:57:42     35s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 19:57:42     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2289.0MB) @(0:00:35.8 - 0:00:35.9).
[11/06 19:57:42     35s] Move report: preRPlace moves 2 insts, mean move: 0.13 um, max move: 0.15 um 
[11/06 19:57:42     35s] 	Max move on inst (U_UP2): (0.49, 0.37) --> (0.49, 0.22)
[11/06 19:57:42     35s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND3x1_ASAP7_75t_R_upper
[11/06 19:57:42     35s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 19:57:42     35s] tweakage running in 8 threads.
[11/06 19:57:42     35s] Placement tweakage begins.
[11/06 19:57:42     35s] wire length = 9.281e+00
[11/06 19:57:42     35s] wire length = 9.143e+00
[11/06 19:57:42     35s] Placement tweakage ends.
[11/06 19:57:42     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 19:57:42     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 19:57:42     35s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 19:57:42     35s] 
[11/06 19:57:42     35s] mha: 0.882353 mhc: 0.333333
[11/06 19:57:42     35s] **WARN: (IMPSP-2040):	Within the search radius 34.560 um from the center (1.022 0.216), there is no legal location for instance U_BOT (cell: AND2_X1_bottom) due to Blocked_Floorplan. Most likely the library cell is bad or layout within that area has no legal location available.  Correct the design area or the layout of cell to resolve this error.
[11/06 19:57:42     35s] Type 'man IMPSP-2040' for more detail.
[11/06 19:57:42     35s] Move report: legalization moves 1 insts, mean move: 0.15 um, max move: 0.15 um spiral
[11/06 19:57:42     35s] 	Max move on inst (U_BOT): (0.99, 0.33) --> (1.02, 0.22)
[11/06 19:57:42     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 19:57:42     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 19:57:42     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2289.0MB) @(0:00:35.9 - 0:00:35.9).
[11/06 19:57:42     35s] **ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/06 19:57:42     35s] Move report: Detail placement moves 3 insts, mean move: 0.14 um, max move: 0.15 um 
[11/06 19:57:42     35s] 	Max move on inst (U_UP2): (0.49, 0.37) --> (0.49, 0.22)
[11/06 19:57:42     35s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.0MB
[11/06 19:57:42     35s] Statistics of distance of Instance movement in refine placement:
[11/06 19:57:42     35s]   maximum (X+Y) =         0.15 um
[11/06 19:57:42     35s]   inst (U_UP2) with max move: (0.486, 0.371) -> (0.486, 0.216)
[11/06 19:57:42     35s]   mean    (X+Y) =         0.14 um
[11/06 19:57:42     35s] Summary Report:
[11/06 19:57:42     35s] Instances move: 3 (out of 3 movable)
[11/06 19:57:42     35s] Instances flipped: 0
[11/06 19:57:42     35s] Mean displacement: 0.14 um
[11/06 19:57:42     35s] Max displacement: 0.15 um (Instance: U_UP2) (0.486, 0.371) -> (0.486, 0.216)
[11/06 19:57:42     35s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND3x1_ASAP7_75t_R_upper
[11/06 19:57:42     35s] Total instances moved : 3
[11/06 19:57:42     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.030, MEM:2289.0M, EPOCH TIME: 1762430262.957381
[11/06 19:57:42     35s] Total net bbox length = 8.717e+00 (4.929e+00 3.788e+00) (ext = 5.827e+00)
[11/06 19:57:42     35s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2289.0MB
[11/06 19:57:42     35s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2289.0MB) @(0:00:35.8 - 0:00:35.9).
[11/06 19:57:42     35s] *** Finished refinePlace (0:00:35.9 mem=2289.0M) ***
[11/06 19:57:42     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.297669.1
[11/06 19:57:42     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.033, MEM:2289.0M, EPOCH TIME: 1762430262.957715
[11/06 19:57:42     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2289.0M, EPOCH TIME: 1762430262.957777
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] All LLGs are deleted
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2289.0M, EPOCH TIME: 1762430262.957968
[11/06 19:57:42     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2289.0M, EPOCH TIME: 1762430262.958040
[11/06 19:57:42     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2289.0M, EPOCH TIME: 1762430262.958912
[11/06 19:57:42     35s] *** End of Placement (cpu=0:00:03.5, real=0:00:04.0, mem=2289.0M) ***
[11/06 19:57:42     35s] Processing tracks to init pin-track alignment.
[11/06 19:57:42     35s] z: 1, totalTracks: 1
[11/06 19:57:42     35s] z: 4, totalTracks: 1
[11/06 19:57:42     35s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 19:57:42     35s] All LLGs are deleted
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2289.0M, EPOCH TIME: 1762430262.960264
[11/06 19:57:42     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2289.0M, EPOCH TIME: 1762430262.960348
[11/06 19:57:42     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2289.0M, EPOCH TIME: 1762430262.960408
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2289.0M, EPOCH TIME: 1762430262.960516
[11/06 19:57:42     35s] Max number of tech site patterns supported in site array is 256.
[11/06 19:57:42     35s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 19:57:42     35s] Core basic site is asap7sc7p5t
[11/06 19:57:42     35s] **Info: (IMPSP-307): Design contains fractional 135 cells.
[11/06 19:57:42     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2289.0M, EPOCH TIME: 1762430262.967373
[11/06 19:57:42     35s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 19:57:42     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 19:57:42     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2321.0M, EPOCH TIME: 1762430262.971666
[11/06 19:57:42     35s] Fast DP-INIT is on for default
[11/06 19:57:42     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 19:57:42     35s] Atter site array init, number of instance map data is 0.
[11/06 19:57:42     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2321.0M, EPOCH TIME: 1762430262.971983
[11/06 19:57:42     35s] 
[11/06 19:57:42     35s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 19:57:42     35s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 19:57:42     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2321.0M, EPOCH TIME: 1762430262.972195
[11/06 19:57:42     35s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2321.0M, EPOCH TIME: 1762430262.972271
[11/06 19:57:42     35s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2321.0M, EPOCH TIME: 1762430262.972345
[11/06 19:57:42     35s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.003, MEM:2321.0M, EPOCH TIME: 1762430262.975306
[11/06 19:57:42     35s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[11/06 19:57:42     35s] Density distribution unevenness ratio = 16.690%
[11/06 19:57:42     35s] Density distribution unevenness ratio (U70) = 0.000%
[11/06 19:57:42     35s] Density distribution unevenness ratio (U80) = 0.000%
[11/06 19:57:42     35s] Density distribution unevenness ratio (U90) = 0.000%
[11/06 19:57:42     35s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:2321.0M, EPOCH TIME: 1762430262.975466
[11/06 19:57:42     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2321.0M, EPOCH TIME: 1762430262.975523
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] All LLGs are deleted
[11/06 19:57:42     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 19:57:42     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2321.0M, EPOCH TIME: 1762430262.975664
[11/06 19:57:42     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2321.0M, EPOCH TIME: 1762430262.975730
[11/06 19:57:42     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2321.0M, EPOCH TIME: 1762430262.976192
[11/06 19:57:42     35s] *** Free Virtual Timing Model ...(mem=2321.0M)
[11/06 19:57:43     36s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 19:57:43     36s] Set Using Default Delay Limit as 101.
[11/06 19:57:43     36s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 19:57:43     36s] Set Default Net Delay as 0 ps.
[11/06 19:57:43     36s] Set Default Net Load as 0 pF. 
[11/06 19:57:43     36s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 19:57:43     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 19:57:43     36s] #################################################################################
[11/06 19:57:43     36s] # Design Stage: PreRoute
[11/06 19:57:43     36s] # Design Name: top_mixed
[11/06 19:57:43     36s] # Design Mode: 90nm
[11/06 19:57:43     36s] # Analysis Mode: MMMC OCV 
[11/06 19:57:43     36s] # Parasitics Mode: No SPEF/RCDB 
[11/06 19:57:43     36s] # Signoff Settings: SI Off 
[11/06 19:57:43     36s] #################################################################################
[11/06 19:57:43     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 2309.4M, InitMEM = 2309.4M)
[11/06 19:57:43     36s] Calculate early delays in OCV mode...
[11/06 19:57:43     36s] Calculate late delays in OCV mode...
[11/06 19:57:43     36s] Start delay calculation (fullDC) (8 T). (MEM=2309.37)
[11/06 19:57:43     36s] End AAE Lib Interpolated Model. (MEM=2320.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 19:57:43     36s] Total number of fetched objects 7
[11/06 19:57:43     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 19:57:43     36s] End delay calculation. (MEM=2584.68 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 19:57:43     36s] End delay calculation (fullDC). (MEM=2584.68 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 19:57:43     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2584.7M) ***
[11/06 19:57:43     36s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 19:57:43     36s] Set Using Default Delay Limit as 1000.
[11/06 19:57:43     36s] Set Default Net Delay as 1000 ps.
[11/06 19:57:43     36s] Set Default Net Load as 0.5 pF. 
[11/06 19:57:43     36s] Info: Disable timing driven in postCTS congRepair.
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] Starting congRepair ...
[11/06 19:57:43     36s] User Input Parameters:
[11/06 19:57:43     36s] - Congestion Driven    : On
[11/06 19:57:43     36s] - Timing Driven        : Off
[11/06 19:57:43     36s] - Area-Violation Based : On
[11/06 19:57:43     36s] - Start Rollback Level : -5
[11/06 19:57:43     36s] - Legalized            : On
[11/06 19:57:43     36s] - Window Based         : Off
[11/06 19:57:43     36s] - eDen incr mode       : Off
[11/06 19:57:43     36s] - Small incr mode      : Off
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2575.1M, EPOCH TIME: 1762430263.413034
[11/06 19:57:43     36s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:2575.1M, EPOCH TIME: 1762430263.420516
[11/06 19:57:43     36s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2575.1M, EPOCH TIME: 1762430263.420613
[11/06 19:57:43     36s] Starting Early Global Route congestion estimation: mem = 2575.1M
[11/06 19:57:43     36s] (I)      ======================== Layers ========================
[11/06 19:57:43     36s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 19:57:43     36s] (I)      | DB# | ID |           Name |    Type | #Masks | Extra |
[11/06 19:57:43     36s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 19:57:43     36s] (I)      |   1 |  1 |           M1_m |    wire |      1 |       |
[11/06 19:57:43     36s] (I)      |  34 |  1 |           V1_m |     cut |      1 |       |
[11/06 19:57:43     36s] (I)      |   2 |  2 |           M2_m |    wire |      1 |       |
[11/06 19:57:43     36s] (I)      |  35 |  2 | VIA_PAD_TO_M2M |     cut |      1 |       |
[11/06 19:57:43     36s] (I)      |   3 |  3 |        Pad_mid |    wire |      1 |       |
[11/06 19:57:43     36s] (I)      |  36 |  3 |  VIA_M2_TO_PAD |     cut |      1 |       |
[11/06 19:57:43     36s] (I)      |   4 |  4 |             M2 |    wire |      1 |       |
[11/06 19:57:43     36s] (I)      |  37 |  4 |           via1 |     cut |      1 |       |
[11/06 19:57:43     36s] (I)      |   5 |  5 |             M1 |    wire |      1 |       |
[11/06 19:57:43     36s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 19:57:43     36s] (I)      |  64 | 64 |         RVTN_m | implant |        |       |
[11/06 19:57:43     36s] (I)      |  65 | 65 |         RVTP_m | implant |        |       |
[11/06 19:57:43     36s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 19:57:43     36s] (I)      Started Import and model ( Curr Mem: 2575.07 MB )
[11/06 19:57:43     36s] (I)      Default pattern map key = top_mixed_default.
[11/06 19:57:43     36s] (I)      == Non-default Options ==
[11/06 19:57:43     36s] (I)      Maximum routing layer                              : 5
[11/06 19:57:43     36s] (I)      Number of threads                                  : 8
[11/06 19:57:43     36s] (I)      Use non-blocking free Dbs wires                    : false
[11/06 19:57:43     36s] (I)      Method to set GCell size                           : row
[11/06 19:57:43     36s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/06 19:57:43     36s] (I)      Use row-based GCell size
[11/06 19:57:43     36s] (I)      Use row-based GCell align
[11/06 19:57:43     36s] (I)      layer 0 area = 0
[11/06 19:57:43     36s] (I)      layer 1 area = 0
[11/06 19:57:43     36s] (I)      layer 2 area = 0
[11/06 19:57:43     36s] (I)      layer 3 area = 0
[11/06 19:57:43     36s] (I)      layer 4 area = 0
[11/06 19:57:43     36s] (I)      GCell unit size   : 270
[11/06 19:57:43     36s] (I)      GCell multiplier  : 1
[11/06 19:57:43     36s] (I)      GCell row height  : 270
[11/06 19:57:43     36s] (I)      Actual row height : 270
[11/06 19:57:43     36s] (I)      GCell align ref   : 216 216
[11/06 19:57:43     36s] [NR-eGR] Track table information for default rule: 
[11/06 19:57:43     36s] [NR-eGR] M1_m has single uniform track structure
[11/06 19:57:43     36s] [NR-eGR] M2_m has single uniform track structure
[11/06 19:57:43     36s] [NR-eGR] Pad_mid has single uniform track structure
[11/06 19:57:43     36s] [NR-eGR] M2 has single uniform track structure
[11/06 19:57:43     36s] [NR-eGR] M1 has single uniform track structure
[11/06 19:57:43     36s] (I)      =================== Default via ===================
[11/06 19:57:43     36s] (I)      +---+----------------------+----------------------+
[11/06 19:57:43     36s] (I)      | Z | Code  Single-Cut     | Code  Multi-Cut      |
[11/06 19:57:43     36s] (I)      +---+----------------------+----------------------+
[11/06 19:57:43     36s] (I)      | 1 |    4  VIA12_m        |    4  VIA12_m        |
[11/06 19:57:43     36s] (I)      | 2 |    3  PADMID_TO_M2_M |    3  PADMID_TO_M2_M |
[11/06 19:57:43     36s] (I)      | 3 |    2  M2_TO_PADMID   |    2  M2_TO_PADMID   |
[11/06 19:57:43     36s] (I)      | 4 |    1  VIA12          |    1  VIA12          |
[11/06 19:57:43     36s] (I)      +---+----------------------+----------------------+
[11/06 19:57:43     36s] [NR-eGR] Read 0 PG shapes
[11/06 19:57:43     36s] [NR-eGR] Read 0 clock shapes
[11/06 19:57:43     36s] [NR-eGR] Read 0 other shapes
[11/06 19:57:43     36s] [NR-eGR] #Routing Blockages  : 0
[11/06 19:57:43     36s] [NR-eGR] #Instance Blockages : 13
[11/06 19:57:43     36s] [NR-eGR] #PG Blockages       : 0
[11/06 19:57:43     36s] [NR-eGR] #Halo Blockages     : 0
[11/06 19:57:43     36s] [NR-eGR] #Boundary Blockages : 0
[11/06 19:57:43     36s] [NR-eGR] #Clock Blockages    : 0
[11/06 19:57:43     36s] [NR-eGR] #Other Blockages    : 0
[11/06 19:57:43     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 19:57:43     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 19:57:43     36s] [NR-eGR] Read 7 nets ( ignored 0 )
[11/06 19:57:43     36s] (I)      early_global_route_priority property id does not exist.
[11/06 19:57:43     36s] (I)      Read Num Blocks=13  Num Prerouted Wires=0  Num CS=0
[11/06 19:57:43     36s] (I)      Layer 1 (H) : #blockages 0 : #preroutes 0
[11/06 19:57:43     36s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 19:57:43     36s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 19:57:43     36s] (I)      Layer 4 (H) : #blockages 13 : #preroutes 0
[11/06 19:57:43     36s] (I)      Number of ignored nets                =      0
[11/06 19:57:43     36s] (I)      Number of connected nets              =      0
[11/06 19:57:43     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/06 19:57:43     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 19:57:43     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 19:57:43     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 19:57:43     36s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[11/06 19:57:43     36s] (I)      Ndr track 0 does not exist
[11/06 19:57:43     36s] (I)      ---------------------Grid Graph Info--------------------
[11/06 19:57:43     36s] (I)      Routing area        : (0, 0) - (2376, 2052)
[11/06 19:57:43     36s] (I)      Core area           : (216, 216) - (2160, 1836)
[11/06 19:57:43     36s] (I)      Site width          :    54  (dbu)
[11/06 19:57:43     36s] (I)      Row height          :   270  (dbu)
[11/06 19:57:43     36s] (I)      GCell row height    :   270  (dbu)
[11/06 19:57:43     36s] (I)      GCell width         :   270  (dbu)
[11/06 19:57:43     36s] (I)      GCell height        :   270  (dbu)
[11/06 19:57:43     36s] (I)      Grid                :     8     7     5
[11/06 19:57:43     36s] (I)      Layer numbers       :     1     2     3     4     5
[11/06 19:57:43     36s] (I)      Vertical capacity   :     0     0     0   270     0
[11/06 19:57:43     36s] (I)      Horizontal capacity :     0   270   270     0   270
[11/06 19:57:43     36s] (I)      Default wire width  :    18    18    40    70    70
[11/06 19:57:43     36s] (I)      Default wire space  :    18    18    40    70    70
[11/06 19:57:43     36s] (I)      Default wire pitch  :    36    36    80   140   140
[11/06 19:57:43     36s] (I)      Default pitch size  :    36    36    80   190   140
[11/06 19:57:43     36s] (I)      First track coord   :    18    18    98   208   158
[11/06 19:57:43     36s] (I)      Num tracks per GCell:  7.50  7.50  3.38  1.42  1.93
[11/06 19:57:43     36s] (I)      Total num of tracks :    66    57    25    12    14
[11/06 19:57:43     36s] (I)      Num of masks        :     1     1     1     1     1
[11/06 19:57:43     36s] (I)      Num of trim masks   :     0     0     0     0     0
[11/06 19:57:43     36s] (I)      --------------------------------------------------------
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] [NR-eGR] ============ Routing rule table ============
[11/06 19:57:43     36s] [NR-eGR] Rule id: 0  Nets: 7
[11/06 19:57:43     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 19:57:43     36s] (I)                    Layer   2   3    4    5 
[11/06 19:57:43     36s] (I)                    Pitch  36  80  190  140 
[11/06 19:57:43     36s] (I)             #Used tracks   1   1    1    1 
[11/06 19:57:43     36s] (I)       #Fully used tracks   1   1    1    1 
[11/06 19:57:43     36s] [NR-eGR] ========================================
[11/06 19:57:43     36s] [NR-eGR] 
[11/06 19:57:43     36s] (I)      =============== Blocked Tracks ===============
[11/06 19:57:43     36s] (I)      +-------+---------+----------+---------------+
[11/06 19:57:43     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 19:57:43     36s] (I)      +-------+---------+----------+---------------+
[11/06 19:57:43     36s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 19:57:43     36s] (I)      |     2 |     456 |        0 |         0.00% |
[11/06 19:57:43     36s] (I)      |     3 |     200 |        0 |         0.00% |
[11/06 19:57:43     36s] (I)      |     4 |      84 |        0 |         0.00% |
[11/06 19:57:43     36s] (I)      |     5 |     112 |       60 |        53.57% |
[11/06 19:57:43     36s] (I)      +-------+---------+----------+---------------+
[11/06 19:57:43     36s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2575.07 MB )
[11/06 19:57:43     36s] (I)      Reset routing kernel
[11/06 19:57:43     36s] (I)      Started Global Routing ( Curr Mem: 2575.07 MB )
[11/06 19:57:43     36s] (I)      totalPins=15  totalGlobalPin=15 (100.00%)
[11/06 19:57:43     36s] (I)      total 2D Cap : 795 = (711 H, 84 V)
[11/06 19:57:43     36s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 5]
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1a Route ============
[11/06 19:57:43     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/06 19:57:43     36s] (I)      Usage: 26 = (12 H, 14 V) = (1.69% H, 16.67% V) = (3.240e+00um H, 3.780e+00um V)
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1b Route ============
[11/06 19:57:43     36s] (I)      Usage: 26 = (12 H, 14 V) = (1.69% H, 16.67% V) = (3.240e+00um H, 3.780e+00um V)
[11/06 19:57:43     36s] (I)      Overflow of layer group 1: 2.83% H + 3.51% V. EstWL: 7.020000e+00um
[11/06 19:57:43     36s] (I)      Congestion metric : 2.83%H 3.51%V, 6.34%HV
[11/06 19:57:43     36s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1c Route ============
[11/06 19:57:43     36s] (I)      Level2 Grid: 2 x 2
[11/06 19:57:43     36s] (I)      Usage: 26 = (12 H, 14 V) = (1.69% H, 16.67% V) = (3.240e+00um H, 3.780e+00um V)
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1d Route ============
[11/06 19:57:43     36s] (I)      Usage: 28 = (12 H, 16 V) = (1.69% H, 19.05% V) = (3.240e+00um H, 4.320e+00um V)
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1e Route ============
[11/06 19:57:43     36s] (I)      Usage: 28 = (12 H, 16 V) = (1.69% H, 19.05% V) = (3.240e+00um H, 4.320e+00um V)
[11/06 19:57:43     36s] [NR-eGR] Early Global Route overflow of layer group 1: 2.00% H + 3.51% V. EstWL: 7.560000e+00um
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] (I)      ============  Phase 1l Route ============
[11/06 19:57:43     36s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 19:57:43     36s] (I)      Layer  2:        399        24         0           0         368    ( 0.00%) 
[11/06 19:57:43     36s] (I)      Layer  3:        175        49        11           0         165    ( 0.00%) 
[11/06 19:57:43     36s] (I)      Layer  4:         72        17         2           0          68    ( 0.00%) 
[11/06 19:57:43     36s] (I)      Layer  5:         47         4         1          35          60    (36.73%) 
[11/06 19:57:43     36s] (I)      Total:           693        94        14          34         659    ( 4.90%) 
[11/06 19:57:43     36s] (I)      
[11/06 19:57:43     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 19:57:43     36s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/06 19:57:43     36s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/06 19:57:43     36s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/06 19:57:43     36s] [NR-eGR] --------------------------------------------------------------------------------
[11/06 19:57:43     36s] [NR-eGR]    M1_m ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 19:57:43     36s] [NR-eGR]    M2_m ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 19:57:43     36s] [NR-eGR] Pad_mid ( 3)         1( 2.00%)         1( 2.00%)         1( 2.00%)   ( 6.00%) 
[11/06 19:57:43     36s] [NR-eGR]      M2 ( 4)         2( 4.08%)         0( 0.00%)         0( 0.00%)   ( 4.08%) 
[11/06 19:57:43     36s] [NR-eGR]      M1 ( 5)         1( 3.12%)         0( 0.00%)         0( 0.00%)   ( 3.12%) 
[11/06 19:57:43     36s] [NR-eGR] --------------------------------------------------------------------------------
[11/06 19:57:43     36s] [NR-eGR]        Total         4( 2.25%)         1( 0.56%)         1( 0.56%)   ( 3.37%) 
[11/06 19:57:43     36s] [NR-eGR] 
[11/06 19:57:43     36s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2607.09 MB )
[11/06 19:57:43     36s] (I)      total 2D Cap : 800 = (716 H, 84 V)
[11/06 19:57:43     36s] [NR-eGR] Overflow after Early Global Route 1.75% H + 3.51% V
[11/06 19:57:43     36s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2607.1M
[11/06 19:57:43     36s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.033, MEM:2607.1M, EPOCH TIME: 1762430263.453912
[11/06 19:57:43     36s] OPERPROF: Starting HotSpotCal at level 1, MEM:2607.1M, EPOCH TIME: 1762430263.453975
[11/06 19:57:43     36s] [hotspot] +------------+---------------+---------------+
[11/06 19:57:43     36s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 19:57:43     36s] [hotspot] +------------+---------------+---------------+
[11/06 19:57:43     36s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 19:57:43     36s] [hotspot] +------------+---------------+---------------+
[11/06 19:57:43     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 19:57:43     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 19:57:43     36s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2607.1M, EPOCH TIME: 1762430263.457678
[11/06 19:57:43     36s] Skipped repairing congestion.
[11/06 19:57:43     36s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2607.1M, EPOCH TIME: 1762430263.457810
[11/06 19:57:43     36s] Starting Early Global Route wiring: mem = 2607.1M
[11/06 19:57:43     36s] (I)      ============= Track Assignment ============
[11/06 19:57:43     36s] (I)      Started Track Assignment (8T) ( Curr Mem: 2607.08 MB )
[11/06 19:57:43     36s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/06 19:57:43     36s] (I)      Run Multi-thread track assignment
[11/06 19:57:43     36s] (I)      Finished Track Assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2607.09 MB )
[11/06 19:57:43     36s] (I)      Started Export ( Curr Mem: 2607.09 MB )
[11/06 19:57:43     36s] [NR-eGR]                  Length (um)  Vias 
[11/06 19:57:43     36s] [NR-eGR] -----------------------------------
[11/06 19:57:43     36s] [NR-eGR]  M1_m     (1V)             0     7 
[11/06 19:57:43     36s] [NR-eGR]  M2_m     (2H)             1     9 
[11/06 19:57:43     36s] [NR-eGR]  Pad_mid  (3H)             4    21 
[11/06 19:57:43     36s] [NR-eGR]  M2       (4V)             4     3 
[11/06 19:57:43     36s] [NR-eGR]  M1       (5H)             1     0 
[11/06 19:57:43     36s] [NR-eGR] -----------------------------------
[11/06 19:57:43     36s] [NR-eGR]           Total           10    40 
[11/06 19:57:43     36s] [NR-eGR] --------------------------------------------------------------------------
[11/06 19:57:43     36s] [NR-eGR] Total half perimeter of net bounding box: 9um
[11/06 19:57:43     36s] [NR-eGR] Total length: 10um, number of vias: 40
[11/06 19:57:43     36s] [NR-eGR] --------------------------------------------------------------------------
[11/06 19:57:43     36s] [NR-eGR] Total eGR-routed clock nets wire length: 4um, number of vias: 16
[11/06 19:57:43     36s] [NR-eGR] --------------------------------------------------------------------------
[11/06 19:57:43     36s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2607.09 MB )
[11/06 19:57:43     36s] Early Global Route wiring runtime: 0.01 seconds, mem = 2607.1M
[11/06 19:57:43     36s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.009, MEM:2607.1M, EPOCH TIME: 1762430263.466864
[11/06 19:57:43     36s] Tdgp not successfully inited but do clear! skip clearing
[11/06 19:57:43     36s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/06 19:57:43     36s] *** Finishing placeDesign default flow ***
[11/06 19:57:43     36s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2305.1M **
[11/06 19:57:43     36s] Tdgp not successfully inited but do clear! skip clearing
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] *** Summary of all messages that are not suppressed in this session:
[11/06 19:57:43     36s] Severity  ID               Count  Summary                                  
[11/06 19:57:43     36s] WARNING   IMPTS-16            15  Inconsistency detected in the time units...
[11/06 19:57:43     36s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/06 19:57:43     36s] WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
[11/06 19:57:43     36s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/06 19:57:43     36s] ERROR     IMPSP-365            3  Design has inst(s) with SITE '%s', but t...
[11/06 19:57:43     36s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[11/06 19:57:43     36s] WARNING   IMPSP-2040           1  Within the search radius %.3f um from th...
[11/06 19:57:43     36s] *** Message Summary: 20 warning(s), 4 error(s)
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] *** placeDesign #1 [finish] : cpu/real = 0:00:05.4/0:00:06.3 (0.9), totSession cpu/real = 0:00:36.5/0:00:40.2 (0.9), mem = 2305.1M
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] =============================================================================================
[11/06 19:57:43     36s]  Final TAT Report : placeDesign #1                                              21.39-s058_1
[11/06 19:57:43     36s] =============================================================================================
[11/06 19:57:43     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 19:57:43     36s] ---------------------------------------------------------------------------------------------
[11/06 19:57:43     36s] [ TimingUpdate           ]      6   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    0.9
[11/06 19:57:43     36s] [ FullDelayCalc          ]      3   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.6    1.0
[11/06 19:57:43     36s] [ MISC                   ]          0:00:05.6  (  88.8 % )     0:00:05.6 /  0:00:04.7    0.9
[11/06 19:57:43     36s] ---------------------------------------------------------------------------------------------
[11/06 19:57:43     36s]  placeDesign #1 TOTAL               0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:05.4    0.9
[11/06 19:57:43     36s] ---------------------------------------------------------------------------------------------
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] <CMD> defOut -floorplan ./2_floorplan.def
[11/06 19:57:43     36s] Writing DEF file './2_floorplan.def', current time is Thu Nov  6 19:57:43 2025 ...
[11/06 19:57:43     36s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/06 19:57:43     36s] DEF file './2_floorplan.def' is written, current time is Thu Nov  6 19:57:43 2025 ...
[11/06 19:57:43     36s] <CMD> saveNetlist ./2_floorplan.v
[11/06 19:57:43     36s] Writing Netlist "./2_floorplan.v" ...
[11/06 19:57:43     36s] <CMD> deleteRow -site asap7sc7p5t
[11/06 19:57:43     36s] <CMD> floorPlan -b 0.0 0.0 2.376 2.052 0.0 0.0 2.376 2.052 0.216 0.216 2.16 1.836 -siteOnly asap7sc7p5t
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] Honor LEF defined pitches for advanced node
[11/06 19:57:43     36s] Horizontal Layer M2 offset = 18 (guessed)
[11/06 19:57:43     36s] Vertical Layer M1 offset = 18 (guessed)
[11/06 19:57:43     36s] Suggestion: specify LAYER OFFSET in LEF file
[11/06 19:57:43     36s] Reason: hard to extract LAYER OFFSET from standard cells
[11/06 19:57:43     36s] Start create_tracks
[11/06 19:57:43     36s] <CMD> defOut -floorplan ./variant_small.def
[11/06 19:57:43     36s] Writing DEF file './variant_small.def', current time is Thu Nov  6 19:57:43 2025 ...
[11/06 19:57:43     36s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/06 19:57:43     36s] DEF file './variant_small.def' is written, current time is Thu Nov  6 19:57:43 2025 ...
[11/06 19:57:43     36s] <CMD> deleteRow -site asap7sc7p5t
[11/06 19:57:43     36s] <CMD> floorPlan -b 0.0 0.0 2.376 2.052 0.0 0.0 2.376 2.052 0.216 0.216 2.16 1.836 -siteOnly FreePDK45_38x28_10R_NP_162NW_34O
[11/06 19:57:43     36s] Set DBUPerIGU to techSite FreePDK45_38x28_10R_NP_162NW_34O width 190.
[11/06 19:57:43     36s] 
[11/06 19:57:43     36s] Honor LEF defined pitches for advanced node
[11/06 19:57:43     36s] Horizontal Layer M2 offset = 18 (guessed)
[11/06 19:57:43     36s] Vertical Layer M1 offset = 18 (guessed)
[11/06 19:57:43     36s] Suggestion: specify LAYER OFFSET in LEF file
[11/06 19:57:43     36s] Reason: hard to extract LAYER OFFSET from standard cells
[11/06 19:57:43     36s] Start create_tracks
[11/06 19:57:43     36s] <CMD> defOut -floorplan ./variant_big.def
[11/06 19:57:43     36s] Writing DEF file './variant_big.def', current time is Thu Nov  6 19:57:43 2025 ...
[11/06 19:57:43     36s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[11/06 19:57:43     36s] DEF file './variant_big.def' is written, current time is Thu Nov  6 19:57:43 2025 ...
[11/06 20:27:24    335s] <CMD> win
[11/06 20:27:26    336s] <CMD> fit
[11/06 20:27:28    337s] <CMD> fit
[11/06 20:27:36    338s] <CMD> place_design
[11/06 20:27:36    338s] *** placeDesign #2 [begin] : totSession cpu/real = 0:05:38.6/0:30:33.2 (0.2), mem = 2335.8M
[11/06 20:27:36    338s] *** Starting placeDesign default flow ***
[11/06 20:27:36    338s] **WARN: (IMPTS-16):	Inconsistency detected in the time units specified among the timing libraries being used. Default system time unit of 1ns will be used. Use the 'setLibraryUnit' command to set a specific time unit.
[11/06 20:27:36    338s] Type 'man IMPTS-16' for more detail.
[11/06 20:27:36    338s] **WARN: (EMS-27):	Message (IMPTS-16) has exceeded the current message display limit of 1.
[11/06 20:27:36    338s] To increase the message display limit, refer to the product command reference manual.
[11/06 20:27:36    338s] ### Creating LA Mngr. totSessionCpu=0:05:39 mem=2335.8M
[11/06 20:27:36    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:39 mem=2335.8M
[11/06 20:27:36    338s] *** Start deleteBufferTree ***
[11/06 20:27:36    338s] Info: Detect buffers to remove automatically.
[11/06 20:27:36    338s] Analyzing netlist ...
[11/06 20:27:36    338s] Updating netlist
[11/06 20:27:36    338s] 
[11/06 20:27:36    338s] *summary: 0 instances (buffers/inverters) removed
[11/06 20:27:36    338s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/06 20:27:36    338s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 20:27:36    338s] Set Using Default Delay Limit as 101.
[11/06 20:27:36    338s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 20:27:36    338s] Set Default Net Delay as 0 ps.
[11/06 20:27:36    338s] Set Default Net Load as 0 pF. 
[11/06 20:27:36    338s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 20:27:36    338s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 20:27:36    338s] #################################################################################
[11/06 20:27:36    338s] # Design Stage: PreRoute
[11/06 20:27:36    338s] # Design Name: top_mixed
[11/06 20:27:36    338s] # Design Mode: 90nm
[11/06 20:27:36    338s] # Analysis Mode: MMMC OCV 
[11/06 20:27:36    338s] # Parasitics Mode: No SPEF/RCDB 
[11/06 20:27:36    338s] # Signoff Settings: SI Off 
[11/06 20:27:36    338s] #################################################################################
[11/06 20:27:36    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 2333.8M, InitMEM = 2333.8M)
[11/06 20:27:36    338s] Calculate early delays in OCV mode...
[11/06 20:27:36    338s] Calculate late delays in OCV mode...
[11/06 20:27:36    338s] Start delay calculation (fullDC) (8 T). (MEM=2333.81)
[11/06 20:27:36    338s] 
[11/06 20:27:36    338s] Trim Metal Layers:
[11/06 20:27:36    338s] LayerId::1 widthSet size::1
[11/06 20:27:36    338s] LayerId::2 widthSet size::1
[11/06 20:27:36    338s] LayerId::3 widthSet size::1
[11/06 20:27:36    338s] LayerId::4 widthSet size::1
[11/06 20:27:36    338s] LayerId::5 widthSet size::1
[11/06 20:27:36    338s] Updating RC grid for preRoute extraction ...
[11/06 20:27:36    338s] eee: pegSigSF::1.070000
[11/06 20:27:36    338s] Initializing multi-corner resistance tables ...
[11/06 20:27:36    339s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:27:36    339s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:27:36    339s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:27:36    339s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:27:36    339s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:27:36    339s] {RT Cmax 0 5 5 {4 0} 1}
[11/06 20:27:36    339s] eee: LAM: n=7 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.235500 newSi=0.000000 wHLS=0.588750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 20:27:36    339s] End AAE Lib Interpolated Model. (MEM=2345.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:27:36    339s] Total number of fetched objects 7
[11/06 20:27:37    339s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/06 20:27:37    339s] End delay calculation. (MEM=2609.12 CPU=0:00:00.1 REAL=0:00:01.0)
[11/06 20:27:37    339s] End delay calculation (fullDC). (MEM=2609.12 CPU=0:00:00.1 REAL=0:00:01.0)
[11/06 20:27:37    339s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2609.1M) ***
[11/06 20:27:37    339s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 20:27:37    339s] Set Using Default Delay Limit as 1000.
[11/06 20:27:37    339s] Set Default Net Delay as 1000 ps.
[11/06 20:27:37    339s] Set Default Net Load as 0.5 pF. 
[11/06 20:27:37    339s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/06 20:27:37    339s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2599.5M, EPOCH TIME: 1762432057.145277
[11/06 20:27:37    339s] Deleted 0 physical inst  (cell - / prefix -).
[11/06 20:27:37    339s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2599.5M, EPOCH TIME: 1762432057.145447
[11/06 20:27:37    339s] INFO: #ExclusiveGroups=0
[11/06 20:27:37    339s] INFO: There are no Exclusive Groups.
[11/06 20:27:37    339s] *** Starting "NanoPlace(TM) placement v#2 (mem=2599.5M)" ...
[11/06 20:27:39    341s] *** Build Buffered Sizing Timing Model
[11/06 20:27:39    341s] (cpu=0:00:02.5 mem=2599.5M) ***
[11/06 20:27:39    342s] *** Build Virtual Sizing Timing Model
[11/06 20:27:39    342s] (cpu=0:00:02.8 mem=2599.5M) ***
[11/06 20:27:39    342s] No user-set net weight.
[11/06 20:27:39    342s] Net fanout histogram:
[11/06 20:27:39    342s] 2		: 6 (85.7%) nets
[11/06 20:27:39    342s] 3		: 1 (14.3%) nets
[11/06 20:27:39    342s] 4     -	14	: 0 (0.0%) nets
[11/06 20:27:39    342s] 15    -	39	: 0 (0.0%) nets
[11/06 20:27:39    342s] 40    -	79	: 0 (0.0%) nets
[11/06 20:27:39    342s] 80    -	159	: 0 (0.0%) nets
[11/06 20:27:39    342s] 160   -	319	: 0 (0.0%) nets
[11/06 20:27:39    342s] 320   -	639	: 0 (0.0%) nets
[11/06 20:27:39    342s] 640   -	1279	: 0 (0.0%) nets
[11/06 20:27:39    342s] 1280  -	2559	: 0 (0.0%) nets
[11/06 20:27:39    342s] 2560  -	5119	: 0 (0.0%) nets
[11/06 20:27:39    342s] 5120+		: 0 (0.0%) nets
[11/06 20:27:39    342s] no activity file in design. spp won't run.
[11/06 20:27:39    342s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/06 20:27:39    342s] Scan chains were not defined.
[11/06 20:27:39    342s] Processing tracks to init pin-track alignment.
[11/06 20:27:39    342s] z: 1, totalTracks: 1
[11/06 20:27:39    342s] z: 4, totalTracks: 1
[11/06 20:27:39    342s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:27:39    342s] All LLGs are deleted
[11/06 20:27:39    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:39    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:39    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2599.5M, EPOCH TIME: 1762432059.875731
[11/06 20:27:39    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2599.5M, EPOCH TIME: 1762432059.876168
[11/06 20:27:39    342s] #std cell=3 (0 fixed + 3 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[11/06 20:27:39    342s] #ioInst=0 #net=7 #term=15 #term/net=2.14, #fixedIo=0, #floatIo=0, #fixedPin=5, #floatPin=0
[11/06 20:27:39    342s] stdCell: 3 single + 0 double + 0 multi
[11/06 20:27:39    342s] Total standard cell length = 0.0014 (mm), area = 0.0000 (mm^2)
[11/06 20:27:39    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2599.5M, EPOCH TIME: 1762432059.877072
[11/06 20:27:39    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:39    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:39    342s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2599.5M, EPOCH TIME: 1762432059.878003
[11/06 20:27:39    342s] Max number of tech site patterns supported in site array is 256.
[11/06 20:27:39    342s] WARNING (IMPSP-388): Default legality Top TechSite asap7sc7p5t, not compatible with with FPlan Default Site FreePDK45_38x28_10R_NP_162NW_34O.
[11/06 20:27:39    342s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'asap7sc7p5t', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:27:39    342s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/06 20:27:39    342s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:27:39    342s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2599.5M, EPOCH TIME: 1762432059.922337
[11/06 20:27:39    342s] After signature check, allow fast init is false, keep pre-filter is false.
[11/06 20:27:39    342s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/06 20:27:39    342s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2631.5M, EPOCH TIME: 1762432059.930439
[11/06 20:27:39    342s] SiteArray: non-trimmed site array dimensions = 1 x 10
[11/06 20:27:39    342s] SiteArray: use 4,096 bytes
[11/06 20:27:39    342s] SiteArray: current memory after site array memory allocation 2631.5M
[11/06 20:27:39    342s] SiteArray: FP blocked sites are writable
[11/06 20:27:39    342s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:27:39    342s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2631.5M, EPOCH TIME: 1762432059.931224
[11/06 20:27:39    342s] Process 0 wires and vias for routing blockage analysis
[11/06 20:27:39    342s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:2631.5M, EPOCH TIME: 1762432059.935078
[11/06 20:27:39    342s] SiteArray: number of non floorplan blocked sites for llg default is 10
[11/06 20:27:39    342s] Atter site array init, number of instance map data is 0.
[11/06 20:27:39    342s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.057, MEM:2631.5M, EPOCH TIME: 1762432059.935213
[11/06 20:27:39    342s] 
[11/06 20:27:39    342s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:27:39    342s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:27:39    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.059, MEM:2631.5M, EPOCH TIME: 1762432059.935661
[11/06 20:27:39    342s] 
[11/06 20:27:39    342s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:27:39    342s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:27:39    342s] Average module density = 0.466.
[11/06 20:27:39    342s] Density for the design = 0.466.
[11/06 20:27:39    342s]        = stdcell_area 5 sites (1 um^2) / alloc_area 10 sites (3 um^2).
[11/06 20:27:39    342s] Pin Density = 1.5000.
[11/06 20:27:39    342s]             = total # of pins 15 / total area 10.
[11/06 20:27:39    342s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2631.5M, EPOCH TIME: 1762432059.936068
[11/06 20:27:39    342s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2631.5M, EPOCH TIME: 1762432059.936160
[11/06 20:27:39    342s] OPERPROF: Starting pre-place ADS at level 1, MEM:2631.5M, EPOCH TIME: 1762432059.936223
[11/06 20:27:39    342s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2631.5M, EPOCH TIME: 1762432059.936300
[11/06 20:27:39    342s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2631.5M, EPOCH TIME: 1762432059.936357
[11/06 20:27:39    342s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2631.5M, EPOCH TIME: 1762432059.936436
[11/06 20:27:39    342s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2631.5M, EPOCH TIME: 1762432059.936493
[11/06 20:27:39    342s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2631.5M, EPOCH TIME: 1762432059.936546
[11/06 20:27:39    342s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:2631.5M, EPOCH TIME: 1762432059.937330
[11/06 20:27:39    342s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2631.5M, EPOCH TIME: 1762432059.937389
[11/06 20:27:39    342s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2631.5M, EPOCH TIME: 1762432059.937444
[11/06 20:27:39    342s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:2631.5M, EPOCH TIME: 1762432059.937496
[11/06 20:27:39    342s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:2631.5M, EPOCH TIME: 1762432059.937554
[11/06 20:27:39    342s] ADSU 0.466 -> 0.466. site 10.000 -> 10.000. GS 11.200
[11/06 20:27:39    342s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:2631.5M, EPOCH TIME: 1762432059.937652
[11/06 20:27:39    342s] OPERPROF: Starting spMPad at level 1, MEM:2335.5M, EPOCH TIME: 1762432059.939604
[11/06 20:27:39    342s] OPERPROF:   Starting spContextMPad at level 2, MEM:2335.5M, EPOCH TIME: 1762432059.939699
[11/06 20:27:39    342s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1762432059.939759
[11/06 20:27:39    342s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1762432059.939824
[11/06 20:27:39    342s] Initial padding reaches pin density 12.163 for top
[11/06 20:27:39    342s] InitPadU 0.466 -> 0.966 for top
[11/06 20:27:39    342s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/06 20:27:39    342s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2335.5M, EPOCH TIME: 1762432059.940246
[11/06 20:27:39    342s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1762432059.940323
[11/06 20:27:39    342s] === lastAutoLevel = 1 
[11/06 20:27:39    342s] OPERPROF: Starting spInitNetWt at level 1, MEM:2335.5M, EPOCH TIME: 1762432059.940490
[11/06 20:27:39    342s] no activity file in design. spp won't run.
[11/06 20:27:39    342s] [spp] 0
[11/06 20:27:39    342s] [adp] 0:1:1:3
[11/06 20:27:40    342s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.300, REAL:0.553, MEM:2345.0M, EPOCH TIME: 1762432060.493517
[11/06 20:27:40    342s] Clock gating cells determined by native netlist tracing.
[11/06 20:27:40    342s] no activity file in design. spp won't run.
[11/06 20:27:40    342s] no activity file in design. spp won't run.
[11/06 20:27:40    342s] OPERPROF: Starting npMain at level 1, MEM:2347.0M, EPOCH TIME: 1762432060.661496
[11/06 20:27:40    342s] OPERPROF:   Starting npPlace at level 2, MEM:2347.0M, EPOCH TIME: 1762432060.664520
[11/06 20:27:40    342s] Iteration  1: Total net bbox = 9.578e+00 (6.26e+00 3.32e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 9.578e+00 (6.26e+00 3.32e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2358.0M
[11/06 20:27:40    342s] Iteration  2: Total net bbox = 9.578e+00 (6.26e+00 3.32e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 9.578e+00 (6.26e+00 3.32e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2358.0M
[11/06 20:27:40    342s] GP RA stats: MHOnly 0 nrInst 3 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/06 20:27:40    342s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2488.4M, EPOCH TIME: 1762432060.687577
[11/06 20:27:40    342s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2488.4M, EPOCH TIME: 1762432060.687698
[11/06 20:27:40    342s] Iteration  3: Total net bbox = 9.129e+00 (5.97e+00 3.16e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 9.129e+00 (5.97e+00 3.16e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2392.4M
[11/06 20:27:40    342s] Total number of setup views is 1.
[11/06 20:27:40    342s] Total number of active setup views is 1.
[11/06 20:27:40    342s] Active setup views:
[11/06 20:27:40    342s]     WC_VIEW
[11/06 20:27:40    342s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2376.4M, EPOCH TIME: 1762432060.719394
[11/06 20:27:40    342s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2376.4M, EPOCH TIME: 1762432060.719672
[11/06 20:27:40    342s] Iteration  4: Total net bbox = 9.598e+00 (6.22e+00 3.37e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 9.598e+00 (6.22e+00 3.37e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2376.4M
[11/06 20:27:40    342s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2376.4M, EPOCH TIME: 1762432060.750862
[11/06 20:27:40    342s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2376.4M, EPOCH TIME: 1762432060.751167
[11/06 20:27:40    342s] Iteration  5: Total net bbox = 1.150e+01 (6.93e+00 4.57e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 1.150e+01 (6.93e+00 4.57e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2376.4M
[11/06 20:27:40    342s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.088, MEM:2376.4M, EPOCH TIME: 1762432060.752550
[11/06 20:27:40    342s] OPERPROF: Finished npMain at level 1, CPU:0.100, REAL:0.092, MEM:2376.4M, EPOCH TIME: 1762432060.753482
[11/06 20:27:40    342s] [adp] clock
[11/06 20:27:40    342s] [adp] weight, nr nets, wire length
[11/06 20:27:40    342s] [adp]      0        3  3.877000
[11/06 20:27:40    342s] [adp] data
[11/06 20:27:40    342s] [adp] weight, nr nets, wire length
[11/06 20:27:40    342s] [adp]      0        4  7.533000
[11/06 20:27:40    342s] [adp] 0.000000|0.000000|0.000000
[11/06 20:27:40    342s] Iteration  6: Total net bbox = 1.141e+01 (6.82e+00 4.59e+00)
[11/06 20:27:40    342s]               Est.  stn bbox = 1.141e+01 (6.82e+00 4.59e+00)
[11/06 20:27:40    342s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2376.4M
[11/06 20:27:40    342s] *** cost = 1.141e+01 (6.82e+00 4.59e+00) (cpu for global=0:00:00.2) real=0:00:00.0***
[11/06 20:27:40    342s] Placement multithread real runtime: 0:00:00.0 with 8 threads.
[11/06 20:27:40    342s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/06 20:27:40    342s] Saved padding area to DB
[11/06 20:27:40    342s] All LLGs are deleted
[11/06 20:27:40    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2376.4M, EPOCH TIME: 1762432060.756048
[11/06 20:27:40    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2376.4M, EPOCH TIME: 1762432060.756312
[11/06 20:27:40    342s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[11/06 20:27:40    342s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[11/06 20:27:40    342s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/06 20:27:40    342s] Type 'man IMPSP-9025' for more detail.
[11/06 20:27:40    342s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2376.4M, EPOCH TIME: 1762432060.759366
[11/06 20:27:40    342s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2376.4M, EPOCH TIME: 1762432060.759685
[11/06 20:27:40    342s] Processing tracks to init pin-track alignment.
[11/06 20:27:40    342s] z: 1, totalTracks: 1
[11/06 20:27:40    342s] z: 4, totalTracks: 1
[11/06 20:27:40    342s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:27:40    342s] All LLGs are deleted
[11/06 20:27:40    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2376.4M, EPOCH TIME: 1762432060.763888
[11/06 20:27:40    342s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2376.4M, EPOCH TIME: 1762432060.764048
[11/06 20:27:40    342s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2376.4M, EPOCH TIME: 1762432060.764592
[11/06 20:27:40    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:40    342s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2376.4M, EPOCH TIME: 1762432060.764905
[11/06 20:27:40    342s] Max number of tech site patterns supported in site array is 256.
[11/06 20:27:40    342s] WARNING (IMPSP-388): Default legality Top TechSite asap7sc7p5t, not compatible with with FPlan Default Site FreePDK45_38x28_10R_NP_162NW_34O.
[11/06 20:27:40    342s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'asap7sc7p5t', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:27:40    342s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/06 20:27:40    342s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:27:40    342s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2376.4M, EPOCH TIME: 1762432060.778067
[11/06 20:27:40    342s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 20:27:40    342s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 20:27:40    342s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.006, MEM:2376.4M, EPOCH TIME: 1762432060.783673
[11/06 20:27:40    342s] Fast DP-INIT is on for default
[11/06 20:27:40    342s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:27:40    342s] Atter site array init, number of instance map data is 0.
[11/06 20:27:40    342s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2376.4M, EPOCH TIME: 1762432060.784065
[11/06 20:27:40    342s] 
[11/06 20:27:40    342s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:27:40    342s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:27:40    342s] OPERPROF:       Starting CMU at level 4, MEM:2376.4M, EPOCH TIME: 1762432060.784331
[11/06 20:27:40    342s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'AND2x2_ASAP7_75t_R_upper'.
[11/06 20:27:40    342s] Type 'man IMPSP-270' for more detail.
[11/06 20:27:40    342s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'AND3x1_ASAP7_75t_R_upper'.
[11/06 20:27:40    342s] Type 'man IMPSP-270' for more detail.
[11/06 20:27:40    342s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.047, MEM:2376.4M, EPOCH TIME: 1762432060.830965
[11/06 20:27:40    342s] 
[11/06 20:27:40    342s] Bad Lib Cell Checking (CMU) is done! (2)
[11/06 20:27:40    342s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.067, MEM:2376.4M, EPOCH TIME: 1762432060.831131
[11/06 20:27:40    342s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2376.4M, EPOCH TIME: 1762432060.831227
[11/06 20:27:40    342s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:2376.4M, EPOCH TIME: 1762432060.834797
[11/06 20:27:40    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2376.4MB).
[11/06 20:27:40    342s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.075, MEM:2376.4M, EPOCH TIME: 1762432060.835123
[11/06 20:27:40    342s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.076, MEM:2376.4M, EPOCH TIME: 1762432060.835247
[11/06 20:27:40    342s] TDRefine: refinePlace mode is spiral
[11/06 20:27:40    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.297669.2
[11/06 20:27:40    342s] OPERPROF: Starting RefinePlace at level 1, MEM:2376.4M, EPOCH TIME: 1762432060.835455
[11/06 20:27:40    342s] *** Starting refinePlace (0:05:43 mem=2376.4M) ***
[11/06 20:27:40    342s] Total net bbox length = 1.141e+01 (6.822e+00 4.588e+00) (ext = 7.310e+00)
[11/06 20:27:40    342s] 
[11/06 20:27:40    342s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:27:40    342s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:27:40    342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 20:27:40    342s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:27:40    342s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:27:40    342s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2376.4M, EPOCH TIME: 1762432060.841224
[11/06 20:27:40    342s] Starting refinePlace ...
[11/06 20:27:40    342s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:27:40    342s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:27:40    342s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2472.4M, EPOCH TIME: 1762432060.847799
[11/06 20:27:40    342s] DDP initSite1 nrRow 1 nrJob 1
[11/06 20:27:40    342s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2472.4M, EPOCH TIME: 1762432060.847962
[11/06 20:27:40    342s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2472.4M, EPOCH TIME: 1762432060.848109
[11/06 20:27:40    342s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2472.4M, EPOCH TIME: 1762432060.848210
[11/06 20:27:40    342s] DDP markSite nrRow 1 nrJob 1
[11/06 20:27:40    342s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2472.4M, EPOCH TIME: 1762432060.848359
[11/06 20:27:40    342s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2472.4M, EPOCH TIME: 1762432060.848460
[11/06 20:27:40    342s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2472.4M, EPOCH TIME: 1762432060.848650
[11/06 20:27:40    342s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2472.4M, EPOCH TIME: 1762432060.848743
[11/06 20:27:40    342s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2472.4M, EPOCH TIME: 1762432060.848890
[11/06 20:27:40    342s] ** Cut row section cpu time 0:00:00.0.
[11/06 20:27:40    342s]  ** Cut row section real time 0:00:00.0.
[11/06 20:27:40    342s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2472.4M, EPOCH TIME: 1762432060.849032
[11/06 20:27:40    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:27:40    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:27:40    342s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 20:27:40    342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2344.4MB) @(0:05:43 - 0:05:43).
[11/06 20:27:40    342s] Move report: preRPlace moves 1 insts, mean move: 0.06 um, max move: 0.06 um 
[11/06 20:27:40    342s] 	Max move on inst (U_BOT): (0.65, 0.22) --> (0.60, 0.22)
[11/06 20:27:40    342s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1_bottom
[11/06 20:27:40    342s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 20:27:40    342s] tweakage running in 8 threads.
[11/06 20:27:40    342s] Placement tweakage begins.
[11/06 20:27:40    342s] wire length = 1.124e+01
[11/06 20:27:40    342s] wire length = 9.877e+00
[11/06 20:27:40    342s] Placement tweakage ends.
[11/06 20:27:40    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:27:40    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:27:40    342s] Move report: tweak moves 2 insts, mean move: 1.81 um, max move: 1.81 um 
[11/06 20:27:40    342s] 	Max move on inst (U_UP): (1.24, 1.05) --> (0.22, 0.26)
[11/06 20:27:40    342s] 
[11/06 20:27:40    342s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/06 20:27:40    342s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U_UP' (Cell AND2x2_ASAP7_75t_R_upper).
[11/06 20:27:40    342s] Type 'man IMPSP-2020' for more detail.
[11/06 20:27:40    342s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U_UP2' (Cell AND3x1_ASAP7_75t_R_upper).
[11/06 20:27:40    342s] Type 'man IMPSP-2020' for more detail.
[11/06 20:27:41    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:27:41    342s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:27:41    342s] Move report: legalization moves 2 insts, mean move: 0.45 um, max move: 0.85 um spiral
[11/06 20:27:41    342s] 	Max move on inst (U_UP2): (1.24, 1.05) --> (1.22, 0.22)
[11/06 20:27:41    342s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 20:27:41    342s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 20:27:41    342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2344.4MB) @(0:05:43 - 0:05:43).
[11/06 20:27:41    342s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/06 20:27:41    342s] Move report: Detail placement moves 3 insts, mean move: 0.99 um, max move: 1.86 um 
[11/06 20:27:41    342s] 	Max move on inst (U_UP): (1.24, 1.05) --> (0.22, 0.22)
[11/06 20:27:41    342s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2344.4MB
[11/06 20:27:41    342s] Statistics of distance of Instance movement in refine placement:
[11/06 20:27:41    342s]   maximum (X+Y) =         1.86 um
[11/06 20:27:41    342s]   inst (U_UP) with max move: (1.242, 1.046) -> (0.216, 0.216)
[11/06 20:27:41    342s]   mean    (X+Y) =         0.99 um
[11/06 20:27:41    342s] Summary Report:
[11/06 20:27:41    342s] Instances move: 3 (out of 3 movable)
[11/06 20:27:41    342s] Instances flipped: 0
[11/06 20:27:41    342s] Mean displacement: 0.99 um
[11/06 20:27:41    342s] Max displacement: 1.86 um (Instance: U_UP) (1.242, 1.046) -> (0.216, 0.216)
[11/06 20:27:41    342s] 	Length: 2 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_R_upper
[11/06 20:27:41    342s] 	Violation at original loc: Pre-route DRC Violation
[11/06 20:27:41    342s] Total instances moved : 3
[11/06 20:27:41    342s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.180, MEM:2344.4M, EPOCH TIME: 1762432061.021654
[11/06 20:27:41    342s] Total net bbox length = 9.467e+00 (5.153e+00 4.314e+00) (ext = 6.711e+00)
[11/06 20:27:41    342s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2344.4MB
[11/06 20:27:41    342s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2344.4MB) @(0:05:43 - 0:05:43).
[11/06 20:27:41    342s] *** Finished refinePlace (0:05:43 mem=2344.4M) ***
[11/06 20:27:41    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.297669.2
[11/06 20:27:41    342s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.187, MEM:2344.4M, EPOCH TIME: 1762432061.022710
[11/06 20:27:41    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2344.4M, EPOCH TIME: 1762432061.022915
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] All LLGs are deleted
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2344.4M, EPOCH TIME: 1762432061.023476
[11/06 20:27:41    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2344.4M, EPOCH TIME: 1762432061.027513
[11/06 20:27:41    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2344.4M, EPOCH TIME: 1762432061.029258
[11/06 20:27:41    342s] *** End of Placement (cpu=0:00:03.5, real=0:00:04.0, mem=2344.4M) ***
[11/06 20:27:41    342s] Processing tracks to init pin-track alignment.
[11/06 20:27:41    342s] z: 1, totalTracks: 1
[11/06 20:27:41    342s] z: 4, totalTracks: 1
[11/06 20:27:41    342s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:27:41    342s] All LLGs are deleted
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2344.4M, EPOCH TIME: 1762432061.032845
[11/06 20:27:41    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2344.4M, EPOCH TIME: 1762432061.033058
[11/06 20:27:41    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2344.4M, EPOCH TIME: 1762432061.033225
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2344.4M, EPOCH TIME: 1762432061.033541
[11/06 20:27:41    342s] Max number of tech site patterns supported in site array is 256.
[11/06 20:27:41    342s] WARNING (IMPSP-388): Default legality Top TechSite asap7sc7p5t, not compatible with with FPlan Default Site FreePDK45_38x28_10R_NP_162NW_34O.
[11/06 20:27:41    342s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'asap7sc7p5t', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:27:41    342s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/06 20:27:41    342s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:27:41    342s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2344.4M, EPOCH TIME: 1762432061.048872
[11/06 20:27:41    342s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 20:27:41    342s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 20:27:41    342s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:2377.4M, EPOCH TIME: 1762432061.056095
[11/06 20:27:41    342s] Fast DP-INIT is on for default
[11/06 20:27:41    342s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:27:41    342s] Atter site array init, number of instance map data is 0.
[11/06 20:27:41    342s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:2377.4M, EPOCH TIME: 1762432061.056500
[11/06 20:27:41    342s] 
[11/06 20:27:41    342s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:27:41    342s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:27:41    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:2377.4M, EPOCH TIME: 1762432061.056878
[11/06 20:27:41    342s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2377.4M, EPOCH TIME: 1762432061.056966
[11/06 20:27:41    342s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2377.4M, EPOCH TIME: 1762432061.057033
[11/06 20:27:41    342s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.004, MEM:2377.4M, EPOCH TIME: 1762432061.060719
[11/06 20:27:41    342s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[11/06 20:27:41    342s] Density distribution unevenness ratio = 0.000%
[11/06 20:27:41    342s] Density distribution unevenness ratio (U70) = 0.000%
[11/06 20:27:41    342s] Density distribution unevenness ratio (U80) = 0.000%
[11/06 20:27:41    342s] Density distribution unevenness ratio (U90) = 0.000%
[11/06 20:27:41    342s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.008, MEM:2377.4M, EPOCH TIME: 1762432061.064756
[11/06 20:27:41    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2377.4M, EPOCH TIME: 1762432061.064830
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] All LLGs are deleted
[11/06 20:27:41    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:27:41    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2377.4M, EPOCH TIME: 1762432061.065002
[11/06 20:27:41    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2377.4M, EPOCH TIME: 1762432061.065078
[11/06 20:27:41    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2377.4M, EPOCH TIME: 1762432061.065701
[11/06 20:27:41    342s] *** Free Virtual Timing Model ...(mem=2377.4M)
[11/06 20:27:41    342s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 20:27:41    342s] Set Using Default Delay Limit as 101.
[11/06 20:27:41    342s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 20:27:41    342s] Set Default Net Delay as 0 ps.
[11/06 20:27:41    342s] Set Default Net Load as 0 pF. 
[11/06 20:27:41    342s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 20:27:41    343s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 20:27:41    343s] #################################################################################
[11/06 20:27:41    343s] # Design Stage: PreRoute
[11/06 20:27:41    343s] # Design Name: top_mixed
[11/06 20:27:41    343s] # Design Mode: 90nm
[11/06 20:27:41    343s] # Analysis Mode: MMMC OCV 
[11/06 20:27:41    343s] # Parasitics Mode: No SPEF/RCDB 
[11/06 20:27:41    343s] # Signoff Settings: SI Off 
[11/06 20:27:41    343s] #################################################################################
[11/06 20:27:41    343s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.8M, InitMEM = 2365.8M)
[11/06 20:27:41    343s] Calculate early delays in OCV mode...
[11/06 20:27:41    343s] Calculate late delays in OCV mode...
[11/06 20:27:41    343s] Start delay calculation (fullDC) (8 T). (MEM=2365.79)
[11/06 20:27:41    343s] End AAE Lib Interpolated Model. (MEM=2377.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:27:41    343s] Total number of fetched objects 7
[11/06 20:27:41    343s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:27:41    343s] End delay calculation. (MEM=2641.1 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 20:27:41    343s] End delay calculation (fullDC). (MEM=2641.1 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 20:27:41    343s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2641.1M) ***
[11/06 20:27:41    343s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 20:27:41    343s] Set Using Default Delay Limit as 1000.
[11/06 20:27:41    343s] Set Default Net Delay as 1000 ps.
[11/06 20:27:41    343s] Set Default Net Load as 0.5 pF. 
[11/06 20:27:41    343s] Info: Disable timing driven in postCTS congRepair.
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] Starting congRepair ...
[11/06 20:27:41    343s] User Input Parameters:
[11/06 20:27:41    343s] - Congestion Driven    : On
[11/06 20:27:41    343s] - Timing Driven        : Off
[11/06 20:27:41    343s] - Area-Violation Based : On
[11/06 20:27:41    343s] - Start Rollback Level : -5
[11/06 20:27:41    343s] - Legalized            : On
[11/06 20:27:41    343s] - Window Based         : Off
[11/06 20:27:41    343s] - eDen incr mode       : Off
[11/06 20:27:41    343s] - Small incr mode      : Off
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2631.5M, EPOCH TIME: 1762432061.561939
[11/06 20:27:41    343s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:2631.5M, EPOCH TIME: 1762432061.566385
[11/06 20:27:41    343s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2631.5M, EPOCH TIME: 1762432061.566489
[11/06 20:27:41    343s] Starting Early Global Route congestion estimation: mem = 2631.5M
[11/06 20:27:41    343s] (I)      ======================== Layers ========================
[11/06 20:27:41    343s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:27:41    343s] (I)      | DB# | ID |           Name |    Type | #Masks | Extra |
[11/06 20:27:41    343s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:27:41    343s] (I)      |   1 |  1 |           M1_m |    wire |      1 |       |
[11/06 20:27:41    343s] (I)      |  34 |  1 |           V1_m |     cut |      1 |       |
[11/06 20:27:41    343s] (I)      |   2 |  2 |           M2_m |    wire |      1 |       |
[11/06 20:27:41    343s] (I)      |  35 |  2 | VIA_PAD_TO_M2M |     cut |      1 |       |
[11/06 20:27:41    343s] (I)      |   3 |  3 |        Pad_mid |    wire |      1 |       |
[11/06 20:27:41    343s] (I)      |  36 |  3 |  VIA_M2_TO_PAD |     cut |      1 |       |
[11/06 20:27:41    343s] (I)      |   4 |  4 |             M2 |    wire |      1 |       |
[11/06 20:27:41    343s] (I)      |  37 |  4 |           via1 |     cut |      1 |       |
[11/06 20:27:41    343s] (I)      |   5 |  5 |             M1 |    wire |      1 |       |
[11/06 20:27:41    343s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:27:41    343s] (I)      |  64 | 64 |         RVTN_m | implant |        |       |
[11/06 20:27:41    343s] (I)      |  65 | 65 |         RVTP_m | implant |        |       |
[11/06 20:27:41    343s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:27:41    343s] (I)      Started Import and model ( Curr Mem: 2631.49 MB )
[11/06 20:27:41    343s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:27:41    343s] (I)      == Non-default Options ==
[11/06 20:27:41    343s] (I)      Maximum routing layer                              : 5
[11/06 20:27:41    343s] (I)      Number of threads                                  : 8
[11/06 20:27:41    343s] (I)      Use non-blocking free Dbs wires                    : false
[11/06 20:27:41    343s] (I)      Method to set GCell size                           : row
[11/06 20:27:41    343s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/06 20:27:41    343s] (I)      Use row-based GCell size
[11/06 20:27:41    343s] (I)      Use row-based GCell align
[11/06 20:27:41    343s] (I)      layer 0 area = 0
[11/06 20:27:41    343s] (I)      layer 1 area = 0
[11/06 20:27:41    343s] (I)      layer 2 area = 0
[11/06 20:27:41    343s] (I)      layer 3 area = 0
[11/06 20:27:41    343s] (I)      layer 4 area = 0
[11/06 20:27:41    343s] (I)      GCell unit size   : 1400
[11/06 20:27:41    343s] (I)      GCell multiplier  : 1
[11/06 20:27:41    343s] (I)      GCell row height  : 1400
[11/06 20:27:41    343s] (I)      Actual row height : 1400
[11/06 20:27:41    343s] (I)      GCell align ref   : 216 216
[11/06 20:27:41    343s] [NR-eGR] Track table information for default rule: 
[11/06 20:27:41    343s] [NR-eGR] M1_m has single uniform track structure
[11/06 20:27:41    343s] [NR-eGR] M2_m has single uniform track structure
[11/06 20:27:41    343s] [NR-eGR] Pad_mid has single uniform track structure
[11/06 20:27:41    343s] [NR-eGR] M2 has single uniform track structure
[11/06 20:27:41    343s] [NR-eGR] M1 has single uniform track structure
[11/06 20:27:41    343s] (I)      =================== Default via ===================
[11/06 20:27:41    343s] (I)      +---+----------------------+----------------------+
[11/06 20:27:41    343s] (I)      | Z | Code  Single-Cut     | Code  Multi-Cut      |
[11/06 20:27:41    343s] (I)      +---+----------------------+----------------------+
[11/06 20:27:41    343s] (I)      | 1 |    4  VIA12_m        |    4  VIA12_m        |
[11/06 20:27:41    343s] (I)      | 2 |    3  PADMID_TO_M2_M |    3  PADMID_TO_M2_M |
[11/06 20:27:41    343s] (I)      | 3 |    2  M2_TO_PADMID   |    2  M2_TO_PADMID   |
[11/06 20:27:41    343s] (I)      | 4 |    1  VIA12          |    1  VIA12          |
[11/06 20:27:41    343s] (I)      +---+----------------------+----------------------+
[11/06 20:27:41    343s] [NR-eGR] Read 0 PG shapes
[11/06 20:27:41    343s] [NR-eGR] Read 0 clock shapes
[11/06 20:27:41    343s] [NR-eGR] Read 0 other shapes
[11/06 20:27:41    343s] [NR-eGR] #Routing Blockages  : 0
[11/06 20:27:41    343s] [NR-eGR] #Instance Blockages : 13
[11/06 20:27:41    343s] [NR-eGR] #PG Blockages       : 0
[11/06 20:27:41    343s] [NR-eGR] #Halo Blockages     : 0
[11/06 20:27:41    343s] [NR-eGR] #Boundary Blockages : 0
[11/06 20:27:41    343s] [NR-eGR] #Clock Blockages    : 0
[11/06 20:27:41    343s] [NR-eGR] #Other Blockages    : 0
[11/06 20:27:41    343s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 20:27:41    343s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 20:27:41    343s] [NR-eGR] Read 7 nets ( ignored 0 )
[11/06 20:27:41    343s] (I)      early_global_route_priority property id does not exist.
[11/06 20:27:41    343s] (I)      Read Num Blocks=13  Num Prerouted Wires=0  Num CS=0
[11/06 20:27:41    343s] (I)      Layer 1 (H) : #blockages 0 : #preroutes 0
[11/06 20:27:41    343s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 20:27:41    343s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 20:27:41    343s] (I)      Layer 4 (H) : #blockages 13 : #preroutes 0
[11/06 20:27:41    343s] (I)      Number of ignored nets                =      0
[11/06 20:27:41    343s] (I)      Number of connected nets              =      0
[11/06 20:27:41    343s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/06 20:27:41    343s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 20:27:41    343s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 20:27:41    343s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 20:27:41    343s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[11/06 20:27:41    343s] (I)      Ndr track 0 does not exist
[11/06 20:27:41    343s] (I)      ---------------------Grid Graph Info--------------------
[11/06 20:27:41    343s] (I)      Routing area        : (0, 0) - (2376, 2052)
[11/06 20:27:41    343s] (I)      Core area           : (216, 216) - (2160, 1836)
[11/06 20:27:41    343s] (I)      Site width          :   190  (dbu)
[11/06 20:27:41    343s] (I)      Row height          :  1400  (dbu)
[11/06 20:27:41    343s] (I)      GCell row height    :  1400  (dbu)
[11/06 20:27:41    343s] (I)      GCell width         :  1400  (dbu)
[11/06 20:27:41    343s] (I)      GCell height        :  1400  (dbu)
[11/06 20:27:41    343s] (I)      Grid                :     2     2     5
[11/06 20:27:41    343s] (I)      Layer numbers       :     1     2     3     4     5
[11/06 20:27:41    343s] (I)      Vertical capacity   :     0     0     0  1400     0
[11/06 20:27:41    343s] (I)      Horizontal capacity :     0  1400  1400     0  1400
[11/06 20:27:41    343s] (I)      Default wire width  :    18    18    40    70    70
[11/06 20:27:41    343s] (I)      Default wire space  :    18    18    40    70    70
[11/06 20:27:41    343s] (I)      Default wire pitch  :    36    36    80   140   140
[11/06 20:27:41    343s] (I)      Default pitch size  :    36    36    80   190   140
[11/06 20:27:41    343s] (I)      First track coord   :    18    18    98   208   158
[11/06 20:27:41    343s] (I)      Num tracks per GCell: 38.89 38.89 17.50  7.37 10.00
[11/06 20:27:41    343s] (I)      Total num of tracks :    66    57    25    12    14
[11/06 20:27:41    343s] (I)      Num of masks        :     1     1     1     1     1
[11/06 20:27:41    343s] (I)      Num of trim masks   :     0     0     0     0     0
[11/06 20:27:41    343s] (I)      --------------------------------------------------------
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] [NR-eGR] ============ Routing rule table ============
[11/06 20:27:41    343s] [NR-eGR] Rule id: 0  Nets: 7
[11/06 20:27:41    343s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 20:27:41    343s] (I)                    Layer   2   3    4    5 
[11/06 20:27:41    343s] (I)                    Pitch  36  80  190  140 
[11/06 20:27:41    343s] (I)             #Used tracks   1   1    1    1 
[11/06 20:27:41    343s] (I)       #Fully used tracks   1   1    1    1 
[11/06 20:27:41    343s] [NR-eGR] ========================================
[11/06 20:27:41    343s] [NR-eGR] 
[11/06 20:27:41    343s] (I)      =============== Blocked Tracks ===============
[11/06 20:27:41    343s] (I)      +-------+---------+----------+---------------+
[11/06 20:27:41    343s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 20:27:41    343s] (I)      +-------+---------+----------+---------------+
[11/06 20:27:41    343s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 20:27:41    343s] (I)      |     2 |     114 |        0 |         0.00% |
[11/06 20:27:41    343s] (I)      |     3 |      50 |        0 |         0.00% |
[11/06 20:27:41    343s] (I)      |     4 |      24 |        0 |         0.00% |
[11/06 20:27:41    343s] (I)      |     5 |      28 |       24 |        85.71% |
[11/06 20:27:41    343s] (I)      +-------+---------+----------+---------------+
[11/06 20:27:41    343s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2631.49 MB )
[11/06 20:27:41    343s] (I)      Reset routing kernel
[11/06 20:27:41    343s] (I)      Started Global Routing ( Curr Mem: 2631.49 MB )
[11/06 20:27:41    343s] (I)      totalPins=15  totalGlobalPin=2 (13.33%)
[11/06 20:27:41    343s] (I)      total 2D Cap : 195 = (171 H, 24 V)
[11/06 20:27:41    343s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 5]
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1a Route ============
[11/06 20:27:41    343s] (I)      Usage: 1 = (0 H, 1 V) = (0.00% H, 4.17% V) = (0.000e+00um H, 1.400e+00um V)
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1b Route ============
[11/06 20:27:41    343s] (I)      Usage: 1 = (0 H, 1 V) = (0.00% H, 4.17% V) = (0.000e+00um H, 1.400e+00um V)
[11/06 20:27:41    343s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.400000e+00um
[11/06 20:27:41    343s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 20:27:41    343s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1c Route ============
[11/06 20:27:41    343s] (I)      Usage: 1 = (0 H, 1 V) = (0.00% H, 4.17% V) = (0.000e+00um H, 1.400e+00um V)
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1d Route ============
[11/06 20:27:41    343s] (I)      Usage: 1 = (0 H, 1 V) = (0.00% H, 4.17% V) = (0.000e+00um H, 1.400e+00um V)
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1e Route ============
[11/06 20:27:41    343s] (I)      Usage: 1 = (0 H, 1 V) = (0.00% H, 4.17% V) = (0.000e+00um H, 1.400e+00um V)
[11/06 20:27:41    343s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.400000e+00um
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] (I)      ============  Phase 1l Route ============
[11/06 20:27:41    343s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 20:27:41    343s] (I)      Layer  2:         57         1         0           0          78    ( 0.00%) 
[11/06 20:27:41    343s] (I)      Layer  3:         25         0         0           0          35    ( 0.00%) 
[11/06 20:27:41    343s] (I)      Layer  4:         12         1         0           0          15    ( 0.00%) 
[11/06 20:27:41    343s] (I)      Layer  5:          2         0         0          10          10    (50.00%) 
[11/06 20:27:41    343s] (I)      Total:            96         2         0          10         136    ( 6.85%) 
[11/06 20:27:41    343s] (I)      
[11/06 20:27:41    343s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 20:27:41    343s] [NR-eGR]                        OverCon            
[11/06 20:27:41    343s] [NR-eGR]                         #Gcell     %Gcell
[11/06 20:27:41    343s] [NR-eGR]        Layer             (1-0)    OverCon
[11/06 20:27:41    343s] [NR-eGR] ----------------------------------------------
[11/06 20:27:41    343s] [NR-eGR]    M1_m ( 1)         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR]    M2_m ( 2)         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR] Pad_mid ( 3)         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR]      M2 ( 4)         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR]      M1 ( 5)         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR] ----------------------------------------------
[11/06 20:27:41    343s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/06 20:27:41    343s] [NR-eGR] 
[11/06 20:27:41    343s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2663.50 MB )
[11/06 20:27:41    343s] (I)      total 2D Cap : 196 = (172 H, 24 V)
[11/06 20:27:41    343s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/06 20:27:41    343s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2663.5M
[11/06 20:27:41    343s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.023, MEM:2663.5M, EPOCH TIME: 1762432061.589594
[11/06 20:27:41    343s] OPERPROF: Starting HotSpotCal at level 1, MEM:2663.5M, EPOCH TIME: 1762432061.589649
[11/06 20:27:41    343s] [hotspot] +------------+---------------+---------------+
[11/06 20:27:41    343s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 20:27:41    343s] [hotspot] +------------+---------------+---------------+
[11/06 20:27:41    343s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 20:27:41    343s] [hotspot] +------------+---------------+---------------+
[11/06 20:27:41    343s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 20:27:41    343s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 20:27:41    343s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2663.5M, EPOCH TIME: 1762432061.593586
[11/06 20:27:41    343s] Skipped repairing congestion.
[11/06 20:27:41    343s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2663.5M, EPOCH TIME: 1762432061.593693
[11/06 20:27:41    343s] Starting Early Global Route wiring: mem = 2663.5M
[11/06 20:27:41    343s] (I)      ============= Track Assignment ============
[11/06 20:27:41    343s] (I)      Started Track Assignment (8T) ( Curr Mem: 2663.50 MB )
[11/06 20:27:41    343s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/06 20:27:41    343s] (I)      Run Multi-thread track assignment
[11/06 20:27:41    343s] (I)      Finished Track Assignment (8T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.50 MB )
[11/06 20:27:41    343s] (I)      Started Export ( Curr Mem: 2663.50 MB )
[11/06 20:27:41    343s] [NR-eGR]                  Length (um)  Vias 
[11/06 20:27:41    343s] [NR-eGR] -----------------------------------
[11/06 20:27:41    343s] [NR-eGR]  M1_m     (1V)             0     7 
[11/06 20:27:41    343s] [NR-eGR]  M2_m     (2H)             1     7 
[11/06 20:27:41    343s] [NR-eGR]  Pad_mid  (3H)             3    12 
[11/06 20:27:41    343s] [NR-eGR]  M2       (4V)             5     4 
[11/06 20:27:41    343s] [NR-eGR]  M1       (5H)             2     0 
[11/06 20:27:41    343s] [NR-eGR] -----------------------------------
[11/06 20:27:41    343s] [NR-eGR]           Total           10    30 
[11/06 20:27:41    343s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:27:41    343s] [NR-eGR] Total half perimeter of net bounding box: 9um
[11/06 20:27:41    343s] [NR-eGR] Total length: 10um, number of vias: 30
[11/06 20:27:41    343s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:27:41    343s] [NR-eGR] Total eGR-routed clock nets wire length: 5um, number of vias: 10
[11/06 20:27:41    343s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:27:41    343s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2663.50 MB )
[11/06 20:27:41    343s] Early Global Route wiring runtime: 0.01 seconds, mem = 2663.5M
[11/06 20:27:41    343s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.012, MEM:2663.5M, EPOCH TIME: 1762432061.605828
[11/06 20:27:41    343s] Tdgp not successfully inited but do clear! skip clearing
[11/06 20:27:41    343s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/06 20:27:41    343s] *** Finishing placeDesign default flow ***
[11/06 20:27:41    343s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 2362.5M **
[11/06 20:27:41    343s] Tdgp not successfully inited but do clear! skip clearing
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] *** Summary of all messages that are not suppressed in this session:
[11/06 20:27:41    343s] Severity  ID               Count  Summary                                  
[11/06 20:27:41    343s] WARNING   IMPTS-16            14  Inconsistency detected in the time units...
[11/06 20:27:41    343s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/06 20:27:41    343s] WARNING   IMPSP-270            2  Cannot find a legal location for MASTER ...
[11/06 20:27:41    343s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/06 20:27:41    343s] ERROR     IMPSP-365            3  Design has inst(s) with SITE '%s', but t...
[11/06 20:27:41    343s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[11/06 20:27:41    343s] WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
[11/06 20:27:41    343s] *** Message Summary: 21 warning(s), 4 error(s)
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] *** placeDesign #2 [finish] : cpu/real = 0:00:04.8/0:00:05.2 (0.9), totSession cpu/real = 0:05:43.4/0:30:38.4 (0.2), mem = 2362.5M
[11/06 20:27:41    343s] 
[11/06 20:27:41    343s] =============================================================================================
[11/06 20:27:41    343s]  Final TAT Report : placeDesign #2                                              21.39-s058_1
[11/06 20:27:41    343s] =============================================================================================
[11/06 20:27:41    343s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 20:27:41    343s] ---------------------------------------------------------------------------------------------
[11/06 20:27:41    343s] [ TimingUpdate           ]      6   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.1    0.8
[11/06 20:27:41    343s] [ FullDelayCalc          ]      3   0:00:00.6  (  11.6 % )     0:00:00.6 /  0:00:00.4    0.7
[11/06 20:27:41    343s] [ MISC                   ]          0:00:04.4  (  85.4 % )     0:00:04.4 /  0:00:04.3    1.0
[11/06 20:27:41    343s] ---------------------------------------------------------------------------------------------
[11/06 20:27:41    343s]  placeDesign #2 TOTAL               0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.8    0.9
[11/06 20:27:41    343s] ---------------------------------------------------------------------------------------------
[11/06 20:27:41    343s] 
[11/06 20:27:45    344s] <CMD> win
[11/06 20:27:49    344s] <CMD> setLayerPreference violation -isVisible 0
[11/06 20:27:49    345s] <CMD> setLayerPreference violation -isVisible 1
[11/06 20:27:51    345s] <CMD> setLayerPreference violation -isVisible 0
[11/06 20:39:08    459s] <CMD> fit
[11/06 20:40:31    473s] <CMD> defIn variant_small.def
[11/06 20:40:31    473s] Reading DEF file 'variant_small.def', current time is Thu Nov  6 20:40:31 2025 ...
[11/06 20:40:31    473s] --- DIVIDERCHAR '/'
[11/06 20:40:31    473s] --- UnitsPerDBU = 1.0000
[11/06 20:40:31    473s] --- DIEAREA (0 0) (2376 2052)
[11/06 20:40:31    473s] DEF file 'variant_small.def' is parsed, current time is Thu Nov  6 20:40:31 2025.
[11/06 20:40:31    473s] Updating the floorplan ...
[11/06 20:40:31    473s] **WARN: (IMPDF-357):	The default site is changed from 'FreePDK45_38x28_10R_NP_162NW_34O' to 'asap7sc7p5t'.
[11/06 20:40:36    475s] <CMD> setLayerPreference violation -isVisible 1
[11/06 20:40:44    476s] <CMD> place_design
[11/06 20:40:45    476s] *** placeDesign #3 [begin] : totSession cpu/real = 0:07:56.6/0:43:41.7 (0.2), mem = 2372.7M
[11/06 20:40:45    476s] *** Starting placeDesign default flow ***
[11/06 20:40:45    476s] **WARN: (IMPTS-16):	Inconsistency detected in the time units specified among the timing libraries being used. Default system time unit of 1ns will be used. Use the 'setLibraryUnit' command to set a specific time unit.
[11/06 20:40:45    476s] Type 'man IMPTS-16' for more detail.
[11/06 20:40:45    476s] **WARN: (EMS-27):	Message (IMPTS-16) has exceeded the current message display limit of 1.
[11/06 20:40:45    476s] To increase the message display limit, refer to the product command reference manual.
[11/06 20:40:45    476s] ### Creating LA Mngr. totSessionCpu=0:07:57 mem=2372.7M
[11/06 20:40:45    476s] ### Creating LA Mngr, finished. totSessionCpu=0:07:57 mem=2372.7M
[11/06 20:40:45    476s] *** Start deleteBufferTree ***
[11/06 20:40:45    476s] Info: Detect buffers to remove automatically.
[11/06 20:40:45    476s] Analyzing netlist ...
[11/06 20:40:45    476s] Updating netlist
[11/06 20:40:45    476s] 
[11/06 20:40:45    476s] *summary: 0 instances (buffers/inverters) removed
[11/06 20:40:45    476s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/06 20:40:45    476s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 20:40:45    476s] Set Using Default Delay Limit as 101.
[11/06 20:40:45    476s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 20:40:45    476s] Set Default Net Delay as 0 ps.
[11/06 20:40:45    476s] Set Default Net Load as 0 pF. 
[11/06 20:40:45    476s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 20:40:45    476s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 20:40:45    476s] #################################################################################
[11/06 20:40:45    476s] # Design Stage: PreRoute
[11/06 20:40:45    476s] # Design Name: top_mixed
[11/06 20:40:45    476s] # Design Mode: 90nm
[11/06 20:40:45    476s] # Analysis Mode: MMMC OCV 
[11/06 20:40:45    476s] # Parasitics Mode: No SPEF/RCDB 
[11/06 20:40:45    476s] # Signoff Settings: SI Off 
[11/06 20:40:45    476s] #################################################################################
[11/06 20:40:45    476s] Topological Sorting (REAL = 0:00:00.0, MEM = 2370.7M, InitMEM = 2370.7M)
[11/06 20:40:45    476s] Calculate early delays in OCV mode...
[11/06 20:40:45    476s] Calculate late delays in OCV mode...
[11/06 20:40:45    476s] Start delay calculation (fullDC) (8 T). (MEM=2370.71)
[11/06 20:40:45    476s] 
[11/06 20:40:45    476s] Trim Metal Layers:
[11/06 20:40:45    476s] LayerId::1 widthSet size::1
[11/06 20:40:45    476s] LayerId::2 widthSet size::1
[11/06 20:40:45    476s] LayerId::3 widthSet size::1
[11/06 20:40:45    476s] LayerId::4 widthSet size::1
[11/06 20:40:45    476s] LayerId::5 widthSet size::1
[11/06 20:40:45    476s] Updating RC grid for preRoute extraction ...
[11/06 20:40:45    476s] eee: pegSigSF::1.070000
[11/06 20:40:45    476s] Initializing multi-corner resistance tables ...
[11/06 20:40:45    476s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:40:45    476s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:40:45    476s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:40:45    476s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:40:45    476s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/06 20:40:45    476s] {RT Cmax 0 5 5 {4 0} 1}
[11/06 20:40:45    476s] eee: LAM: n=7 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.235500 newSi=0.000000 wHLS=0.588750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/06 20:40:45    476s] End AAE Lib Interpolated Model. (MEM=2382.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:40:45    476s] Total number of fetched objects 7
[11/06 20:40:45    476s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:40:45    476s] End delay calculation. (MEM=2646.01 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 20:40:45    476s] End delay calculation (fullDC). (MEM=2646.01 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 20:40:45    476s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2646.0M) ***
[11/06 20:40:45    477s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 20:40:45    477s] Set Using Default Delay Limit as 1000.
[11/06 20:40:45    477s] Set Default Net Delay as 1000 ps.
[11/06 20:40:45    477s] Set Default Net Load as 0.5 pF. 
[11/06 20:40:45    477s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/06 20:40:45    477s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2636.4M, EPOCH TIME: 1762432845.475586
[11/06 20:40:45    477s] Deleted 0 physical inst  (cell - / prefix -).
[11/06 20:40:45    477s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2636.4M, EPOCH TIME: 1762432845.475757
[11/06 20:40:45    477s] INFO: #ExclusiveGroups=0
[11/06 20:40:45    477s] INFO: There are no Exclusive Groups.
[11/06 20:40:45    477s] *** Starting "NanoPlace(TM) placement v#2 (mem=2636.4M)" ...
[11/06 20:40:47    479s] *** Build Buffered Sizing Timing Model
[11/06 20:40:47    479s] (cpu=0:00:02.5 mem=2636.4M) ***
[11/06 20:40:48    479s] *** Build Virtual Sizing Timing Model
[11/06 20:40:48    479s] (cpu=0:00:02.8 mem=2636.4M) ***
[11/06 20:40:48    479s] No user-set net weight.
[11/06 20:40:48    479s] Net fanout histogram:
[11/06 20:40:48    479s] 2		: 6 (85.7%) nets
[11/06 20:40:48    479s] 3		: 1 (14.3%) nets
[11/06 20:40:48    479s] 4     -	14	: 0 (0.0%) nets
[11/06 20:40:48    479s] 15    -	39	: 0 (0.0%) nets
[11/06 20:40:48    479s] 40    -	79	: 0 (0.0%) nets
[11/06 20:40:48    479s] 80    -	159	: 0 (0.0%) nets
[11/06 20:40:48    479s] 160   -	319	: 0 (0.0%) nets
[11/06 20:40:48    479s] 320   -	639	: 0 (0.0%) nets
[11/06 20:40:48    479s] 640   -	1279	: 0 (0.0%) nets
[11/06 20:40:48    479s] 1280  -	2559	: 0 (0.0%) nets
[11/06 20:40:48    479s] 2560  -	5119	: 0 (0.0%) nets
[11/06 20:40:48    479s] 5120+		: 0 (0.0%) nets
[11/06 20:40:48    479s] no activity file in design. spp won't run.
[11/06 20:40:48    479s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/06 20:40:48    479s] Scan chains were not defined.
[11/06 20:40:48    479s] # Init pin-track-align, new floorplan.
[11/06 20:40:48    479s] Processing tracks to init pin-track alignment.
[11/06 20:40:48    479s] z: 1, totalTracks: 1
[11/06 20:40:48    479s] z: 4, totalTracks: 1
[11/06 20:40:48    479s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:40:48    479s] All LLGs are deleted
[11/06 20:40:48    479s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:48    479s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:48    479s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2636.4M, EPOCH TIME: 1762432848.310909
[11/06 20:40:48    479s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2636.4M, EPOCH TIME: 1762432848.311315
[11/06 20:40:48    479s] #std cell=3 (0 fixed + 3 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[11/06 20:40:48    479s] #ioInst=0 #net=7 #term=15 #term/net=2.14, #fixedIo=0, #floatIo=0, #fixedPin=5, #floatPin=0
[11/06 20:40:48    479s] stdCell: 3 single + 0 double + 0 multi
[11/06 20:40:48    479s] Total standard cell length = 0.0014 (mm), area = 0.0000 (mm^2)
[11/06 20:40:48    479s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2636.4M, EPOCH TIME: 1762432848.325325
[11/06 20:40:48    479s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:48    479s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:48    479s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2636.4M, EPOCH TIME: 1762432848.326063
[11/06 20:40:48    479s] Max number of tech site patterns supported in site array is 256.
[11/06 20:40:48    479s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:40:48    479s] **WARN: (IMPSP-351):	SIZEX 54 of SiteCore 'asap7sc7p5t' is not a multiple of the placement grid 190.
[11/06 20:40:48    479s] Core basic site is asap7sc7p5t
[11/06 20:40:48    479s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:40:48    479s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2636.4M, EPOCH TIME: 1762432848.348375
[11/06 20:40:48    479s] After signature check, allow fast init is false, keep pre-filter is false.
[11/06 20:40:48    479s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/06 20:40:48    479s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.010, MEM:2668.4M, EPOCH TIME: 1762432848.358499
[11/06 20:40:48    479s] SiteArray: non-trimmed site array dimensions = 6 x 11
[11/06 20:40:48    479s] SiteArray: use 8,192 bytes
[11/06 20:40:48    479s] SiteArray: current memory after site array memory allocation 2668.4M
[11/06 20:40:48    479s] SiteArray: FP blocked sites are writable
[11/06 20:40:48    479s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:40:48    479s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2668.4M, EPOCH TIME: 1762432848.359260
[11/06 20:40:48    479s] Process 0 wires and vias for routing blockage analysis
[11/06 20:40:48    479s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.006, MEM:2668.4M, EPOCH TIME: 1762432848.365048
[11/06 20:40:48    479s] SiteArray: number of non floorplan blocked sites for llg default is 66
[11/06 20:40:48    479s] Atter site array init, number of instance map data is 0.
[11/06 20:40:48    479s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:2668.4M, EPOCH TIME: 1762432848.369063
[11/06 20:40:48    479s] 
[11/06 20:40:48    479s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:40:48    479s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:40:48    479s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:2668.4M, EPOCH TIME: 1762432848.369547
[11/06 20:40:48    479s] 
[11/06 20:40:48    479s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:40:48    479s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:40:48    479s] Average module density = 0.366.
[11/06 20:40:48    479s] Density for the design = 0.366.
[11/06 20:40:48    479s]        = stdcell_area 24 sites (1 um^2) / alloc_area 66 sites (3 um^2).
[11/06 20:40:48    479s] Pin Density = 0.2273.
[11/06 20:40:48    479s]             = total # of pins 15 / total area 66.
[11/06 20:40:48    479s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2668.4M, EPOCH TIME: 1762432848.369909
[11/06 20:40:48    479s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2668.4M, EPOCH TIME: 1762432848.369997
[11/06 20:40:48    479s] OPERPROF: Starting pre-place ADS at level 1, MEM:2668.4M, EPOCH TIME: 1762432848.370060
[11/06 20:40:48    479s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2668.4M, EPOCH TIME: 1762432848.370136
[11/06 20:40:48    479s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2668.4M, EPOCH TIME: 1762432848.370194
[11/06 20:40:48    479s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2668.4M, EPOCH TIME: 1762432848.370284
[11/06 20:40:48    479s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2668.4M, EPOCH TIME: 1762432848.370343
[11/06 20:40:48    479s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2668.4M, EPOCH TIME: 1762432848.370398
[11/06 20:40:48    479s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2668.4M, EPOCH TIME: 1762432848.370471
[11/06 20:40:48    479s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2668.4M, EPOCH TIME: 1762432848.370528
[11/06 20:40:48    479s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2668.4M, EPOCH TIME: 1762432848.370584
[11/06 20:40:48    479s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2668.4M, EPOCH TIME: 1762432848.370640
[11/06 20:40:48    479s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:2668.4M, EPOCH TIME: 1762432848.370698
[11/06 20:40:48    479s] ADSU 0.366 -> 0.366. site 66.000 -> 66.000. GS 2.160
[11/06 20:40:48    479s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:2668.4M, EPOCH TIME: 1762432848.370809
[11/06 20:40:48    479s] OPERPROF: Starting spMPad at level 1, MEM:2381.4M, EPOCH TIME: 1762432848.372206
[11/06 20:40:48    479s] OPERPROF:   Starting spContextMPad at level 2, MEM:2381.4M, EPOCH TIME: 1762432848.372302
[11/06 20:40:48    479s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2381.4M, EPOCH TIME: 1762432848.372362
[11/06 20:40:48    479s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2381.4M, EPOCH TIME: 1762432848.372423
[11/06 20:40:48    479s] Initial padding reaches pin density 0.447 for top
[11/06 20:40:48    479s] InitPadU 0.366 -> 0.669 for top
[11/06 20:40:48    479s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/06 20:40:48    479s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2381.4M, EPOCH TIME: 1762432848.372902
[11/06 20:40:48    479s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2381.4M, EPOCH TIME: 1762432848.372982
[11/06 20:40:48    479s] === lastAutoLevel = 4 
[11/06 20:40:48    479s] OPERPROF: Starting spInitNetWt at level 1, MEM:2381.4M, EPOCH TIME: 1762432848.373102
[11/06 20:40:48    479s] no activity file in design. spp won't run.
[11/06 20:40:48    479s] [spp] 0
[11/06 20:40:48    479s] [adp] 0:1:1:3
[11/06 20:40:48    480s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.320, REAL:0.545, MEM:2392.9M, EPOCH TIME: 1762432848.918560
[11/06 20:40:48    480s] Clock gating cells determined by native netlist tracing.
[11/06 20:40:48    480s] no activity file in design. spp won't run.
[11/06 20:40:48    480s] no activity file in design. spp won't run.
[11/06 20:40:49    480s] OPERPROF: Starting npMain at level 1, MEM:2394.9M, EPOCH TIME: 1762432849.128616
[11/06 20:40:49    480s] OPERPROF:   Starting npPlace at level 2, MEM:2394.9M, EPOCH TIME: 1762432849.131344
[11/06 20:40:49    480s] Iteration  1: Total net bbox = 9.750e+00 (6.57e+00 3.18e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 9.750e+00 (6.57e+00 3.18e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2405.9M
[11/06 20:40:49    480s] Iteration  2: Total net bbox = 9.750e+00 (6.57e+00 3.18e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 9.750e+00 (6.57e+00 3.18e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2405.9M
[11/06 20:40:49    480s] Iteration  3: Total net bbox = 9.822e+00 (6.64e+00 3.18e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 9.822e+00 (6.64e+00 3.18e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.3M
[11/06 20:40:49    480s] Total number of setup views is 1.
[11/06 20:40:49    480s] Total number of active setup views is 1.
[11/06 20:40:49    480s] Active setup views:
[11/06 20:40:49    480s]     WC_VIEW
[11/06 20:40:49    480s] Iteration  4: Total net bbox = 1.216e+01 (6.64e+00 5.52e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 1.216e+01 (6.64e+00 5.52e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.3M
[11/06 20:40:49    480s] Iteration  5: Total net bbox = 1.159e+01 (6.64e+00 4.95e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 1.159e+01 (6.64e+00 4.95e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2407.3M
[11/06 20:40:49    480s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.084, MEM:2407.3M, EPOCH TIME: 1762432849.215066
[11/06 20:40:49    480s] OPERPROF: Finished npMain at level 1, CPU:0.090, REAL:0.087, MEM:2407.3M, EPOCH TIME: 1762432849.215957
[11/06 20:40:49    480s] [adp] clock
[11/06 20:40:49    480s] [adp] weight, nr nets, wire length
[11/06 20:40:49    480s] [adp]      0        3  5.893000
[11/06 20:40:49    480s] [adp] data
[11/06 20:40:49    480s] [adp] weight, nr nets, wire length
[11/06 20:40:49    480s] [adp]      0        4  6.194000
[11/06 20:40:49    480s] [adp] 0.000000|0.000000|0.000000
[11/06 20:40:49    480s] Iteration  6: Total net bbox = 1.209e+01 (7.19e+00 4.90e+00)
[11/06 20:40:49    480s]               Est.  stn bbox = 1.209e+01 (7.19e+00 4.90e+00)
[11/06 20:40:49    480s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2407.3M
[11/06 20:40:49    480s] *** cost = 1.209e+01 (7.19e+00 4.90e+00) (cpu for global=0:00:00.3) real=0:00:01.0***
[11/06 20:40:49    480s] Placement multithread real runtime: 0:00:01.0 with 8 threads.
[11/06 20:40:49    480s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/06 20:40:49    480s] Saved padding area to DB
[11/06 20:40:49    480s] All LLGs are deleted
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2407.3M, EPOCH TIME: 1762432849.218647
[11/06 20:40:49    480s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2407.3M, EPOCH TIME: 1762432849.218942
[11/06 20:40:49    480s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[11/06 20:40:49    480s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
[11/06 20:40:49    480s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/06 20:40:49    480s] Type 'man IMPSP-9025' for more detail.
[11/06 20:40:49    480s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2407.3M, EPOCH TIME: 1762432849.225143
[11/06 20:40:49    480s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2407.3M, EPOCH TIME: 1762432849.225472
[11/06 20:40:49    480s] Processing tracks to init pin-track alignment.
[11/06 20:40:49    480s] z: 1, totalTracks: 1
[11/06 20:40:49    480s] z: 4, totalTracks: 1
[11/06 20:40:49    480s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:40:49    480s] All LLGs are deleted
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2407.3M, EPOCH TIME: 1762432849.229814
[11/06 20:40:49    480s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2407.3M, EPOCH TIME: 1762432849.230039
[11/06 20:40:49    480s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2407.3M, EPOCH TIME: 1762432849.230226
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2407.3M, EPOCH TIME: 1762432849.230609
[11/06 20:40:49    480s] Max number of tech site patterns supported in site array is 256.
[11/06 20:40:49    480s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:40:49    480s] **WARN: (IMPSP-351):	SIZEX 54 of SiteCore 'asap7sc7p5t' is not a multiple of the placement grid 190.
[11/06 20:40:49    480s] Core basic site is asap7sc7p5t
[11/06 20:40:49    480s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:40:49    480s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2407.3M, EPOCH TIME: 1762432849.246479
[11/06 20:40:49    480s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 20:40:49    480s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 20:40:49    480s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.006, MEM:2423.3M, EPOCH TIME: 1762432849.252869
[11/06 20:40:49    480s] Fast DP-INIT is on for default
[11/06 20:40:49    480s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:40:49    480s] Atter site array init, number of instance map data is 0.
[11/06 20:40:49    480s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.023, MEM:2423.3M, EPOCH TIME: 1762432849.253300
[11/06 20:40:49    480s] 
[11/06 20:40:49    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:40:49    480s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:40:49    480s] OPERPROF:       Starting CMU at level 4, MEM:2423.3M, EPOCH TIME: 1762432849.253614
[11/06 20:40:49    480s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'AND2_X1_bottom'.
[11/06 20:40:49    480s] Type 'man IMPSP-270' for more detail.
[11/06 20:40:49    480s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2427.4M, EPOCH TIME: 1762432849.260743
[11/06 20:40:49    480s] 
[11/06 20:40:49    480s] Bad Lib Cell Checking (CMU) is done! (1)
[11/06 20:40:49    480s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:2427.4M, EPOCH TIME: 1762432849.260863
[11/06 20:40:49    480s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2427.4M, EPOCH TIME: 1762432849.260919
[11/06 20:40:49    480s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.003, MEM:2427.4M, EPOCH TIME: 1762432849.263434
[11/06 20:40:49    480s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2427.4MB).
[11/06 20:40:49    480s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.041, MEM:2427.4M, EPOCH TIME: 1762432849.266865
[11/06 20:40:49    480s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.042, MEM:2427.4M, EPOCH TIME: 1762432849.266933
[11/06 20:40:49    480s] TDRefine: refinePlace mode is spiral
[11/06 20:40:49    480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.297669.3
[11/06 20:40:49    480s] OPERPROF: Starting RefinePlace at level 1, MEM:2427.4M, EPOCH TIME: 1762432849.267065
[11/06 20:40:49    480s] *** Starting refinePlace (0:08:01 mem=2427.4M) ***
[11/06 20:40:49    480s] Total net bbox length = 1.209e+01 (7.185e+00 4.902e+00) (ext = 9.091e+00)
[11/06 20:40:49    480s] 
[11/06 20:40:49    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:40:49    480s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:40:49    480s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 20:40:49    480s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:40:49    480s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:40:49    480s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2427.4M, EPOCH TIME: 1762432849.270293
[11/06 20:40:49    480s] Starting refinePlace ...
[11/06 20:40:49    480s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:40:49    480s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:40:49    480s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2523.4M, EPOCH TIME: 1762432849.275077
[11/06 20:40:49    480s] DDP initSite1 nrRow 6 nrJob 6
[11/06 20:40:49    480s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2523.4M, EPOCH TIME: 1762432849.275202
[11/06 20:40:49    480s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1762432849.275330
[11/06 20:40:49    480s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2523.4M, EPOCH TIME: 1762432849.275410
[11/06 20:40:49    480s] DDP markSite nrRow 6 nrJob 6
[11/06 20:40:49    480s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1762432849.275536
[11/06 20:40:49    480s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2523.4M, EPOCH TIME: 1762432849.275613
[11/06 20:40:49    480s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2523.4M, EPOCH TIME: 1762432849.275770
[11/06 20:40:49    480s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2523.4M, EPOCH TIME: 1762432849.275854
[11/06 20:40:49    480s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1762432849.275965
[11/06 20:40:49    480s] ** Cut row section cpu time 0:00:00.0.
[11/06 20:40:49    480s]  ** Cut row section real time 0:00:00.0.
[11/06 20:40:49    480s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2523.4M, EPOCH TIME: 1762432849.276070
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:40:49    480s]   Spread Effort: high, standalone mode, useDDP on.
[11/06 20:40:49    480s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2395.3MB) @(0:08:01 - 0:08:01).
[11/06 20:40:49    480s] Move report: preRPlace moves 2 insts, mean move: 0.09 um, max move: 0.13 um 
[11/06 20:40:49    480s] 	Max move on inst (U_UP): (1.17, 0.34) --> (1.17, 0.22)
[11/06 20:40:49    480s] 	Length: 2 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_R_upper
[11/06 20:40:49    480s] wireLenOptFixPriorityInst 0 inst fixed
[11/06 20:40:49    480s] tweakage running in 8 threads.
[11/06 20:40:49    480s] Placement tweakage begins.
[11/06 20:40:49    480s] wire length = 1.230e+01
[11/06 20:40:49    480s] wire length = 1.100e+01
[11/06 20:40:49    480s] Placement tweakage ends.
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:40:49    480s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/06 20:40:49    480s] 
[11/06 20:40:49    480s] Running Spiral MT with 8 threads  fetchWidth=8 
[11/06 20:40:49    480s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U_BOT' (Cell AND2_X1_bottom).
[11/06 20:40:49    480s] Type 'man IMPSP-2020' for more detail.
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): Rebuild thread pool 0x7fd3ff154b28.
[11/06 20:40:49    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df625c0): 0 out of 1 thread pools are available.
[11/06 20:40:49    480s] Move report: legalization moves 2 insts, mean move: 0.17 um, max move: 0.28 um spiral
[11/06 20:40:49    480s] 	Max move on inst (U_BOT): (0.55, 0.36) --> (0.41, 0.49)
[11/06 20:40:49    480s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/06 20:40:49    480s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/06 20:40:49    480s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2395.3MB) @(0:08:01 - 0:08:01).
[11/06 20:40:49    480s] **ERROR: (IMPSP-2021):	Could not legalize <1> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[11/06 20:40:49    480s] Move report: Detail placement moves 3 insts, mean move: 0.17 um, max move: 0.28 um 
[11/06 20:40:49    480s] 	Max move on inst (U_BOT): (0.55, 0.36) --> (0.41, 0.49)
[11/06 20:40:49    480s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2395.3MB
[11/06 20:40:49    480s] Statistics of distance of Instance movement in refine placement:
[11/06 20:40:49    480s]   maximum (X+Y) =         0.28 um
[11/06 20:40:49    480s]   inst (U_BOT) with max move: (0.554, 0.356) -> (0.406, 0.486)
[11/06 20:40:49    480s]   mean    (X+Y) =         0.17 um
[11/06 20:40:49    480s] Summary Report:
[11/06 20:40:49    480s] Instances move: 3 (out of 3 movable)
[11/06 20:40:49    480s] Instances flipped: 0
[11/06 20:40:49    480s] Mean displacement: 0.17 um
[11/06 20:40:49    480s] Max displacement: 0.28 um (Instance: U_BOT) (0.554, 0.356) -> (0.406, 0.486)
[11/06 20:40:49    480s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1_bottom
[11/06 20:40:49    480s] 	Violation at original loc: Pre-route DRC Violation
[11/06 20:40:49    480s] Total instances moved : 3
[11/06 20:40:49    480s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.038, MEM:2395.3M, EPOCH TIME: 1762432849.308013
[11/06 20:40:49    480s] Total net bbox length = 1.112e+01 (6.103e+00 5.016e+00) (ext = 8.261e+00)
[11/06 20:40:49    480s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2395.3MB
[11/06 20:40:49    480s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2395.3MB) @(0:08:01 - 0:08:01).
[11/06 20:40:49    480s] *** Finished refinePlace (0:08:01 mem=2395.3M) ***
[11/06 20:40:49    480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.297669.3
[11/06 20:40:49    480s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.041, MEM:2395.3M, EPOCH TIME: 1762432849.308395
[11/06 20:40:49    480s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2395.3M, EPOCH TIME: 1762432849.308457
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] All LLGs are deleted
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2395.3M, EPOCH TIME: 1762432849.319447
[11/06 20:40:49    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2395.3M, EPOCH TIME: 1762432849.319568
[11/06 20:40:49    480s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:2392.3M, EPOCH TIME: 1762432849.320764
[11/06 20:40:49    480s] *** End of Placement (cpu=0:00:03.6, real=0:00:04.0, mem=2392.3M) ***
[11/06 20:40:49    480s] Processing tracks to init pin-track alignment.
[11/06 20:40:49    480s] z: 1, totalTracks: 1
[11/06 20:40:49    480s] z: 4, totalTracks: 1
[11/06 20:40:49    480s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/06 20:40:49    480s] All LLGs are deleted
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2392.3M, EPOCH TIME: 1762432849.322960
[11/06 20:40:49    480s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2392.3M, EPOCH TIME: 1762432849.323077
[11/06 20:40:49    480s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2392.3M, EPOCH TIME: 1762432849.323158
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2392.3M, EPOCH TIME: 1762432849.323338
[11/06 20:40:49    480s] Max number of tech site patterns supported in site array is 256.
[11/06 20:40:49    480s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'FreePDK45_38x28_10R_NP_162NW_34O', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
[11/06 20:40:49    480s] **WARN: (IMPSP-351):	SIZEX 54 of SiteCore 'asap7sc7p5t' is not a multiple of the placement grid 190.
[11/06 20:40:49    480s] Core basic site is asap7sc7p5t
[11/06 20:40:49    480s] **Info: (IMPSP-307): Design contains fractional 213 cells.
[11/06 20:40:49    480s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2392.3M, EPOCH TIME: 1762432849.332530
[11/06 20:40:49    480s] After signature check, allow fast init is true, keep pre-filter is true.
[11/06 20:40:49    480s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/06 20:40:49    480s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:2424.4M, EPOCH TIME: 1762432849.338711
[11/06 20:40:49    480s] Fast DP-INIT is on for default
[11/06 20:40:49    480s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/06 20:40:49    480s] Atter site array init, number of instance map data is 0.
[11/06 20:40:49    480s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2424.4M, EPOCH TIME: 1762432849.339105
[11/06 20:40:49    480s] 
[11/06 20:40:49    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/06 20:40:49    480s]  Pre_CCE_Colorizing is not ON! (0:0:348:0)
[11/06 20:40:49    480s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:2424.4M, EPOCH TIME: 1762432849.339374
[11/06 20:40:49    480s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2424.4M, EPOCH TIME: 1762432849.339454
[11/06 20:40:49    480s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2424.4M, EPOCH TIME: 1762432849.339990
[11/06 20:40:49    480s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:2424.4M, EPOCH TIME: 1762432849.343194
[11/06 20:40:49    480s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[11/06 20:40:49    480s] Density distribution unevenness ratio = 0.000%
[11/06 20:40:49    480s] Density distribution unevenness ratio (U70) = 0.000%
[11/06 20:40:49    480s] Density distribution unevenness ratio (U80) = 0.000%
[11/06 20:40:49    480s] Density distribution unevenness ratio (U90) = 0.000%
[11/06 20:40:49    480s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.004, MEM:2424.4M, EPOCH TIME: 1762432849.343397
[11/06 20:40:49    480s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2424.4M, EPOCH TIME: 1762432849.343458
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] All LLGs are deleted
[11/06 20:40:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/06 20:40:49    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2424.4M, EPOCH TIME: 1762432849.343628
[11/06 20:40:49    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2424.4M, EPOCH TIME: 1762432849.343705
[11/06 20:40:49    480s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2424.4M, EPOCH TIME: 1762432849.344340
[11/06 20:40:49    480s] *** Free Virtual Timing Model ...(mem=2424.4M)
[11/06 20:40:49    480s] **INFO: Enable pre-place timing setting for timing analysis
[11/06 20:40:49    480s] Set Using Default Delay Limit as 101.
[11/06 20:40:49    480s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/06 20:40:49    480s] Set Default Net Delay as 0 ps.
[11/06 20:40:49    480s] Set Default Net Load as 0 pF. 
[11/06 20:40:49    480s] **INFO: Analyzing IO path groups for slack adjustment
[11/06 20:40:49    480s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/06 20:40:49    480s] #################################################################################
[11/06 20:40:49    480s] # Design Stage: PreRoute
[11/06 20:40:49    480s] # Design Name: top_mixed
[11/06 20:40:49    480s] # Design Mode: 90nm
[11/06 20:40:49    480s] # Analysis Mode: MMMC OCV 
[11/06 20:40:49    480s] # Parasitics Mode: No SPEF/RCDB 
[11/06 20:40:49    480s] # Signoff Settings: SI Off 
[11/06 20:40:49    480s] #################################################################################
[11/06 20:40:49    480s] Topological Sorting (REAL = 0:00:00.0, MEM = 2412.7M, InitMEM = 2412.7M)
[11/06 20:40:49    480s] Calculate early delays in OCV mode...
[11/06 20:40:49    480s] Calculate late delays in OCV mode...
[11/06 20:40:49    480s] Start delay calculation (fullDC) (8 T). (MEM=2412.74)
[11/06 20:40:49    480s] End AAE Lib Interpolated Model. (MEM=2424.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:40:49    480s] Total number of fetched objects 7
[11/06 20:40:49    480s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/06 20:40:49    480s] End delay calculation. (MEM=2688.05 CPU=0:00:00.0 REAL=0:00:00.0)
[11/06 20:40:49    480s] End delay calculation (fullDC). (MEM=2688.05 CPU=0:00:00.1 REAL=0:00:00.0)
[11/06 20:40:49    481s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2688.1M) ***
[11/06 20:40:49    481s] **INFO: Disable pre-place timing setting for timing analysis
[11/06 20:40:49    481s] Set Using Default Delay Limit as 1000.
[11/06 20:40:49    481s] Set Default Net Delay as 1000 ps.
[11/06 20:40:49    481s] Set Default Net Load as 0.5 pF. 
[11/06 20:40:49    481s] Info: Disable timing driven in postCTS congRepair.
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] Starting congRepair ...
[11/06 20:40:49    481s] User Input Parameters:
[11/06 20:40:49    481s] - Congestion Driven    : On
[11/06 20:40:49    481s] - Timing Driven        : Off
[11/06 20:40:49    481s] - Area-Violation Based : On
[11/06 20:40:49    481s] - Start Rollback Level : -5
[11/06 20:40:49    481s] - Legalized            : On
[11/06 20:40:49    481s] - Window Based         : Off
[11/06 20:40:49    481s] - eDen incr mode       : Off
[11/06 20:40:49    481s] - Small incr mode      : Off
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2678.4M, EPOCH TIME: 1762432849.790274
[11/06 20:40:49    481s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:2678.4M, EPOCH TIME: 1762432849.793714
[11/06 20:40:49    481s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2678.4M, EPOCH TIME: 1762432849.793831
[11/06 20:40:49    481s] Starting Early Global Route congestion estimation: mem = 2678.4M
[11/06 20:40:49    481s] (I)      ======================== Layers ========================
[11/06 20:40:49    481s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:40:49    481s] (I)      | DB# | ID |           Name |    Type | #Masks | Extra |
[11/06 20:40:49    481s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:40:49    481s] (I)      |   1 |  1 |           M1_m |    wire |      1 |       |
[11/06 20:40:49    481s] (I)      |  34 |  1 |           V1_m |     cut |      1 |       |
[11/06 20:40:49    481s] (I)      |   2 |  2 |           M2_m |    wire |      1 |       |
[11/06 20:40:49    481s] (I)      |  35 |  2 | VIA_PAD_TO_M2M |     cut |      1 |       |
[11/06 20:40:49    481s] (I)      |   3 |  3 |        Pad_mid |    wire |      1 |       |
[11/06 20:40:49    481s] (I)      |  36 |  3 |  VIA_M2_TO_PAD |     cut |      1 |       |
[11/06 20:40:49    481s] (I)      |   4 |  4 |             M2 |    wire |      1 |       |
[11/06 20:40:49    481s] (I)      |  37 |  4 |           via1 |     cut |      1 |       |
[11/06 20:40:49    481s] (I)      |   5 |  5 |             M1 |    wire |      1 |       |
[11/06 20:40:49    481s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:40:49    481s] (I)      |  64 | 64 |         RVTN_m | implant |        |       |
[11/06 20:40:49    481s] (I)      |  65 | 65 |         RVTP_m | implant |        |       |
[11/06 20:40:49    481s] (I)      +-----+----+----------------+---------+--------+-------+
[11/06 20:40:49    481s] (I)      Started Import and model ( Curr Mem: 2678.45 MB )
[11/06 20:40:49    481s] (I)      Default pattern map key = top_mixed_default.
[11/06 20:40:49    481s] (I)      == Non-default Options ==
[11/06 20:40:49    481s] (I)      Maximum routing layer                              : 5
[11/06 20:40:49    481s] (I)      Number of threads                                  : 8
[11/06 20:40:49    481s] (I)      Use non-blocking free Dbs wires                    : false
[11/06 20:40:49    481s] (I)      Method to set GCell size                           : row
[11/06 20:40:49    481s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/06 20:40:49    481s] (I)      Use row-based GCell size
[11/06 20:40:49    481s] (I)      Use row-based GCell align
[11/06 20:40:49    481s] (I)      layer 0 area = 0
[11/06 20:40:49    481s] (I)      layer 1 area = 0
[11/06 20:40:49    481s] (I)      layer 2 area = 0
[11/06 20:40:49    481s] (I)      layer 3 area = 0
[11/06 20:40:49    481s] (I)      layer 4 area = 0
[11/06 20:40:49    481s] (I)      GCell unit size   : 270
[11/06 20:40:49    481s] (I)      GCell multiplier  : 1
[11/06 20:40:49    481s] (I)      GCell row height  : 270
[11/06 20:40:49    481s] (I)      Actual row height : 270
[11/06 20:40:49    481s] (I)      GCell align ref   : 216 216
[11/06 20:40:49    481s] [NR-eGR] Track table information for default rule: 
[11/06 20:40:49    481s] [NR-eGR] M1_m has single uniform track structure
[11/06 20:40:49    481s] [NR-eGR] M2_m has single uniform track structure
[11/06 20:40:49    481s] [NR-eGR] Pad_mid has single uniform track structure
[11/06 20:40:49    481s] [NR-eGR] M2 has single uniform track structure
[11/06 20:40:49    481s] [NR-eGR] M1 has single uniform track structure
[11/06 20:40:49    481s] (I)      =================== Default via ===================
[11/06 20:40:49    481s] (I)      +---+----------------------+----------------------+
[11/06 20:40:49    481s] (I)      | Z | Code  Single-Cut     | Code  Multi-Cut      |
[11/06 20:40:49    481s] (I)      +---+----------------------+----------------------+
[11/06 20:40:49    481s] (I)      | 1 |    4  VIA12_m        |    4  VIA12_m        |
[11/06 20:40:49    481s] (I)      | 2 |    3  PADMID_TO_M2_M |    3  PADMID_TO_M2_M |
[11/06 20:40:49    481s] (I)      | 3 |    2  M2_TO_PADMID   |    2  M2_TO_PADMID   |
[11/06 20:40:49    481s] (I)      | 4 |    1  VIA12          |    1  VIA12          |
[11/06 20:40:49    481s] (I)      +---+----------------------+----------------------+
[11/06 20:40:49    481s] [NR-eGR] Read 0 PG shapes
[11/06 20:40:49    481s] [NR-eGR] Read 0 clock shapes
[11/06 20:40:49    481s] [NR-eGR] Read 0 other shapes
[11/06 20:40:49    481s] [NR-eGR] #Routing Blockages  : 0
[11/06 20:40:49    481s] [NR-eGR] #Instance Blockages : 13
[11/06 20:40:49    481s] [NR-eGR] #PG Blockages       : 0
[11/06 20:40:49    481s] [NR-eGR] #Halo Blockages     : 0
[11/06 20:40:49    481s] [NR-eGR] #Boundary Blockages : 0
[11/06 20:40:49    481s] [NR-eGR] #Clock Blockages    : 0
[11/06 20:40:49    481s] [NR-eGR] #Other Blockages    : 0
[11/06 20:40:49    481s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/06 20:40:49    481s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/06 20:40:49    481s] [NR-eGR] Read 7 nets ( ignored 0 )
[11/06 20:40:49    481s] (I)      early_global_route_priority property id does not exist.
[11/06 20:40:49    481s] (I)      Read Num Blocks=13  Num Prerouted Wires=0  Num CS=0
[11/06 20:40:49    481s] (I)      Layer 1 (H) : #blockages 0 : #preroutes 0
[11/06 20:40:49    481s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[11/06 20:40:49    481s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[11/06 20:40:49    481s] (I)      Layer 4 (H) : #blockages 13 : #preroutes 0
[11/06 20:40:49    481s] (I)      Number of ignored nets                =      0
[11/06 20:40:49    481s] (I)      Number of connected nets              =      0
[11/06 20:40:49    481s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/06 20:40:49    481s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/06 20:40:49    481s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/06 20:40:49    481s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/06 20:40:49    481s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[11/06 20:40:49    481s] (I)      Ndr track 0 does not exist
[11/06 20:40:49    481s] (I)      ---------------------Grid Graph Info--------------------
[11/06 20:40:49    481s] (I)      Routing area        : (0, 0) - (2376, 2052)
[11/06 20:40:49    481s] (I)      Core area           : (216, 216) - (2160, 1836)
[11/06 20:40:49    481s] (I)      Site width          :   190  (dbu)
[11/06 20:40:49    481s] (I)      Row height          :   270  (dbu)
[11/06 20:40:49    481s] (I)      GCell row height    :   270  (dbu)
[11/06 20:40:49    481s] (I)      GCell width         :   270  (dbu)
[11/06 20:40:49    481s] (I)      GCell height        :   270  (dbu)
[11/06 20:40:49    481s] (I)      Grid                :     8     7     5
[11/06 20:40:49    481s] (I)      Layer numbers       :     1     2     3     4     5
[11/06 20:40:49    481s] (I)      Vertical capacity   :     0     0     0   270     0
[11/06 20:40:49    481s] (I)      Horizontal capacity :     0   270   270     0   270
[11/06 20:40:49    481s] (I)      Default wire width  :    18    18    40    70    70
[11/06 20:40:49    481s] (I)      Default wire space  :    18    18    40    70    70
[11/06 20:40:49    481s] (I)      Default wire pitch  :    36    36    80   140   140
[11/06 20:40:49    481s] (I)      Default pitch size  :    36    36    80   190   140
[11/06 20:40:49    481s] (I)      First track coord   :    18    18    98   208   158
[11/06 20:40:49    481s] (I)      Num tracks per GCell:  7.50  7.50  3.38  1.42  1.93
[11/06 20:40:49    481s] (I)      Total num of tracks :    66    57    25    12    14
[11/06 20:40:49    481s] (I)      Num of masks        :     1     1     1     1     1
[11/06 20:40:49    481s] (I)      Num of trim masks   :     0     0     0     0     0
[11/06 20:40:49    481s] (I)      --------------------------------------------------------
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] [NR-eGR] ============ Routing rule table ============
[11/06 20:40:49    481s] [NR-eGR] Rule id: 0  Nets: 7
[11/06 20:40:49    481s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/06 20:40:49    481s] (I)                    Layer   2   3    4    5 
[11/06 20:40:49    481s] (I)                    Pitch  36  80  190  140 
[11/06 20:40:49    481s] (I)             #Used tracks   1   1    1    1 
[11/06 20:40:49    481s] (I)       #Fully used tracks   1   1    1    1 
[11/06 20:40:49    481s] [NR-eGR] ========================================
[11/06 20:40:49    481s] [NR-eGR] 
[11/06 20:40:49    481s] (I)      =============== Blocked Tracks ===============
[11/06 20:40:49    481s] (I)      +-------+---------+----------+---------------+
[11/06 20:40:49    481s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/06 20:40:49    481s] (I)      +-------+---------+----------+---------------+
[11/06 20:40:49    481s] (I)      |     1 |       0 |        0 |         0.00% |
[11/06 20:40:49    481s] (I)      |     2 |     456 |        0 |         0.00% |
[11/06 20:40:49    481s] (I)      |     3 |     200 |        0 |         0.00% |
[11/06 20:40:49    481s] (I)      |     4 |      84 |        0 |         0.00% |
[11/06 20:40:49    481s] (I)      |     5 |     112 |       65 |        58.04% |
[11/06 20:40:49    481s] (I)      +-------+---------+----------+---------------+
[11/06 20:40:49    481s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.45 MB )
[11/06 20:40:49    481s] (I)      Reset routing kernel
[11/06 20:40:49    481s] (I)      Started Global Routing ( Curr Mem: 2678.45 MB )
[11/06 20:40:49    481s] (I)      totalPins=15  totalGlobalPin=15 (100.00%)
[11/06 20:40:49    481s] (I)      total 2D Cap : 793 = (709 H, 84 V)
[11/06 20:40:49    481s] [NR-eGR] Layer group 1: route 7 net(s) in layer range [2, 5]
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1a Route ============
[11/06 20:40:49    481s] (I)      Usage: 33 = (16 H, 17 V) = (2.26% H, 20.24% V) = (4.320e+00um H, 4.590e+00um V)
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1b Route ============
[11/06 20:40:49    481s] (I)      Usage: 33 = (16 H, 17 V) = (2.26% H, 20.24% V) = (4.320e+00um H, 4.590e+00um V)
[11/06 20:40:49    481s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.910000e+00um
[11/06 20:40:49    481s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/06 20:40:49    481s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1c Route ============
[11/06 20:40:49    481s] (I)      Usage: 33 = (16 H, 17 V) = (2.26% H, 20.24% V) = (4.320e+00um H, 4.590e+00um V)
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1d Route ============
[11/06 20:40:49    481s] (I)      Usage: 33 = (16 H, 17 V) = (2.26% H, 20.24% V) = (4.320e+00um H, 4.590e+00um V)
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1e Route ============
[11/06 20:40:49    481s] (I)      Usage: 33 = (16 H, 17 V) = (2.26% H, 20.24% V) = (4.320e+00um H, 4.590e+00um V)
[11/06 20:40:49    481s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.910000e+00um
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] (I)      ============  Phase 1l Route ============
[11/06 20:40:49    481s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/06 20:40:49    481s] (I)      Layer  2:        399        25         0           0         368    ( 0.00%) 
[11/06 20:40:49    481s] (I)      Layer  3:        175        57        11           0         165    ( 0.00%) 
[11/06 20:40:49    481s] (I)      Layer  4:         72        19         0           0          68    ( 0.00%) 
[11/06 20:40:49    481s] (I)      Layer  5:         41         0         0          42          52    (44.90%) 
[11/06 20:40:49    481s] (I)      Total:           687       101        11          42         652    ( 6.05%) 
[11/06 20:40:49    481s] (I)      
[11/06 20:40:49    481s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/06 20:40:49    481s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/06 20:40:49    481s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/06 20:40:49    481s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/06 20:40:49    481s] [NR-eGR] --------------------------------------------------------------------------------
[11/06 20:40:49    481s] [NR-eGR]    M1_m ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 20:40:49    481s] [NR-eGR]    M2_m ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 20:40:49    481s] [NR-eGR] Pad_mid ( 3)         4( 8.00%)         0( 0.00%)         1( 2.00%)   (10.00%) 
[11/06 20:40:49    481s] [NR-eGR]      M2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 20:40:49    481s] [NR-eGR]      M1 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/06 20:40:49    481s] [NR-eGR] --------------------------------------------------------------------------------
[11/06 20:40:49    481s] [NR-eGR]        Total         4( 2.30%)         0( 0.00%)         1( 0.57%)   ( 2.87%) 
[11/06 20:40:49    481s] [NR-eGR] 
[11/06 20:40:49    481s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2710.46 MB )
[11/06 20:40:49    481s] (I)      total 2D Cap : 794 = (710 H, 84 V)
[11/06 20:40:49    481s] [NR-eGR] Overflow after Early Global Route 1.75% H + 0.00% V
[11/06 20:40:49    481s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2710.5M
[11/06 20:40:49    481s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.034, MEM:2710.5M, EPOCH TIME: 1762432849.827934
[11/06 20:40:49    481s] OPERPROF: Starting HotSpotCal at level 1, MEM:2710.5M, EPOCH TIME: 1762432849.828005
[11/06 20:40:49    481s] [hotspot] +------------+---------------+---------------+
[11/06 20:40:49    481s] [hotspot] |            |   max hotspot | total hotspot |
[11/06 20:40:49    481s] [hotspot] +------------+---------------+---------------+
[11/06 20:40:49    481s] [hotspot] | normalized |          0.00 |          0.00 |
[11/06 20:40:49    481s] [hotspot] +------------+---------------+---------------+
[11/06 20:40:49    481s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/06 20:40:49    481s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/06 20:40:49    481s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2710.5M, EPOCH TIME: 1762432849.833387
[11/06 20:40:49    481s] Skipped repairing congestion.
[11/06 20:40:49    481s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2710.5M, EPOCH TIME: 1762432849.833510
[11/06 20:40:49    481s] Starting Early Global Route wiring: mem = 2710.5M
[11/06 20:40:49    481s] (I)      ============= Track Assignment ============
[11/06 20:40:49    481s] (I)      Started Track Assignment (8T) ( Curr Mem: 2710.45 MB )
[11/06 20:40:49    481s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[11/06 20:40:49    481s] (I)      Run Multi-thread track assignment
[11/06 20:40:49    481s] (I)      Finished Track Assignment (8T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2710.46 MB )
[11/06 20:40:49    481s] (I)      Started Export ( Curr Mem: 2710.46 MB )
[11/06 20:40:49    481s] [NR-eGR]                  Length (um)  Vias 
[11/06 20:40:49    481s] [NR-eGR] -----------------------------------
[11/06 20:40:49    481s] [NR-eGR]  M1_m     (1V)             0     7 
[11/06 20:40:49    481s] [NR-eGR]  M2_m     (2H)             1     7 
[11/06 20:40:49    481s] [NR-eGR]  Pad_mid  (3H)             6    25 
[11/06 20:40:49    481s] [NR-eGR]  M2       (4V)             5     3 
[11/06 20:40:49    481s] [NR-eGR]  M1       (5H)             0     0 
[11/06 20:40:49    481s] [NR-eGR] -----------------------------------
[11/06 20:40:49    481s] [NR-eGR]           Total           12    42 
[11/06 20:40:49    481s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:40:49    481s] [NR-eGR] Total half perimeter of net bounding box: 11um
[11/06 20:40:49    481s] [NR-eGR] Total length: 12um, number of vias: 42
[11/06 20:40:49    481s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:40:49    481s] [NR-eGR] Total eGR-routed clock nets wire length: 5um, number of vias: 18
[11/06 20:40:49    481s] [NR-eGR] --------------------------------------------------------------------------
[11/06 20:40:49    481s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2710.46 MB )
[11/06 20:40:49    481s] Early Global Route wiring runtime: 0.01 seconds, mem = 2710.5M
[11/06 20:40:49    481s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.010, MEM:2710.5M, EPOCH TIME: 1762432849.843999
[11/06 20:40:49    481s] Tdgp not successfully inited but do clear! skip clearing
[11/06 20:40:49    481s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/06 20:40:49    481s] *** Finishing placeDesign default flow ***
[11/06 20:40:49    481s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 4, mem = 2406.5M **
[11/06 20:40:49    481s] Tdgp not successfully inited but do clear! skip clearing
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] *** Summary of all messages that are not suppressed in this session:
[11/06 20:40:49    481s] Severity  ID               Count  Summary                                  
[11/06 20:40:49    481s] WARNING   IMPTS-16            14  Inconsistency detected in the time units...
[11/06 20:40:49    481s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/06 20:40:49    481s] WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
[11/06 20:40:49    481s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/06 20:40:49    481s] WARNING   IMPSP-351            3  SIZEX %d of SiteCore '%s' is not a multi...
[11/06 20:40:49    481s] ERROR     IMPSP-365            3  Design has inst(s) with SITE '%s', but t...
[11/06 20:40:49    481s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[11/06 20:40:49    481s] WARNING   IMPSP-2020           1  Cannot find a legal location for instanc...
[11/06 20:40:49    481s] *** Message Summary: 22 warning(s), 4 error(s)
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] *** placeDesign #3 [finish] : cpu/real = 0:00:04.6/0:00:04.9 (0.9), totSession cpu/real = 0:08:01.3/0:43:46.6 (0.2), mem = 2406.5M
[11/06 20:40:49    481s] 
[11/06 20:40:49    481s] =============================================================================================
[11/06 20:40:49    481s]  Final TAT Report : placeDesign #3                                              21.39-s058_1
[11/06 20:40:49    481s] =============================================================================================
[11/06 20:40:49    481s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/06 20:40:49    481s] ---------------------------------------------------------------------------------------------
[11/06 20:40:49    481s] [ TimingUpdate           ]      6   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.1    0.6
[11/06 20:40:49    481s] [ FullDelayCalc          ]      3   0:00:00.6  (  12.3 % )     0:00:00.6 /  0:00:00.4    0.6
[11/06 20:40:49    481s] [ MISC                   ]          0:00:04.1  (  84.1 % )     0:00:04.1 /  0:00:04.1    1.0
[11/06 20:40:49    481s] ---------------------------------------------------------------------------------------------
[11/06 20:40:49    481s]  placeDesign #3 TOTAL               0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.6    0.9
[11/06 20:40:49    481s] ---------------------------------------------------------------------------------------------
[11/06 20:40:49    481s] 
