

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Jul 10 16:58:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.662 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  22681777|  22681777| 0.227 sec | 0.227 sec |  22681777|  22681777|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                      |            |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |       Instance       |   Module   |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_dense_fu_52       |dense       |    144353|    144353|  1.444 ms |  1.444 ms |    144353|    144353|   none  |
        |grp_conv_2_fu_62      |conv_2      |  20328265|  20328265| 0.203 sec | 0.203 sec |  20328265|  20328265|   none  |
        |grp_conv_1_fu_72      |conv_1      |   2078077|   2078077| 20.781 ms | 20.781 ms |   2078077|   2078077|   none  |
        |grp_max_pool_1_fu_84  |max_pool_1  |     98241|     98241|  0.982 ms |  0.982 ms |     98241|     98241|   none  |
        |grp_max_pool_2_fu_90  |max_pool_2  |     29569|     29569|  0.296 ms |  0.296 ms |     29569|     29569|   none  |
        |grp_flat_fu_96        |flat        |      3261|      3261| 32.610 us | 32.610 us |      3261|      3261|   none  |
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 13 [1/1] (2.66ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn.cpp:14]   --->   Operation 13 'alloca' 'conv_1_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (2.66ns)   --->   "%max_pool_1_out = alloca [5408 x float], align 4" [cnn.cpp:17]   --->   Operation 14 'alloca' 'max_pool_1_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 15 [1/1] (2.66ns)   --->   "%conv_2_out = alloca [7744 x float], align 4" [cnn.cpp:20]   --->   Operation 15 'alloca' 'conv_2_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 16 [1/1] (2.66ns)   --->   "%max_pool_2_out = alloca [1600 x float], align 4" [cnn.cpp:23]   --->   Operation 16 'alloca' 'max_pool_2_out' <Predicate = true> <Delay = 2.66>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %input_r, [21632 x float]* %conv_1_out) nounwind" [cnn.cpp:15]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %input_r, [21632 x float]* %conv_1_out) nounwind" [cnn.cpp:15]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* %max_pool_1_out) nounwind" [cnn.cpp:18]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* %max_pool_1_out) nounwind" [cnn.cpp:18]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([5408 x float]* %max_pool_1_out, [7744 x float]* %conv_2_out) nounwind" [cnn.cpp:21]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([5408 x float]* %max_pool_1_out, [7744 x float]* %conv_2_out) nounwind" [cnn.cpp:21]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([7744 x float]* %conv_2_out, [1600 x float]* %max_pool_2_out) nounwind" [cnn.cpp:24]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([7744 x float]* %conv_2_out, [1600 x float]* %max_pool_2_out) nounwind" [cnn.cpp:24]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* %max_pool_2_out, [1600 x float]* @flat_array) nounwind" [cnn.cpp:27]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* %max_pool_2_out, [1600 x float]* @flat_array) nounwind" [cnn.cpp:27]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn.cpp:29]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %input_r) nounwind, !map !32"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !39"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn.cpp:29]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:30]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_1_out        (alloca       ) [ 0011100000000]
max_pool_1_out    (alloca       ) [ 0011111000000]
conv_2_out        (alloca       ) [ 0011111110000]
max_pool_2_out    (alloca       ) [ 0011111111100]
call_ln15         (call         ) [ 0000000000000]
call_ln18         (call         ) [ 0000000000000]
call_ln21         (call         ) [ 0000000000000]
call_ln24         (call         ) [ 0000000000000]
call_ln27         (call         ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000]
call_ln29         (call         ) [ 0000000000000]
ret_ln30          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="conv_1_out_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="max_pool_1_out_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="conv_2_out_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="max_pool_2_out_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_dense_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="32" slack="0"/>
<pin id="57" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/11 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_conv_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="3" bw="32" slack="0"/>
<pin id="67" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_conv_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="32" slack="0"/>
<pin id="78" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_max_pool_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_max_pool_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_flat_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="36" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {11 12 }
	Port: flat_array | {9 10 }
 - Input state : 
	Port: cnn : input_r | {1 2 }
	Port: cnn : conv_1_weights_0 | {1 2 }
	Port: cnn : conv_1_bias | {1 2 }
	Port: cnn : conv_2_weights | {5 6 }
	Port: cnn : conv_2_bias | {5 6 }
	Port: cnn : flat_array | {11 12 }
	Port: cnn : dense_weights | {11 12 }
  - Chain level:
	State 1
		call_ln15 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_dense_fu_52   |    0    |    12   |  10.873 |   1714  |   2317  |    0    |
|          |   grp_conv_2_fu_62   |    0    |    5    |  10.647 |   952   |   892   |    0    |
|   call   |   grp_conv_1_fu_72   |    0    |    5    |  10.647 |   882   |   844   |    0    |
|          | grp_max_pool_1_fu_84 |    0    |    0    |  5.915  |   311   |   460   |    0    |
|          | grp_max_pool_2_fu_90 |    0    |    0    |  4.732  |   289   |   432   |    0    |
|          |    grp_flat_fu_96    |    0    |    0    |  2.366  |   121   |   189   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                      |    0    |    22   |  45.18  |   4269  |   5134  |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |    -   |
|   conv_1_out   |   64   |    0   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |    -   |
|   conv_2_bias  |    1   |    0   |    0   |    -   |
|   conv_2_out   |   16   |    0   |    0   |    0   |
| conv_2_weights |   64   |    0   |    0   |    -   |
|  dense_weights |   32   |    0   |    0   |    -   |
|   flat_array   |    4   |    0   |    0   |    0   |
| max_pool_1_out |   16   |    0   |    0   |    0   |
| max_pool_2_out |    4   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   203  |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   22   |   45   |  4269  |  5134  |    0   |
|   Memory  |   203  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   203  |   22   |   45   |  4269  |  5134  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
