# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	15.713   */-39.381       */0.287         my_fpu_double/i_fpu_mul/product_6_reg[48]/D    1
CLK(R)->CLK(R)	15.714   */-39.378       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[42]/D    1
CLK(R)->CLK(R)	15.714   */-39.378       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[43]/D    1
CLK(R)->CLK(R)	15.714   */-39.377       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[41]/D    1
CLK(R)->CLK(R)	15.714   */-39.377       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[12]/D    1
CLK(R)->CLK(R)	15.714   */-39.377       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[46]/D    1
CLK(R)->CLK(R)	15.714   */-39.375       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[40]/D    1
CLK(R)->CLK(R)	15.714   */-39.374       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[50]/D    1
CLK(R)->CLK(R)	15.714   */-39.374       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[14]/D    1
CLK(R)->CLK(R)	15.714   */-39.373       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[18]/D    1
CLK(R)->CLK(R)	15.714   */-39.373       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[37]/D    1
CLK(R)->CLK(R)	15.715   */-39.371       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[34]/D    1
CLK(R)->CLK(R)	15.715   */-39.371       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[36]/D    1
CLK(R)->CLK(R)	15.715   */-39.371       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[11]/D    1
CLK(R)->CLK(R)	15.715   */-39.370       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[35]/D    1
CLK(R)->CLK(R)	15.715   */-39.370       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[13]/D    1
CLK(R)->CLK(R)	15.715   */-39.370       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[45]/D    1
CLK(R)->CLK(R)	15.715   */-39.369       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[9]/D    1
CLK(R)->CLK(R)	15.715   */-39.369       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[33]/D    1
CLK(R)->CLK(R)	15.715   */-39.369       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[3]/D    1
CLK(R)->CLK(R)	15.715   */-39.369       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[44]/D    1
CLK(R)->CLK(R)	15.715   */-39.368       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[19]/D    1
CLK(R)->CLK(R)	15.715   */-39.368       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[5]/D    1
CLK(R)->CLK(R)	15.715   */-39.368       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[17]/D    1
CLK(R)->CLK(R)	15.715   */-39.367       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[6]/D    1
CLK(R)->CLK(R)	15.715   */-39.367       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[8]/D    1
CLK(R)->CLK(R)	15.715   */-39.367       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[38]/D    1
CLK(R)->CLK(R)	15.712   */-39.367       */0.288         my_fpu_double/i_fpu_mul/product_6_reg[23]/D    1
CLK(R)->CLK(R)	15.716   */-39.367       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[47]/D    1
CLK(R)->CLK(R)	15.716   */-39.365       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[15]/D    1
CLK(R)->CLK(R)	15.716   */-39.365       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[10]/D    1
CLK(R)->CLK(R)	15.715   */-39.365       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[1]/D    1
CLK(R)->CLK(R)	15.716   */-39.364       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[49]/D    1
CLK(R)->CLK(R)	15.716   */-39.364       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[16]/D    1
CLK(R)->CLK(R)	15.716   */-39.363       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[7]/D    1
CLK(R)->CLK(R)	15.715   */-39.362       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[28]/D    1
CLK(R)->CLK(R)	15.716   */-39.362       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[2]/D    1
CLK(R)->CLK(R)	15.716   */-39.361       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[31]/D    1
CLK(R)->CLK(R)	15.716   */-39.361       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[0]/D    1
CLK(R)->CLK(R)	15.716   */-39.361       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[39]/D    1
CLK(R)->CLK(R)	15.716   */-39.361       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[4]/D    1
CLK(R)->CLK(R)	15.716   */-39.360       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[29]/D    1
CLK(R)->CLK(R)	15.716   */-39.358       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[30]/D    1
CLK(R)->CLK(R)	15.714   */-39.358       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[26]/D    1
CLK(R)->CLK(R)	15.716   */-39.356       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[51]/D    1
CLK(R)->CLK(R)	15.717   */-39.356       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[32]/D    1
CLK(R)->CLK(R)	15.717   */-39.356       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[20]/D    1
CLK(R)->CLK(R)	15.715   */-39.355       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[22]/D    1
CLK(R)->CLK(R)	15.716   */-39.354       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[27]/D    1
CLK(R)->CLK(R)	15.715   */-39.351       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[24]/D    1
CLK(R)->CLK(R)	15.715   */-39.351       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[25]/D    1
CLK(R)->CLK(R)	15.716   */-39.350       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[21]/D    1
CLK(R)->CLK(R)	15.739   */-39.343       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[88]/D    1
CLK(R)->CLK(R)	15.739   */-39.339       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[83]/D    1
CLK(R)->CLK(R)	15.739   */-39.337       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[57]/D    1
CLK(R)->CLK(R)	15.739   */-39.336       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[104]/D    1
CLK(R)->CLK(R)	15.739   */-39.336       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[105]/D    1
CLK(R)->CLK(R)	15.740   */-39.334       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[95]/D    1
CLK(R)->CLK(R)	15.740   */-39.334       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[87]/D    1
CLK(R)->CLK(R)	15.740   */-39.334       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[61]/D    1
CLK(R)->CLK(R)	15.740   */-39.333       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[103]/D    1
CLK(R)->CLK(R)	15.740   */-39.332       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[86]/D    1
CLK(R)->CLK(R)	15.739   */-39.331       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[32]/D    1
CLK(R)->CLK(R)	15.740   */-39.330       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[98]/D    1
CLK(R)->CLK(R)	15.740   */-39.330       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[91]/D    1
CLK(R)->CLK(R)	15.740   */-39.330       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[39]/D    1
CLK(R)->CLK(R)	15.739   */-39.329       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[72]/D    1
CLK(R)->CLK(R)	15.740   */-39.329       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[94]/D    1
CLK(R)->CLK(R)	15.740   */-39.329       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[77]/D    1
CLK(R)->CLK(R)	15.740   */-39.328       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[102]/D    1
CLK(R)->CLK(R)	15.740   */-39.328       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[74]/D    1
CLK(R)->CLK(R)	15.740   */-39.328       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[97]/D    1
CLK(R)->CLK(R)	15.739   */-39.327       */0.261         my_fpu_double/i_fpu_mul/product_2_reg[33]/D    1
CLK(R)->CLK(R)	15.740   */-39.327       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[76]/D    1
CLK(R)->CLK(R)	15.740   */-39.325       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[42]/D    1
CLK(R)->CLK(R)	15.740   */-39.325       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[56]/D    1
CLK(R)->CLK(R)	15.741   */-39.324       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[54]/D    1
CLK(R)->CLK(R)	15.741   */-39.324       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[92]/D    1
CLK(R)->CLK(R)	15.741   */-39.323       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[90]/D    1
CLK(R)->CLK(R)	15.741   */-39.323       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[99]/D    1
CLK(R)->CLK(R)	15.741   */-39.323       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[63]/D    1
CLK(R)->CLK(R)	15.740   */-39.322       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[71]/D    1
CLK(R)->CLK(R)	15.741   */-39.322       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[93]/D    1
CLK(R)->CLK(R)	15.740   */-39.322       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[29]/D    1
CLK(R)->CLK(R)	15.741   */-39.321       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[78]/D    1
CLK(R)->CLK(R)	15.741   */-39.321       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[53]/D    1
CLK(R)->CLK(R)	15.741   */-39.321       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[80]/D    1
CLK(R)->CLK(R)	15.738   */-39.321       */0.262         my_fpu_double/i_fpu_mul/product_2_reg[17]/D    1
CLK(R)->CLK(R)	15.741   */-39.320       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[82]/D    1
CLK(R)->CLK(R)	15.741   */-39.320       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[101]/D    1
CLK(R)->CLK(R)	15.741   */-39.320       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[81]/D    1
CLK(R)->CLK(R)	15.741   */-39.319       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[49]/D    1
CLK(R)->CLK(R)	15.741   */-39.319       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[100]/D    1
CLK(R)->CLK(R)	15.741   */-39.319       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[79]/D    1
CLK(R)->CLK(R)	15.741   */-39.319       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[96]/D    1
CLK(R)->CLK(R)	15.741   */-39.319       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[85]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[89]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[51]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[75]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[50]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[44]/D    1
CLK(R)->CLK(R)	15.741   */-39.318       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[58]/D    1
CLK(R)->CLK(R)	15.740   */-39.317       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[64]/D    1
CLK(R)->CLK(R)	15.741   */-39.317       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[43]/D    1
CLK(R)->CLK(R)	15.740   */-39.317       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[28]/D    1
CLK(R)->CLK(R)	15.741   */-39.317       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[84]/D    1
CLK(R)->CLK(R)	15.741   */-39.317       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[48]/D    1
CLK(R)->CLK(R)	15.741   */-39.316       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[60]/D    1
CLK(R)->CLK(R)	15.741   */-39.316       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[46]/D    1
CLK(R)->CLK(R)	15.741   */-39.316       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[45]/D    1
CLK(R)->CLK(R)	15.740   */-39.316       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[37]/D    1
CLK(R)->CLK(R)	15.741   */-39.315       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[47]/D    1
CLK(R)->CLK(R)	15.741   */-39.315       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[40]/D    1
CLK(R)->CLK(R)	15.740   */-39.315       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[36]/D    1
CLK(R)->CLK(R)	15.741   */-39.314       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[30]/D    1
CLK(R)->CLK(R)	15.741   */-39.314       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[69]/D    1
CLK(R)->CLK(R)	15.741   */-39.314       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[27]/D    1
CLK(R)->CLK(R)	15.741   */-39.314       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[68]/D    1
CLK(R)->CLK(R)	15.741   */-39.313       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[31]/D    1
CLK(R)->CLK(R)	15.741   */-39.312       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[41]/D    1
CLK(R)->CLK(R)	15.741   */-39.311       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[70]/D    1
CLK(R)->CLK(R)	15.741   */-39.311       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[73]/D    1
CLK(R)->CLK(R)	15.740   */-39.311       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[24]/D    1
CLK(R)->CLK(R)	15.740   */-39.310       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[23]/D    1
CLK(R)->CLK(R)	15.740   */-39.310       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[15]/D    1
CLK(R)->CLK(R)	15.741   */-39.310       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[62]/D    1
CLK(R)->CLK(R)	15.717   */-39.309       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[104]/D    1
CLK(R)->CLK(R)	15.741   */-39.309       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[35]/D    1
CLK(R)->CLK(R)	15.740   */-39.309       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[22]/D    1
CLK(R)->CLK(R)	15.741   */-39.307       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[38]/D    1
CLK(R)->CLK(R)	15.741   */-39.307       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[67]/D    1
CLK(R)->CLK(R)	15.741   */-39.307       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[52]/D    1
CLK(R)->CLK(R)	15.741   */-39.307       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[65]/D    1
CLK(R)->CLK(R)	15.741   */-39.305       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[34]/D    1
CLK(R)->CLK(R)	15.741   */-39.305       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[66]/D    1
CLK(R)->CLK(R)	15.741   */-39.305       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[26]/D    1
CLK(R)->CLK(R)	15.741   */-39.303       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[59]/D    1
CLK(R)->CLK(R)	15.741   */-39.303       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[55]/D    1
CLK(R)->CLK(R)	15.741   */-39.303       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[25]/D    1
CLK(R)->CLK(R)	15.741   */-39.302       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[21]/D    1
CLK(R)->CLK(R)	15.741   */-39.298       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[20]/D    1
CLK(R)->CLK(R)	15.740   */-39.295       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[10]/D    1
CLK(R)->CLK(R)	15.741   */-39.295       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[19]/D    1
CLK(R)->CLK(R)	15.740   */-39.295       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[11]/D    1
CLK(R)->CLK(R)	15.740   */-39.295       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[6]/D    1
CLK(R)->CLK(R)	15.740   */-39.295       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[16]/D    1
CLK(R)->CLK(R)	15.740   */-39.293       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[8]/D    1
CLK(R)->CLK(R)	15.740   */-39.291       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[7]/D    1
CLK(R)->CLK(R)	15.741   */-39.291       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[13]/D    1
CLK(R)->CLK(R)	15.741   */-39.290       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[18]/D    1
CLK(R)->CLK(R)	15.741   */-39.289       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[14]/D    1
CLK(R)->CLK(R)	15.741   */-39.286       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[12]/D    1
CLK(R)->CLK(R)	15.712   */-39.284       */0.288         my_fpu_double/i_fpu_mul/product_6_reg[100]/D    1
CLK(R)->CLK(R)	15.712   */-39.284       */0.288         my_fpu_double/i_fpu_mul/product_6_reg[78]/D    1
CLK(R)->CLK(R)	15.741   */-39.284       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[5]/D    1
CLK(R)->CLK(R)	15.741   */-39.283       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[9]/D    1
CLK(R)->CLK(R)	15.740   */-39.283       */0.260         my_fpu_double/i_fpu_mul/product_2_reg[3]/D    1
CLK(R)->CLK(R)	15.741   */-39.282       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[4]/D    1
CLK(R)->CLK(R)	15.713   */-39.278       */0.287         my_fpu_double/i_fpu_mul/product_6_reg[94]/D    1
CLK(R)->CLK(R)	15.741   */-39.276       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[1]/D    1
CLK(R)->CLK(R)	15.714   */-39.275       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[81]/D    1
CLK(R)->CLK(R)	15.741   */-39.273       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[0]/D    1
CLK(R)->CLK(R)	15.741   */-39.273       */0.259         my_fpu_double/i_fpu_mul/product_2_reg[2]/D    1
CLK(R)->CLK(R)	15.714   */-39.273       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[71]/D    1
CLK(R)->CLK(R)	15.715   */-39.270       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[75]/D    1
CLK(R)->CLK(R)	15.715   */-39.270       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[83]/D    1
CLK(R)->CLK(R)	15.714   */-39.269       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[62]/D    1
CLK(R)->CLK(R)	15.713   */-39.269       */0.287         my_fpu_double/i_fpu_mul/product_6_reg[59]/D    1
CLK(R)->CLK(R)	15.715   */-39.269       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[79]/D    1
CLK(R)->CLK(R)	15.715   */-39.267       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[76]/D    1
CLK(R)->CLK(R)	15.714   */-39.267       */0.286         my_fpu_double/i_fpu_mul/product_6_reg[85]/D    1
CLK(R)->CLK(R)	15.715   */-39.266       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[99]/D    1
CLK(R)->CLK(R)	15.715   */-39.265       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[98]/D    1
CLK(R)->CLK(R)	15.715   */-39.264       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[66]/D    1
CLK(R)->CLK(R)	15.715   */-39.264       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[92]/D    1
CLK(R)->CLK(R)	15.716   */-39.264       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[80]/D    1
CLK(R)->CLK(R)	15.716   */-39.264       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[97]/D    1
CLK(R)->CLK(R)	15.715   */-39.264       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[89]/D    1
CLK(R)->CLK(R)	15.716   */-39.264       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[73]/D    1
CLK(R)->CLK(R)	15.716   */-39.262       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[84]/D    1
CLK(R)->CLK(R)	15.716   */-39.262       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[82]/D    1
CLK(R)->CLK(R)	15.715   */-39.262       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[88]/D    1
CLK(R)->CLK(R)	15.715   */-39.261       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[91]/D    1
CLK(R)->CLK(R)	15.715   */-39.261       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[65]/D    1
CLK(R)->CLK(R)	15.716   */-39.261       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[101]/D    1
CLK(R)->CLK(R)	15.716   */-39.261       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[67]/D    1
CLK(R)->CLK(R)	15.716   */-39.261       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[70]/D    1
CLK(R)->CLK(R)	15.715   */-39.260       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[86]/D    1
CLK(R)->CLK(R)	15.716   */-39.260       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[77]/D    1
CLK(R)->CLK(R)	15.716   */-39.260       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[95]/D    1
CLK(R)->CLK(R)	15.716   */-39.260       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[87]/D    1
CLK(R)->CLK(R)	15.716   */-39.260       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[102]/D    1
CLK(R)->CLK(R)	15.716   */-39.259       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[93]/D    1
CLK(R)->CLK(R)	15.716   */-39.259       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[68]/D    1
CLK(R)->CLK(R)	15.716   */-39.259       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[63]/D    1
CLK(R)->CLK(R)	15.717   */-39.259       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[96]/D    1
CLK(R)->CLK(R)	15.717   */-39.258       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[74]/D    1
CLK(R)->CLK(R)	15.716   */-39.258       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[61]/D    1
CLK(R)->CLK(R)	15.717   */-39.258       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[72]/D    1
CLK(R)->CLK(R)	15.716   */-39.258       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[64]/D    1
CLK(R)->CLK(R)	15.716   */-39.256       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[60]/D    1
CLK(R)->CLK(R)	15.717   */-39.256       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[103]/D    1
CLK(R)->CLK(R)	15.717   */-39.256       */0.283         my_fpu_double/i_fpu_mul/product_6_reg[69]/D    1
CLK(R)->CLK(R)	15.716   */-39.255       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[90]/D    1
CLK(R)->CLK(R)	15.716   */-39.252       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[58]/D    1
CLK(R)->CLK(R)	15.715   */-39.252       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[56]/D    1
CLK(R)->CLK(R)	15.716   */-39.250       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[52]/D    1
CLK(R)->CLK(R)	15.715   */-39.249       */0.285         my_fpu_double/i_fpu_mul/product_6_reg[53]/D    1
CLK(R)->CLK(R)	15.716   */-39.247       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[54]/D    1
CLK(R)->CLK(R)	15.716   */-39.245       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[55]/D    1
CLK(R)->CLK(R)	15.716   */-39.245       */0.284         my_fpu_double/i_fpu_mul/product_6_reg[57]/D    1
CLK(R)->CLK(R)	15.731   */-39.015       */0.269         my_fpu_double/i_fpu_mul/product_6_reg[105]/D    1
CLK(R)->CLK(R)	15.830   */-38.198       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */-38.187       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[42]/D    1
CLK(R)->CLK(R)	15.831   */-38.186       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[36]/D    1
CLK(R)->CLK(R)	15.830   */-38.185       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[6]/D    1
CLK(R)->CLK(R)	15.831   */-38.183       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[13]/D    1
CLK(R)->CLK(R)	15.831   */-38.183       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */-38.182       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[18]/D    1
CLK(R)->CLK(R)	15.831   */-38.182       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */-38.182       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[40]/D    1
CLK(R)->CLK(R)	15.831   */-38.182       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[46]/D    1
CLK(R)->CLK(R)	15.831   */-38.181       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */-38.181       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[34]/D    1
CLK(R)->CLK(R)	15.831   */-38.181       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[43]/D    1
CLK(R)->CLK(R)	15.831   */-38.180       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[17]/D    1
CLK(R)->CLK(R)	15.831   */-38.180       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[2]/D    1
CLK(R)->CLK(R)	15.831   */-38.179       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */-38.179       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[47]/D    1
CLK(R)->CLK(R)	15.831   */-38.179       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[19]/D    1
CLK(R)->CLK(R)	15.831   */-38.178       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[14]/D    1
CLK(R)->CLK(R)	15.831   */-38.178       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[44]/D    1
CLK(R)->CLK(R)	15.830   */-38.178       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[52]/D    1
CLK(R)->CLK(R)	15.831   */-38.178       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[15]/D    1
CLK(R)->CLK(R)	15.831   */-38.177       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[45]/D    1
CLK(R)->CLK(R)	15.831   */-38.177       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */-38.176       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */-38.176       */0.168         my_fpu_double/i_fpu_mul/product_5_reg[50]/D    1
CLK(R)->CLK(R)	15.831   */-38.176       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[12]/D    1
CLK(R)->CLK(R)	15.831   */-38.176       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[4]/D    1
CLK(R)->CLK(R)	15.831   */-38.176       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */-38.175       */0.168         my_fpu_double/i_fpu_mul/product_5_reg[16]/D    1
CLK(R)->CLK(R)	15.831   */-38.175       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[32]/D    1
CLK(R)->CLK(R)	15.831   */-38.175       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[7]/D    1
CLK(R)->CLK(R)	15.831   */-38.174       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[33]/D    1
CLK(R)->CLK(R)	15.831   */-38.174       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */-38.174       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[1]/D    1
CLK(R)->CLK(R)	15.831   */-38.174       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[38]/D    1
CLK(R)->CLK(R)	15.830   */-38.174       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[76]/D    1
CLK(R)->CLK(R)	15.831   */-38.173       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[39]/D    1
CLK(R)->CLK(R)	15.831   */-38.173       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */-38.173       */0.168         my_fpu_double/i_fpu_mul/product_5_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */-38.173       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[20]/D    1
CLK(R)->CLK(R)	15.831   */-38.173       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[37]/D    1
CLK(R)->CLK(R)	15.831   */-38.173       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */-38.170       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[67]/D    1
CLK(R)->CLK(R)	15.831   */-38.169       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[31]/D    1
CLK(R)->CLK(R)	15.831   */-38.169       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[99]/D    1
CLK(R)->CLK(R)	15.831   */-38.167       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[83]/D    1
CLK(R)->CLK(R)	15.831   */-38.167       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[68]/D    1
CLK(R)->CLK(R)	15.831   */-38.166       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[104]/D    1
CLK(R)->CLK(R)	15.831   */-38.166       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[78]/D    1
CLK(R)->CLK(R)	15.831   */-38.166       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[66]/D    1
CLK(R)->CLK(R)	15.831   */-38.166       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[30]/D    1
CLK(R)->CLK(R)	15.831   */-38.165       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[75]/D    1
CLK(R)->CLK(R)	15.831   */-38.165       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[82]/D    1
CLK(R)->CLK(R)	15.831   */-38.165       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[28]/D    1
CLK(R)->CLK(R)	15.831   */-38.164       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[64]/D    1
CLK(R)->CLK(R)	15.831   */-38.164       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[74]/D    1
CLK(R)->CLK(R)	15.831   */-38.164       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[79]/D    1
CLK(R)->CLK(R)	15.830   */-38.163       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[72]/D    1
CLK(R)->CLK(R)	15.831   */-38.163       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[77]/D    1
CLK(R)->CLK(R)	15.831   */-38.163       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[97]/D    1
CLK(R)->CLK(R)	15.830   */-38.163       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[100]/D    1
CLK(R)->CLK(R)	15.831   */-38.162       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[80]/D    1
CLK(R)->CLK(R)	15.830   */-38.162       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[102]/D    1
CLK(R)->CLK(R)	15.831   */-38.161       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[81]/D    1
CLK(R)->CLK(R)	15.830   */-38.161       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[84]/D    1
CLK(R)->CLK(R)	15.831   */-38.159       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[98]/D    1
CLK(R)->CLK(R)	15.831   */-38.157       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[96]/D    1
CLK(R)->CLK(R)	15.831   */-38.154       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[70]/D    1
CLK(R)->CLK(R)	15.830   */-38.154       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[94]/D    1
CLK(R)->CLK(R)	15.831   */-38.153       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[73]/D    1
CLK(R)->CLK(R)	15.830   */-38.152       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[27]/D    1
CLK(R)->CLK(R)	15.831   */-38.151       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[103]/D    1
CLK(R)->CLK(R)	15.830   */-38.150       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[61]/D    1
CLK(R)->CLK(R)	15.831   */-38.150       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[69]/D    1
CLK(R)->CLK(R)	15.831   */-38.149       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[71]/D    1
CLK(R)->CLK(R)	15.831   */-38.148       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[95]/D    1
CLK(R)->CLK(R)	15.831   */-38.147       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[93]/D    1
CLK(R)->CLK(R)	15.831   */-38.147       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[65]/D    1
CLK(R)->CLK(R)	15.830   */-38.146       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[54]/D    1
CLK(R)->CLK(R)	15.831   */-38.145       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[21]/D    1
CLK(R)->CLK(R)	15.831   */-38.145       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[29]/D    1
CLK(R)->CLK(R)	15.831   */-38.145       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[101]/D    1
CLK(R)->CLK(R)	15.830   */-38.145       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[63]/D    1
CLK(R)->CLK(R)	15.831   */-38.144       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[26]/D    1
CLK(R)->CLK(R)	15.831   */-38.142       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[62]/D    1
CLK(R)->CLK(R)	15.801   */-38.141       */0.199         my_fpu_double/i_fpu_mul/product_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.830   */-38.141       */0.170         my_fpu_double/i_fpu_mul/product_5_reg[87]/D    1
CLK(R)->CLK(R)	15.831   */-38.141       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[23]/D    1
CLK(R)->CLK(R)	15.831   */-38.141       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[60]/D    1
CLK(R)->CLK(R)	15.831   */-38.140       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[85]/D    1
CLK(R)->CLK(R)	15.831   */-38.140       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[92]/D    1
CLK(R)->CLK(R)	15.831   */-38.140       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[90]/D    1
CLK(R)->CLK(R)	15.831   */-38.139       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[22]/D    1
CLK(R)->CLK(R)	15.831   */-38.138       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[91]/D    1
CLK(R)->CLK(R)	15.831   */-38.138       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[25]/D    1
CLK(R)->CLK(R)	15.831   */-38.138       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[24]/D    1
CLK(R)->CLK(R)	15.831   */-38.137       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[89]/D    1
CLK(R)->CLK(R)	15.831   */-38.137       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[58]/D    1
CLK(R)->CLK(R)	15.831   */-38.137       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[88]/D    1
CLK(R)->CLK(R)	15.831   */-38.136       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[86]/D    1
CLK(R)->CLK(R)	15.831   */-38.135       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[59]/D    1
CLK(R)->CLK(R)	15.831   */-38.135       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[105]/D    1
CLK(R)->CLK(R)	15.831   */-38.130       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */-38.127       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[56]/D    1
CLK(R)->CLK(R)	15.831   */-38.125       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[55]/D    1
CLK(R)->CLK(R)	15.831   */-38.124       */0.169         my_fpu_double/i_fpu_mul/product_5_reg[57]/D    1
CLK(R)->CLK(R)	15.803   */-38.111       */0.197         my_fpu_double/i_fpu_mul/product_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.837   */-38.026       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[8]/D    1
CLK(R)->CLK(R)	15.837   */-38.014       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[0]/D    1
CLK(R)->CLK(R)	15.837   */-38.014       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[9]/D    1
CLK(R)->CLK(R)	15.837   */-38.013       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[2]/D    1
CLK(R)->CLK(R)	15.837   */-38.013       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[10]/D    1
CLK(R)->CLK(R)	15.837   */-38.012       */0.163         my_fpu_double/i_fpu_mul/exponent_4_reg[5]/D    1
CLK(R)->CLK(R)	15.838   */-38.012       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[4]/D    1
CLK(R)->CLK(R)	15.838   */-38.012       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */-38.012       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-38.011       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[7]/D    1
CLK(R)->CLK(R)	15.838   */-38.011       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[6]/D    1
CLK(R)->CLK(R)	15.838   */-38.009       */0.162         my_fpu_double/i_fpu_mul/exponent_4_reg[11]/D    1
CLK(R)->CLK(R)	15.802   */-37.979       */0.198         my_fpu_double/i_fpu_mul/product_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.800   */-37.766       */0.200         my_fpu_double/i_fpu_mul/product_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.837   */-37.752       */0.163         my_fpu_double/i_fpu_mul/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */-37.752       */0.161         my_fpu_double/i_fpu_mul/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.749       */0.162         my_fpu_double/i_fpu_mul/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.838   */-37.749       */0.162         my_fpu_double/i_fpu_mul/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.748       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.747       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.747       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.746       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.746       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.746       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.746       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.745       */0.160         my_fpu_double/i_fpu_mul/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.808   */-37.733       */0.192         my_fpu_double/i_fpu_mul/a_is_zero_reg/D    1
CLK(R)->CLK(R)	15.808   */-37.732       */0.192         my_fpu_double/i_fpu_mul/b_is_zero_reg/D    1
CLK(R)->CLK(R)	15.820   */-37.696       */0.180         my_fpu_double/i_fpu_mul/product_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.809   */-37.663       */0.191         my_fpu_double/i_fpu_mul/exponent_et_zero_reg/D    1
CLK(R)->CLK(R)	15.841   */-37.645       */0.159         my_fpu_double/i_fpu_mul/product_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.808   */-37.532       */0.192         my_fpu_double/i_fpu_mul/a_is_norm_reg/D    1
CLK(R)->CLK(R)	15.809   */-37.529       */0.191         my_fpu_double/i_fpu_mul/product_lsb_reg/D    1
CLK(R)->CLK(R)	15.809   */-37.529       */0.191         my_fpu_double/i_fpu_mul/sign_reg/D    1
CLK(R)->CLK(R)	15.809   */-37.528       */0.191         my_fpu_double/i_fpu_mul/b_is_norm_reg/D    1
CLK(R)->CLK(R)	15.809   */-37.528       */0.191         my_fpu_double/i_fpu_mul/in_zero_reg/D    1
CLK(R)->CLK(R)	15.807   */-37.520       */0.193         my_fpu_double/i_fpu_mul/product_reg[18]/D    1
CLK(R)->CLK(R)	15.808   */-37.516       */0.192         my_fpu_double/i_fpu_mul/product_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */-37.515       */0.191         my_fpu_double/i_fpu_mul/product_reg[20]/D    1
CLK(R)->CLK(R)	15.809   */-37.515       */0.191         my_fpu_double/i_fpu_mul/product_reg[14]/D    1
CLK(R)->CLK(R)	15.809   */-37.514       */0.191         my_fpu_double/i_fpu_mul/product_reg[21]/D    1
CLK(R)->CLK(R)	15.809   */-37.514       */0.191         my_fpu_double/i_fpu_mul/product_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */-37.513       */0.191         my_fpu_double/i_fpu_mul/product_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */-37.513       */0.191         my_fpu_double/i_fpu_mul/product_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */-37.513       */0.191         my_fpu_double/i_fpu_mul/product_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */-37.512       */0.191         my_fpu_double/i_fpu_mul/product_reg[11]/D    1
CLK(R)->CLK(R)	15.809   */-37.511       */0.191         my_fpu_double/i_fpu_mul/product_reg[15]/D    1
CLK(R)->CLK(R)	15.808   */-37.510       */0.192         my_fpu_double/i_fpu_mul/product_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */-37.510       */0.191         my_fpu_double/i_fpu_mul/product_reg[16]/D    1
CLK(R)->CLK(R)	15.809   */-37.509       */0.191         my_fpu_double/i_fpu_mul/product_reg[24]/D    1
CLK(R)->CLK(R)	15.809   */-37.509       */0.191         my_fpu_double/i_fpu_mul/product_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */-37.509       */0.192         my_fpu_double/i_fpu_mul/product_reg[29]/D    1
CLK(R)->CLK(R)	15.809   */-37.509       */0.191         my_fpu_double/i_fpu_mul/product_reg[34]/D    1
CLK(R)->CLK(R)	15.809   */-37.508       */0.191         my_fpu_double/i_fpu_mul/product_reg[25]/D    1
CLK(R)->CLK(R)	15.809   */-37.508       */0.191         my_fpu_double/i_fpu_mul/product_reg[30]/D    1
CLK(R)->CLK(R)	15.809   */-37.508       */0.191         my_fpu_double/i_fpu_mul/product_reg[26]/D    1
CLK(R)->CLK(R)	15.809   */-37.508       */0.191         my_fpu_double/i_fpu_mul/product_reg[27]/D    1
CLK(R)->CLK(R)	15.809   */-37.506       */0.191         my_fpu_double/i_fpu_mul/product_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */-37.505       */0.191         my_fpu_double/i_fpu_mul/product_reg[35]/D    1
CLK(R)->CLK(R)	15.809   */-37.505       */0.191         my_fpu_double/i_fpu_mul/product_reg[32]/D    1
CLK(R)->CLK(R)	15.809   */-37.505       */0.191         my_fpu_double/i_fpu_mul/product_reg[33]/D    1
CLK(R)->CLK(R)	15.809   */-37.503       */0.191         my_fpu_double/i_fpu_mul/product_reg[36]/D    1
CLK(R)->CLK(R)	15.809   */-37.501       */0.191         my_fpu_double/i_fpu_mul/product_reg[37]/D    1
CLK(R)->CLK(R)	15.809   */-37.501       */0.191         my_fpu_double/i_fpu_mul/product_reg[38]/D    1
CLK(R)->CLK(R)	15.809   */-37.500       */0.191         my_fpu_double/i_fpu_mul/product_reg[42]/D    1
CLK(R)->CLK(R)	15.809   */-37.500       */0.191         my_fpu_double/i_fpu_mul/product_reg[41]/D    1
CLK(R)->CLK(R)	15.809   */-37.499       */0.191         my_fpu_double/i_fpu_mul/product_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */-37.499       */0.191         my_fpu_double/i_fpu_mul/product_reg[40]/D    1
CLK(R)->CLK(R)	15.809   */-37.496       */0.191         my_fpu_double/i_fpu_mul/product_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */-37.496       */0.191         my_fpu_double/i_fpu_mul/product_reg[45]/D    1
CLK(R)->CLK(R)	15.809   */-37.494       */0.191         my_fpu_double/i_fpu_mul/product_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */-37.493       */0.191         my_fpu_double/i_fpu_mul/product_reg[47]/D    1
CLK(R)->CLK(R)	15.809   */-37.492       */0.191         my_fpu_double/i_fpu_mul/product_reg[46]/D    1
CLK(R)->CLK(R)	15.809   */-37.490       */0.191         my_fpu_double/i_fpu_mul/product_reg[48]/D    1
CLK(R)->CLK(R)	15.809   */-37.490       */0.191         my_fpu_double/i_fpu_mul/product_reg[49]/D    1
CLK(R)->CLK(R)	15.809   */-37.488       */0.191         my_fpu_double/i_fpu_mul/product_reg[51]/D    1
CLK(R)->CLK(R)	15.809   */-37.487       */0.191         my_fpu_double/i_fpu_mul/product_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */-37.483       */0.192         my_fpu_double/i_fpu_mul/product_reg[56]/D    1
CLK(R)->CLK(R)	15.809   */-37.483       */0.191         my_fpu_double/i_fpu_mul/product_reg[53]/D    1
CLK(R)->CLK(R)	15.809   */-37.482       */0.191         my_fpu_double/i_fpu_mul/product_reg[54]/D    1
CLK(R)->CLK(R)	15.809   */-37.482       */0.191         my_fpu_double/i_fpu_mul/product_reg[52]/D    1
CLK(R)->CLK(R)	15.809   */-37.482       */0.191         my_fpu_double/i_fpu_mul/product_reg[55]/D    1
CLK(R)->CLK(R)	15.808   */-37.482       */0.192         my_fpu_double/i_fpu_mul/product_reg[58]/D    1
CLK(R)->CLK(R)	15.808   */-37.480       */0.192         my_fpu_double/i_fpu_mul/product_reg[64]/D    1
CLK(R)->CLK(R)	15.809   */-37.480       */0.191         my_fpu_double/i_fpu_mul/product_reg[57]/D    1
CLK(R)->CLK(R)	15.809   */-37.479       */0.191         my_fpu_double/i_fpu_mul/product_reg[59]/D    1
CLK(R)->CLK(R)	15.809   */-37.478       */0.191         my_fpu_double/i_fpu_mul/product_reg[66]/D    1
CLK(R)->CLK(R)	15.809   */-37.477       */0.191         my_fpu_double/i_fpu_mul/product_reg[62]/D    1
CLK(R)->CLK(R)	15.809   */-37.477       */0.191         my_fpu_double/i_fpu_mul/product_reg[65]/D    1
CLK(R)->CLK(R)	15.809   */-37.477       */0.191         my_fpu_double/i_fpu_mul/product_reg[67]/D    1
CLK(R)->CLK(R)	15.809   */-37.476       */0.191         my_fpu_double/i_fpu_mul/product_reg[63]/D    1
CLK(R)->CLK(R)	15.808   */-37.474       */0.192         my_fpu_double/i_fpu_mul/product_reg[69]/D    1
CLK(R)->CLK(R)	15.809   */-37.472       */0.191         my_fpu_double/i_fpu_mul/product_reg[60]/D    1
CLK(R)->CLK(R)	15.809   */-37.472       */0.191         my_fpu_double/i_fpu_mul/product_reg[68]/D    1
CLK(R)->CLK(R)	15.808   */-37.472       */0.192         my_fpu_double/i_fpu_mul/product_reg[70]/D    1
CLK(R)->CLK(R)	15.809   */-37.471       */0.191         my_fpu_double/i_fpu_mul/product_reg[61]/D    1
CLK(R)->CLK(R)	15.808   */-37.471       */0.192         my_fpu_double/i_fpu_mul/product_reg[72]/D    1
CLK(R)->CLK(R)	15.809   */-37.470       */0.191         my_fpu_double/i_fpu_mul/product_reg[71]/D    1
CLK(R)->CLK(R)	15.808   */-37.468       */0.192         my_fpu_double/i_fpu_mul/product_reg[73]/D    1
CLK(R)->CLK(R)	15.808   */-37.465       */0.192         my_fpu_double/i_fpu_mul/product_reg[75]/D    1
CLK(R)->CLK(R)	15.809   */-37.463       */0.191         my_fpu_double/i_fpu_mul/product_reg[74]/D    1
CLK(R)->CLK(R)	15.809   */-37.458       */0.191         my_fpu_double/i_fpu_mul/product_reg[76]/D    1
CLK(R)->CLK(R)	15.809   */-37.458       */0.191         my_fpu_double/i_fpu_mul/product_reg[78]/D    1
CLK(R)->CLK(R)	15.809   */-37.457       */0.191         my_fpu_double/i_fpu_mul/product_reg[77]/D    1
CLK(R)->CLK(R)	15.809   */-37.454       */0.191         my_fpu_double/i_fpu_mul/product_reg[79]/D    1
CLK(R)->CLK(R)	15.809   */-37.453       */0.191         my_fpu_double/i_fpu_mul/product_reg[82]/D    1
CLK(R)->CLK(R)	15.809   */-37.451       */0.191         my_fpu_double/i_fpu_mul/product_reg[81]/D    1
CLK(R)->CLK(R)	15.809   */-37.451       */0.191         my_fpu_double/i_fpu_mul/product_reg[80]/D    1
CLK(R)->CLK(R)	15.808   */-37.449       */0.192         my_fpu_double/i_fpu_mul/product_reg[89]/D    1
CLK(R)->CLK(R)	15.808   */-37.448       */0.192         my_fpu_double/i_fpu_mul/product_reg[83]/D    1
CLK(R)->CLK(R)	15.809   */-37.447       */0.191         my_fpu_double/i_fpu_mul/product_reg[84]/D    1
CLK(R)->CLK(R)	15.809   */-37.444       */0.191         my_fpu_double/i_fpu_mul/product_reg[87]/D    1
CLK(R)->CLK(R)	15.809   */-37.444       */0.191         my_fpu_double/i_fpu_mul/product_reg[88]/D    1
CLK(R)->CLK(R)	15.809   */-37.443       */0.191         my_fpu_double/i_fpu_mul/product_reg[85]/D    1
CLK(R)->CLK(R)	15.808   */-37.443       */0.192         my_fpu_double/i_fpu_mul/product_reg[86]/D    1
CLK(R)->CLK(R)	15.808   */-37.441       */0.192         my_fpu_double/i_fpu_mul/product_reg[90]/D    1
CLK(R)->CLK(R)	15.809   */-37.441       */0.191         my_fpu_double/i_fpu_mul/product_reg[91]/D    1
CLK(R)->CLK(R)	15.808   */-37.438       */0.192         my_fpu_double/i_fpu_mul/product_reg[100]/D    1
CLK(R)->CLK(R)	15.809   */-37.435       */0.191         my_fpu_double/i_fpu_mul/product_reg[94]/D    1
CLK(R)->CLK(R)	15.809   */-37.434       */0.191         my_fpu_double/i_fpu_mul/product_reg[92]/D    1
CLK(R)->CLK(R)	15.809   */-37.433       */0.191         my_fpu_double/i_fpu_mul/product_reg[93]/D    1
CLK(R)->CLK(R)	15.809   */-37.432       */0.191         my_fpu_double/i_fpu_mul/product_reg[95]/D    1
CLK(R)->CLK(R)	15.809   */-37.430       */0.191         my_fpu_double/i_fpu_mul/product_reg[101]/D    1
CLK(R)->CLK(R)	15.809   */-37.429       */0.191         my_fpu_double/i_fpu_mul/product_reg[97]/D    1
CLK(R)->CLK(R)	15.809   */-37.428       */0.191         my_fpu_double/i_fpu_mul/product_reg[99]/D    1
CLK(R)->CLK(R)	15.809   */-37.426       */0.191         my_fpu_double/i_fpu_mul/product_reg[96]/D    1
CLK(R)->CLK(R)	15.810   */-37.424       */0.190         my_fpu_double/i_fpu_mul/product_reg[105]/D    1
CLK(R)->CLK(R)	15.809   */-37.423       */0.191         my_fpu_double/i_fpu_mul/product_reg[104]/D    1
CLK(R)->CLK(R)	15.809   */-37.418       */0.191         my_fpu_double/i_fpu_mul/product_reg[102]/D    1
CLK(R)->CLK(R)	15.809   */-37.414       */0.191         my_fpu_double/i_fpu_mul/product_reg[103]/D    1
CLK(R)->CLK(R)	15.809   */-37.413       */0.191         my_fpu_double/i_fpu_mul/product_reg[98]/D    1
CLK(R)->CLK(R)	15.840   */-37.383       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */-37.383       */0.161         my_fpu_double/i_fpu_mul/exponent_5_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */-37.382       */0.161         my_fpu_double/i_fpu_mul/exponent_5_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.382       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.380       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.379       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.378       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.378       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.378       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.378       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.378       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.377       */0.160         my_fpu_double/i_fpu_mul/exponent_5_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */-37.269       */0.169         my_fpu_double/i_fpu_mul/mul_a_reg[52]/D    1
CLK(R)->CLK(R)	15.828   */-37.265       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */-37.264       */0.161         my_fpu_double/i_fpu_mul/mul_b_reg[52]/D    1
CLK(R)->CLK(R)	15.829   */-37.259       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[22]/D    1
CLK(R)->CLK(R)	15.829   */-37.259       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.259       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.836   */-37.259       */0.164         my_fpu_double/i_fpu_mul/mul_a_reg[29]/D    1
CLK(R)->CLK(R)	15.838   */-37.259       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[17]/D    1
CLK(R)->CLK(R)	15.831   */-37.259       */0.169         my_fpu_double/i_fpu_mul/mul_a_reg[49]/D    1
CLK(R)->CLK(R)	15.829   */-37.259       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[41]/D    1
CLK(R)->CLK(R)	15.828   */-37.259       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[8]/D    1
CLK(R)->CLK(R)	15.836   */-37.258       */0.164         my_fpu_double/i_fpu_mul/mul_a_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */-37.258       */0.169         my_fpu_double/i_fpu_mul/mul_a_reg[23]/D    1
CLK(R)->CLK(R)	15.829   */-37.258       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[32]/D    1
CLK(R)->CLK(R)	15.828   */-37.258       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[5]/D    1
CLK(R)->CLK(R)	15.829   */-37.258       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[43]/D    1
CLK(R)->CLK(R)	15.838   */-37.258       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[29]/D    1
CLK(R)->CLK(R)	15.828   */-37.258       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[20]/D    1
CLK(R)->CLK(R)	15.829   */-37.258       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[26]/D    1
CLK(R)->CLK(R)	15.829   */-37.258       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[37]/D    1
CLK(R)->CLK(R)	15.838   */-37.258       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[72]/D    1
CLK(R)->CLK(R)	15.829   */-37.258       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */-37.257       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.257       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */-37.257       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[37]/D    1
CLK(R)->CLK(R)	15.828   */-37.257       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[14]/D    1
CLK(R)->CLK(R)	15.831   */-37.257       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[38]/D    1
CLK(R)->CLK(R)	15.835   */-37.257       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[16]/D    1
CLK(R)->CLK(R)	15.828   */-37.256       */0.172         my_fpu_double/i_fpu_mul/mul_a_reg[11]/D    1
CLK(R)->CLK(R)	15.835   */-37.256       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[10]/D    1
CLK(R)->CLK(R)	15.838   */-37.256       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[48]/D    1
CLK(R)->CLK(R)	15.838   */-37.256       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[60]/D    1
CLK(R)->CLK(R)	15.829   */-37.256       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[39]/D    1
CLK(R)->CLK(R)	15.834   */-37.256       */0.166         my_fpu_double/i_fpu_mul/mul_b_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */-37.256       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[48]/D    1
CLK(R)->CLK(R)	15.835   */-37.256       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[7]/D    1
CLK(R)->CLK(R)	15.836   */-37.256       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */-37.256       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[39]/D    1
CLK(R)->CLK(R)	15.829   */-37.255       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[28]/D    1
CLK(R)->CLK(R)	15.829   */-37.255       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[45]/D    1
CLK(R)->CLK(R)	15.834   */-37.255       */0.166         my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.833   */-37.255       */0.167         my_fpu_double/i_fpu_mul/mul_a_reg[0]/D    1
CLK(R)->CLK(R)	15.831   */-37.255       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[51]/D    1
CLK(R)->CLK(R)	15.832   */-37.255       */0.168         my_fpu_double/i_fpu_mul/mul_a_reg[2]/D    1
CLK(R)->CLK(R)	15.835   */-37.255       */0.165         my_fpu_double/i_fpu_mul/mul_b_reg[18]/D    1
CLK(R)->CLK(R)	15.835   */-37.255       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.255       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[94]/D    1
CLK(R)->CLK(R)	15.838   */-37.255       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[92]/D    1
CLK(R)->CLK(R)	15.838   */-37.255       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */-37.255       */0.166         my_fpu_double/i_fpu_mul/mul_b_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */-37.255       */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.254       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[61]/D    1
CLK(R)->CLK(R)	15.838   */-37.254       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[6]/D    1
CLK(R)->CLK(R)	15.829   */-37.254       */0.171         my_fpu_double/i_fpu_mul/mul_b_reg[47]/D    1
CLK(R)->CLK(R)	15.831   */-37.254       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */-37.254       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[23]/D    1
CLK(R)->CLK(R)	15.838   */-37.254       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[18]/D    1
CLK(R)->CLK(R)	15.835   */-37.254       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */-37.254       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[27]/D    1
CLK(R)->CLK(R)	15.835   */-37.254       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[6]/D    1
CLK(R)->CLK(R)	15.836   */-37.254       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[12]/D    1
CLK(R)->CLK(R)	15.831   */-37.254       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[23]/D    1
CLK(R)->CLK(R)	15.835   */-37.254       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[9]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */-37.253       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_a_reg[46]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[25]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[21]/D    1
CLK(R)->CLK(R)	15.838   */-37.253       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[28]/D    1
CLK(R)->CLK(R)	15.836   */-37.253       */0.164         my_fpu_double/i_fpu_mul/mul_a_reg[38]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.253       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[21]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[1]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[12]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[4]/D    1
CLK(R)->CLK(R)	15.838   */-37.253       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[21]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[31]/D    1
CLK(R)->CLK(R)	15.838   */-37.253       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[90]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[22]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[44]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[19]/D    1
CLK(R)->CLK(R)	15.835   */-37.253       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[15]/D    1
CLK(R)->CLK(R)	15.831   */-37.253       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */-37.252       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.836   */-37.252       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[96]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */-37.252       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */-37.252       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[65]/D    1
CLK(R)->CLK(R)	15.839   */-37.252       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[90]/D    1
CLK(R)->CLK(R)	15.835   */-37.252       */0.165         my_fpu_double/i_fpu_mul/mul_b_reg[35]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[73]/D    1
CLK(R)->CLK(R)	15.831   */-37.252       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[36]/D    1
CLK(R)->CLK(R)	15.835   */-37.252       */0.165         my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.836   */-37.252       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */-37.252       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[50]/D    1
CLK(R)->CLK(R)	15.836   */-37.252       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[11]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[46]/D    1
CLK(R)->CLK(R)	15.835   */-37.252       */0.165         my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.835   */-37.252       */0.165         my_fpu_double/i_fpu_mul/mul_a_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */-37.252       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[27]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */-37.252       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[76]/D    1
CLK(R)->CLK(R)	15.839   */-37.252       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[40]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */-37.251       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */-37.251       */0.169         my_fpu_double/i_fpu_mul/mul_b_reg[40]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[70]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[98]/D    1
CLK(R)->CLK(R)	15.835   */-37.251       */0.165         my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[15]/D    1
CLK(R)->CLK(R)	15.837   */-37.251       */0.163         my_fpu_double/i_fpu_mul/mul_a_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[73]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[9]/D    1
CLK(R)->CLK(R)	15.838   */-37.251       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[16]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */-37.251       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[98]/D    1
CLK(R)->CLK(R)	15.838   */-37.251       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[86]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[12]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_a_reg[43]/D    1
CLK(R)->CLK(R)	15.836   */-37.251       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */-37.251       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/exponent_1_reg[4]/D    1
CLK(R)->CLK(R)	15.837   */-37.250       */0.163         my_fpu_double/i_fpu_mul/mul_b_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[99]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[7]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[64]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[34]/D    1
CLK(R)->CLK(R)	15.837   */-37.250       */0.163         my_fpu_double/i_fpu_mul/mul_b_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[43]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[91]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[81]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[74]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.250       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[93]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */-37.250       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[76]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[88]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[12]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[94]/D    1
CLK(R)->CLK(R)	15.839   */-37.250       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[97]/D    1
CLK(R)->CLK(R)	15.840   */-37.250       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[11]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.250       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[27]/D    1
CLK(R)->CLK(R)	15.836   */-37.249       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.836   */-37.249       */0.164         my_fpu_double/i_fpu_mul/mul_b_reg[4]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[103]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[57]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[97]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[103]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[5]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[36]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[54]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[60]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[53]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[75]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[84]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[101]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[31]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[61]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/exponent_3_reg[6]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[104]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.249       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[4]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[17]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[30]/D    1
CLK(R)->CLK(R)	15.838   */-37.249       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[69]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */-37.249       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[14]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/mul_b_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[49]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[82]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[24]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[101]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[87]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[64]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[59]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[71]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[59]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/mul_a_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[61]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[92]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/mul_a_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */-37.248       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[105]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[86]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */-37.248       */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.248       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[84]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[55]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[100]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[62]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[101]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[98]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_3_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[20]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[88]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[75]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[72]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[79]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[83]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[78]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[90]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[91]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[67]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[102]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[67]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[70]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[68]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[76]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[99]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[89]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[22]/D    1
CLK(R)->CLK(R)	15.838   */-37.247       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[82]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.247       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.247       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[65]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[63]/D    1
CLK(R)->CLK(R)	15.838   */-37.246       */0.162         my_fpu_double/i_fpu_mul/product_4_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[72]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[87]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[85]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[95]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[81]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[56]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[69]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[95]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[82]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[60]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[87]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.838   */-37.246       */0.162         my_fpu_double/i_fpu_mul/product_1_reg[95]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[96]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[83]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[80]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[67]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[84]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[70]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */-37.246       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.246       */0.160         my_fpu_double/i_fpu_mul/mul_b_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[99]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[78]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[80]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[65]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[75]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[92]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[69]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[93]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[77]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[74]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[77]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[73]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[77]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[79]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[80]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[68]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[104]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[81]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[94]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_3_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[91]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mul_b_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[83]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_4_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.245       */0.161         my_fpu_double/i_fpu_mul/product_1_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[59]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[100]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[100]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */-37.245       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[68]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[89]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[85]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[89]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[103]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[88]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[78]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[93]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.244       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mul_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[74]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[97]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[86]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[71]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mul_b_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[85]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[71]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/exponent_1_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_4_reg[104]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.243       */0.160         my_fpu_double/i_fpu_mul/product_1_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.242       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.242       */0.160         my_fpu_double/i_fpu_mul/product_3_reg[96]/D    1
CLK(R)->CLK(R)	15.840   */-37.242       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.242       */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.241       */0.161         my_fpu_double/i_fpu_mul/product_i_reg[7]/D    1
CLK(R)->CLK(R)	15.837   */-37.240       */0.163         my_fpu_double/i_fpu_mul/exponent_under_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */-37.239       */0.161         my_fpu_double/i_fpu_mul/product_e_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */-37.239       */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */-37.238       */0.161         my_fpu_double/i_fpu_mul/product_h_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */-37.238       */0.161         my_fpu_double/i_fpu_mul/exponent_under_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.238       */0.161         my_fpu_double/i_fpu_mul/product_i_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */-37.238       */0.161         my_fpu_double/i_fpu_mul/product_c_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.238       */0.161         my_fpu_double/i_fpu_mul/product_h_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/product_f_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/product_i_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/product_g_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */-37.237       */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[32]/D    1
CLK(R)->CLK(R)	15.837   */-37.236       */0.163         my_fpu_double/i_fpu_mul/exponent_under_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/product_d_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/sum_6_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/product_h_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/product_e_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/product_e_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */-37.236       */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[23]/D    1
CLK(R)->CLK(R)	15.837   */-37.235       */0.163         my_fpu_double/i_fpu_mul/exponent_under_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/product_g_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.235       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */-37.235       */0.161         my_fpu_double/i_fpu_mul/product_d_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.235       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[7]/D    1
CLK(R)->CLK(R)	15.837   */-37.235       */0.163         my_fpu_double/i_fpu_mul/exponent_under_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.235       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[12]/D    1
CLK(R)->CLK(R)	15.837   */-37.235       */0.163         my_fpu_double/i_fpu_mul/exponent_under_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.235       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[12]/D    1
CLK(R)->CLK(R)	15.838   */-37.234       */0.162         my_fpu_double/i_fpu_mul/product_j_reg[0]/D    1
CLK(R)->CLK(R)	15.838   */-37.234       */0.162         my_fpu_double/i_fpu_mul/product_h_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/product_d_reg[1]/D    1
CLK(R)->CLK(R)	15.838   */-37.234       */0.162         my_fpu_double/i_fpu_mul/product_i_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */-37.234       */0.161         my_fpu_double/i_fpu_mul/product_a_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.234       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */-37.233       */0.161         my_fpu_double/i_fpu_mul/product_g_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */-37.233       */0.161         my_fpu_double/i_fpu_mul/product_d_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */-37.233       */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.838   */-37.233       */0.162         my_fpu_double/i_fpu_mul/exponent_under_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.233       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/exponent_under_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */-37.232       */0.162         my_fpu_double/i_fpu_mul/exponent_under_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.232       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */-37.231       */0.161         my_fpu_double/i_fpu_mul/product_e_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.231       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/exponent_under_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.230       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_h_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/exponent_under_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/exponent_under_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/product_e_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.229       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_c_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_f_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_j_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_g_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */-37.228       */0.160         my_fpu_double/i_fpu_mul/product_b_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */-37.227       */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */-37.227       */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */-37.227       */0.160         my_fpu_double/i_fpu_mul/product_d_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */-37.227       */0.160         my_fpu_double/i_fpu_mul/product_i_reg[22]/D    1
CLK(R)->CLK(R)	15.808   */-37.200       */0.192         my_fpu_double/i_fpu_mul/product_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */-37.200       */0.192         my_fpu_double/i_fpu_mul/product_reg[4]/D    1
CLK(R)->CLK(R)	15.809   */-37.199       */0.191         my_fpu_double/i_fpu_mul/product_reg[10]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[6]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[1]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[3]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[8]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[7]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[0]/D    1
CLK(R)->CLK(R)	15.809   */-37.198       */0.191         my_fpu_double/i_fpu_mul/product_reg[2]/D    1
CLK(R)->CLK(R)	15.703   */-22.298       */0.297         my_fpu_double/i_fpu_add/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.694   */-22.263       */0.306         my_fpu_double/i_fpu_add/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.693   */-22.259       */0.307         my_fpu_double/i_fpu_add/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.696   */-22.259       */0.304         my_fpu_double/i_fpu_add/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.696   */-22.258       */0.304         my_fpu_double/i_fpu_add/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.697   */-22.255       */0.303         my_fpu_double/i_fpu_add/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.698   */-22.248       */0.302         my_fpu_double/i_fpu_add/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.698   */-22.248       */0.302         my_fpu_double/i_fpu_add/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.698   */-22.247       */0.302         my_fpu_double/i_fpu_add/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.698   */-22.246       */0.302         my_fpu_double/i_fpu_add/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.696   */-22.246       */0.304         my_fpu_double/i_fpu_add/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.698   */-22.245       */0.302         my_fpu_double/i_fpu_add/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.697   */-22.243       */0.303         my_fpu_double/i_fpu_add/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.698   */-22.241       */0.302         my_fpu_double/i_fpu_add/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.697   */-22.241       */0.303         my_fpu_double/i_fpu_add/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.698   */-22.241       */0.302         my_fpu_double/i_fpu_add/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.699   */-22.240       */0.301         my_fpu_double/i_fpu_add/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.699   */-22.240       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.699   */-22.240       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.699   */-22.240       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.699   */-22.240       */0.301         my_fpu_double/i_fpu_add/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.699   */-22.238       */0.301         my_fpu_double/i_fpu_add/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.699   */-22.236       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.700   */-22.235       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.700   */-22.234       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.700   */-22.233       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.700   */-22.232       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.700   */-22.231       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.701   */-22.231       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.700   */-22.231       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.700   */-22.231       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.697   */-22.230       */0.303         my_fpu_double/i_fpu_add/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.701   */-22.230       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.700   */-22.230       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.699   */-22.230       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.701   */-22.229       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.700   */-22.229       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.701   */-22.229       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.701   */-22.229       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.701   */-22.228       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.701   */-22.228       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.701   */-22.227       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.701   */-22.227       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.702   */-22.227       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.702   */-22.226       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.702   */-22.226       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.700   */-22.225       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.702   */-22.225       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.702   */-22.225       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.702   */-22.225       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.702   */-22.225       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.702   */-22.225       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.702   */-22.224       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.698   */-22.224       */0.302         my_fpu_double/i_fpu_add/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.701   */-22.223       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.702   */-22.223       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.701   */-22.223       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.701   */-22.223       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.698   */-22.223       */0.302         my_fpu_double/i_fpu_add/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.702   */-22.223       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.702   */-22.222       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.702   */-22.222       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.701   */-22.222       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.701   */-22.221       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.702   */-22.221       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.703   */-22.221       */0.297         my_fpu_double/i_fpu_add/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.701   */-22.220       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.702   */-22.219       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.702   */-22.219       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.702   */-22.219       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.700   */-22.219       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.702   */-22.218       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.700   */-22.217       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.700   */-22.216       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.700   */-22.216       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.701   */-22.216       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.698   */-22.215       */0.302         my_fpu_double/i_fpu_add/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.701   */-22.215       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.699   */-22.214       */0.301         my_fpu_double/i_fpu_add/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.702   */-22.214       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.701   */-22.214       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.700   */-22.213       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.701   */-22.212       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.702   */-22.212       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.696   */-22.212       */0.304         my_fpu_double/i_fpu_add/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.700   */-22.211       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.699   */-22.210       */0.301         my_fpu_double/i_fpu_add/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.702   */-22.208       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.701   */-22.208       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.702   */-22.207       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.702   */-22.207       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.702   */-22.206       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.702   */-22.206       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.701   */-22.206       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.700   */-22.206       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.698   */-22.204       */0.302         my_fpu_double/i_fpu_add/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.702   */-22.204       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.700   */-22.203       */0.300         my_fpu_double/i_fpu_add/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.702   */-22.202       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.700   */-22.202       */0.300         my_fpu_double/i_fpu_add/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.701   */-22.200       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.698   */-22.200       */0.302         my_fpu_double/i_fpu_add/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.701   */-22.199       */0.299         my_fpu_double/i_fpu_add/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.701   */-22.199       */0.299         my_fpu_double/i_fpu_add/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.702   */-22.198       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.700   */-22.193       */0.300         my_fpu_double/i_fpu_add/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.700   */-22.193       */0.300         my_fpu_double/i_fpu_add/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.702   */-22.193       */0.298         my_fpu_double/i_fpu_add/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.700   */-22.190       */0.300         my_fpu_double/i_fpu_add/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.700   */-22.189       */0.300         my_fpu_double/i_fpu_add/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.702   */-22.188       */0.298         my_fpu_double/i_fpu_add/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.700   */-22.186       */0.300         my_fpu_double/i_fpu_add/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.700   */-22.186       */0.300         my_fpu_double/i_fpu_add/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.701   */-22.184       */0.299         my_fpu_double/i_fpu_add/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.701   */-22.184       */0.299         my_fpu_double/i_fpu_add/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.701   */-22.182       */0.299         my_fpu_double/i_fpu_add/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.701   */-22.181       */0.299         my_fpu_double/i_fpu_add/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.701   */-22.181       */0.299         my_fpu_double/i_fpu_add/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.702   */-22.178       */0.298         my_fpu_double/i_fpu_add/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.702   */-22.178       */0.298         my_fpu_double/i_fpu_add/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.702   */-22.177       */0.298         my_fpu_double/i_fpu_add/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.702   */-22.176       */0.298         my_fpu_double/i_fpu_add/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.702   */-22.176       */0.298         my_fpu_double/i_fpu_add/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.703   */-22.176       */0.297         my_fpu_double/i_fpu_add/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.702   */-22.175       */0.298         my_fpu_double/i_fpu_add/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.702   */-22.174       */0.298         my_fpu_double/i_fpu_add/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.788   */-20.082       */0.212         my_fpu_double/i_fpu_add/sum_2_reg[54]/D    1
CLK(R)->CLK(R)	15.797   */-20.071       */0.203         my_fpu_double/i_fpu_add/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.797   */-20.069       */0.203         my_fpu_double/i_fpu_add/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.797   */-20.069       */0.203         my_fpu_double/i_fpu_add/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.797   */-20.068       */0.203         my_fpu_double/i_fpu_add/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.796   */-20.067       */0.204         my_fpu_double/i_fpu_add/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.797   */-20.067       */0.203         my_fpu_double/i_fpu_add/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.797   */-20.065       */0.203         my_fpu_double/i_fpu_add/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.797   */-20.064       */0.203         my_fpu_double/i_fpu_add/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.797   */-20.064       */0.203         my_fpu_double/i_fpu_add/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.797   */-20.060       */0.203         my_fpu_double/i_fpu_add/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.797   */-20.060       */0.203         my_fpu_double/i_fpu_add/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.806   */-20.040       */0.194         my_fpu_double/i_fpu_add/sum_2_reg[42]/D    1
CLK(R)->CLK(R)	15.807   */-20.029       */0.193         my_fpu_double/i_fpu_add/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.807   */-20.028       */0.193         my_fpu_double/i_fpu_add/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.808   */-20.026       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.808   */-20.026       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.807   */-20.026       */0.193         my_fpu_double/i_fpu_add/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.808   */-20.025       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.808   */-20.025       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.808   */-20.024       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.808   */-20.024       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.808   */-20.024       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.808   */-20.023       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.807   */-20.022       */0.193         my_fpu_double/i_fpu_add/sum_2_reg[48]/D    1
CLK(R)->CLK(R)	15.808   */-20.020       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.808   */-20.020       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */-20.020       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.808   */-20.020       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.808   */-20.019       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */-20.019       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.808   */-20.019       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.808   */-20.019       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */-20.019       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.808   */-20.018       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.809   */-20.018       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */-20.018       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.808   */-20.018       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.809   */-20.017       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */-20.017       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.808   */-20.017       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[46]/D    1
CLK(R)->CLK(R)	15.808   */-20.016       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.809   */-20.016       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.808   */-20.016       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[51]/D    1
CLK(R)->CLK(R)	15.808   */-20.015       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */-20.015       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.808   */-20.015       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.808   */-20.014       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.809   */-20.014       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.808   */-20.014       */0.192         my_fpu_double/i_fpu_add/sum_2_reg[52]/D    1
CLK(R)->CLK(R)	15.809   */-20.014       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.809   */-20.014       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.809   */-20.014       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.809   */-20.013       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.809   */-20.013       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.809   */-20.012       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */-20.012       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */-20.012       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.809   */-20.012       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.809   */-20.011       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[47]/D    1
CLK(R)->CLK(R)	15.809   */-20.011       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.809   */-20.010       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[53]/D    1
CLK(R)->CLK(R)	15.809   */-20.009       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */-20.009       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[49]/D    1
CLK(R)->CLK(R)	15.809   */-20.009       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[45]/D    1
CLK(R)->CLK(R)	15.809   */-20.008       */0.191         my_fpu_double/i_fpu_add/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.790   */-19.928       */0.210         my_fpu_double/i_fpu_add/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.790   */-19.927       */0.210         my_fpu_double/i_fpu_add/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.790   */-19.925       */0.210         my_fpu_double/i_fpu_add/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.790   */-19.921       */0.210         my_fpu_double/i_fpu_add/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.791   */-19.921       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.791   */-19.919       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.790   */-19.919       */0.210         my_fpu_double/i_fpu_add/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.791   */-19.918       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.791   */-19.916       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.791   */-19.914       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.791   */-19.913       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.791   */-19.913       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.791   */-19.913       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.912       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.791   */-19.912       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.791   */-19.912       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.791   */-19.912       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.790   */-19.912       */0.210         my_fpu_double/i_fpu_add/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.791   */-19.911       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.791   */-19.910       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.791   */-19.910       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.791   */-19.909       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.791   */-19.908       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.791   */-19.908       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.791   */-19.908       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.791   */-19.907       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.792   */-19.907       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.792   */-19.907       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.791   */-19.907       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.791   */-19.907       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.791   */-19.906       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.792   */-19.906       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.791   */-19.906       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.791   */-19.906       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.791   */-19.905       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.791   */-19.905       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.791   */-19.905       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.792   */-19.905       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.791   */-19.905       */0.209         my_fpu_double/i_fpu_add/small_add_reg[49]/D    1
CLK(R)->CLK(R)	15.792   */-19.904       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.904       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.791   */-19.904       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.791   */-19.904       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.904       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.792   */-19.904       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.791   */-19.903       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.903       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.791   */-19.902       */0.209         my_fpu_double/i_fpu_add/small_add_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.902       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.792   */-19.902       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.791   */-19.902       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.791   */-19.901       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.792   */-19.901       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.792   */-19.901       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.792   */-19.900       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.792   */-19.900       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.900       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.792   */-19.900       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.792   */-19.899       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.899       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.793   */-19.899       */0.207         my_fpu_double/i_fpu_add/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.791   */-19.899       */0.209         my_fpu_double/i_fpu_add/small_add_reg[33]/D    1
CLK(R)->CLK(R)	15.793   */-19.899       */0.207         my_fpu_double/i_fpu_add/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.793   */-19.898       */0.207         my_fpu_double/i_fpu_add/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.791   */-19.898       */0.209         my_fpu_double/i_fpu_add/small_add_reg[44]/D    1
CLK(R)->CLK(R)	15.793   */-19.898       */0.207         my_fpu_double/i_fpu_add/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.791   */-19.897       */0.209         my_fpu_double/i_fpu_add/small_add_reg[48]/D    1
CLK(R)->CLK(R)	15.793   */-19.897       */0.207         my_fpu_double/i_fpu_add/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.791   */-19.897       */0.209         my_fpu_double/i_fpu_add/small_add_reg[7]/D    1
CLK(R)->CLK(R)	15.791   */-19.897       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.897       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.792   */-19.897       */0.208         my_fpu_double/i_fpu_add/small_add_reg[42]/D    1
CLK(R)->CLK(R)	15.791   */-19.896       */0.209         my_fpu_double/i_fpu_add/small_add_reg[34]/D    1
CLK(R)->CLK(R)	15.792   */-19.896       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.896       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.896       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.792   */-19.896       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.791   */-19.896       */0.209         my_fpu_double/i_fpu_add/small_add_reg[5]/D    1
CLK(R)->CLK(R)	15.793   */-19.895       */0.207         my_fpu_double/i_fpu_add/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.792   */-19.895       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.895       */0.209         my_fpu_double/i_fpu_add/small_add_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.895       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.894       */0.208         my_fpu_double/i_fpu_add/small_add_reg[24]/D    1
CLK(R)->CLK(R)	15.792   */-19.894       */0.208         my_fpu_double/i_fpu_add/small_add_reg[43]/D    1
CLK(R)->CLK(R)	15.793   */-19.893       */0.207         my_fpu_double/i_fpu_add/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.792   */-19.893       */0.208         my_fpu_double/i_fpu_add/small_add_reg[45]/D    1
CLK(R)->CLK(R)	15.791   */-19.892       */0.209         my_fpu_double/i_fpu_add/small_add_reg[21]/D    1
CLK(R)->CLK(R)	15.793   */-19.892       */0.207         my_fpu_double/i_fpu_add/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.792   */-19.891       */0.208         my_fpu_double/i_fpu_add/small_add_reg[46]/D    1
CLK(R)->CLK(R)	15.792   */-19.891       */0.208         my_fpu_double/i_fpu_add/small_add_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/large_add_reg[29]/D    1
CLK(R)->CLK(R)	15.790   */-19.890       */0.210         my_fpu_double/i_fpu_add/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/small_add_reg[38]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/small_add_reg[50]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/small_add_reg[22]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/small_add_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.890       */0.208         my_fpu_double/i_fpu_add/small_add_reg[35]/D    1
CLK(R)->CLK(R)	15.792   */-19.889       */0.208         my_fpu_double/i_fpu_add/small_add_reg[27]/D    1
CLK(R)->CLK(R)	15.792   */-19.889       */0.208         my_fpu_double/i_fpu_add/small_add_reg[41]/D    1
CLK(R)->CLK(R)	15.792   */-19.889       */0.208         my_fpu_double/i_fpu_add/small_add_reg[39]/D    1
CLK(R)->CLK(R)	15.792   */-19.889       */0.208         my_fpu_double/i_fpu_add/small_add_reg[36]/D    1
CLK(R)->CLK(R)	15.791   */-19.889       */0.209         my_fpu_double/i_fpu_add/small_add_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.889       */0.208         my_fpu_double/i_fpu_add/small_add_reg[40]/D    1
CLK(R)->CLK(R)	15.792   */-19.888       */0.208         my_fpu_double/i_fpu_add/small_add_reg[53]/D    1
CLK(R)->CLK(R)	15.792   */-19.888       */0.208         my_fpu_double/i_fpu_add/small_add_reg[47]/D    1
CLK(R)->CLK(R)	15.792   */-19.887       */0.208         my_fpu_double/i_fpu_add/small_add_reg[28]/D    1
CLK(R)->CLK(R)	15.792   */-19.887       */0.208         my_fpu_double/i_fpu_add/small_add_reg[25]/D    1
CLK(R)->CLK(R)	15.792   */-19.886       */0.208         my_fpu_double/i_fpu_add/small_add_reg[23]/D    1
CLK(R)->CLK(R)	15.792   */-19.886       */0.208         my_fpu_double/i_fpu_add/small_add_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.886       */0.208         my_fpu_double/i_fpu_add/small_add_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.885       */0.208         my_fpu_double/i_fpu_add/small_add_reg[3]/D    1
CLK(R)->CLK(R)	15.793   */-19.884       */0.207         my_fpu_double/i_fpu_add/small_add_reg[32]/D    1
CLK(R)->CLK(R)	15.793   */-19.883       */0.207         my_fpu_double/i_fpu_add/small_add_reg[51]/D    1
CLK(R)->CLK(R)	15.792   */-19.882       */0.208         my_fpu_double/i_fpu_add/large_add_reg[27]/D    1
CLK(R)->CLK(R)	15.791   */-19.882       */0.209         my_fpu_double/i_fpu_add/small_add_reg[12]/D    1
CLK(R)->CLK(R)	15.793   */-19.882       */0.207         my_fpu_double/i_fpu_add/large_add_reg[48]/D    1
CLK(R)->CLK(R)	15.792   */-19.881       */0.208         my_fpu_double/i_fpu_add/large_add_reg[28]/D    1
CLK(R)->CLK(R)	15.793   */-19.881       */0.207         my_fpu_double/i_fpu_add/small_add_reg[29]/D    1
CLK(R)->CLK(R)	15.792   */-19.880       */0.208         my_fpu_double/i_fpu_add/small_add_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.880       */0.209         my_fpu_double/i_fpu_add/sum_reg[12]/D    1
CLK(R)->CLK(R)	15.792   */-19.880       */0.208         my_fpu_double/i_fpu_add/small_add_reg[19]/D    1
CLK(R)->CLK(R)	15.793   */-19.880       */0.207         my_fpu_double/i_fpu_add/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.879       */0.209         my_fpu_double/i_fpu_add/small_add_reg[20]/D    1
CLK(R)->CLK(R)	15.792   */-19.878       */0.208         my_fpu_double/i_fpu_add/small_add_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.878       */0.209         my_fpu_double/i_fpu_add/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.791   */-19.877       */0.209         my_fpu_double/i_fpu_add/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.791   */-19.877       */0.209         my_fpu_double/i_fpu_add/large_add_reg[15]/D    1
CLK(R)->CLK(R)	15.791   */-19.875       */0.209         my_fpu_double/i_fpu_add/large_add_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.875       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.875       */0.209         my_fpu_double/i_fpu_add/small_add_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.873       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.873       */0.208         my_fpu_double/i_fpu_add/sum_reg[13]/D    1
CLK(R)->CLK(R)	15.792   */-19.872       */0.208         my_fpu_double/i_fpu_add/small_add_reg[17]/D    1
CLK(R)->CLK(R)	15.791   */-19.871       */0.209         my_fpu_double/i_fpu_add/small_add_reg[14]/D    1
CLK(R)->CLK(R)	15.791   */-19.871       */0.209         my_fpu_double/i_fpu_add/small_add_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.871       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.793   */-19.871       */0.207         my_fpu_double/i_fpu_add/small_add_reg[16]/D    1
CLK(R)->CLK(R)	15.792   */-19.870       */0.208         my_fpu_double/i_fpu_add/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.792   */-19.870       */0.208         my_fpu_double/i_fpu_add/large_add_reg[16]/D    1
CLK(R)->CLK(R)	15.792   */-19.870       */0.208         my_fpu_double/i_fpu_add/small_add_reg[15]/D    1
CLK(R)->CLK(R)	15.792   */-19.870       */0.208         my_fpu_double/i_fpu_add/large_add_reg[8]/D    1
CLK(R)->CLK(R)	15.792   */-19.870       */0.208         my_fpu_double/i_fpu_add/large_add_reg[17]/D    1
CLK(R)->CLK(R)	15.792   */-19.869       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.869       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.869       */0.208         my_fpu_double/i_fpu_add/large_add_reg[14]/D    1
CLK(R)->CLK(R)	15.791   */-19.869       */0.209         my_fpu_double/i_fpu_add/large_add_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.869       */0.208         my_fpu_double/i_fpu_add/sum_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.869       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.791   */-19.868       */0.209         my_fpu_double/i_fpu_add/large_add_reg[19]/D    1
CLK(R)->CLK(R)	15.792   */-19.868       */0.208         my_fpu_double/i_fpu_add/small_add_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.868       */0.208         my_fpu_double/i_fpu_add/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.868       */0.208         my_fpu_double/i_fpu_add/small_add_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.867       */0.208         my_fpu_double/i_fpu_add/sum_reg[19]/D    1
CLK(R)->CLK(R)	15.792   */-19.867       */0.208         my_fpu_double/i_fpu_add/sum_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.866       */0.208         my_fpu_double/i_fpu_add/sum_reg[20]/D    1
CLK(R)->CLK(R)	15.792   */-19.866       */0.208         my_fpu_double/i_fpu_add/large_add_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.866       */0.208         my_fpu_double/i_fpu_add/large_add_reg[20]/D    1
CLK(R)->CLK(R)	15.792   */-19.866       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.792   */-19.866       */0.208         my_fpu_double/i_fpu_add/sum_reg[14]/D    1
CLK(R)->CLK(R)	15.792   */-19.865       */0.208         my_fpu_double/i_fpu_add/sum_reg[15]/D    1
CLK(R)->CLK(R)	15.792   */-19.865       */0.208         my_fpu_double/i_fpu_add/sum_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.864       */0.208         my_fpu_double/i_fpu_add/large_add_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.861       */0.208         my_fpu_double/i_fpu_add/sum_reg[16]/D    1
CLK(R)->CLK(R)	15.793   */-19.861       */0.207         my_fpu_double/i_fpu_add/sum_reg[17]/D    1
CLK(R)->CLK(R)	15.792   */-19.861       */0.208         my_fpu_double/i_fpu_add/large_add_reg[12]/D    1
CLK(R)->CLK(R)	15.801   */-19.860       */0.199         my_fpu_double/i_fpu_add/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.793   */-19.859       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.793   */-19.859       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.793   */-19.859       */0.207         my_fpu_double/i_fpu_add/sum_reg[21]/D    1
CLK(R)->CLK(R)	15.793   */-19.858       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.793   */-19.857       */0.207         my_fpu_double/i_fpu_add/large_add_reg[13]/D    1
CLK(R)->CLK(R)	15.792   */-19.856       */0.208         my_fpu_double/i_fpu_add/large_add_reg[22]/D    1
CLK(R)->CLK(R)	15.792   */-19.855       */0.208         my_fpu_double/i_fpu_add/large_add_reg[21]/D    1
CLK(R)->CLK(R)	15.792   */-19.853       */0.208         my_fpu_double/i_fpu_add/small_add_reg[13]/D    1
CLK(R)->CLK(R)	15.791   */-19.852       */0.209         my_fpu_double/i_fpu_add/large_add_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.850       */0.208         my_fpu_double/i_fpu_add/large_add_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.849       */0.209         my_fpu_double/i_fpu_add/large_add_reg[7]/D    1
CLK(R)->CLK(R)	15.792   */-19.848       */0.208         my_fpu_double/i_fpu_add/large_add_reg[25]/D    1
CLK(R)->CLK(R)	15.790   */-19.848       */0.210         my_fpu_double/i_fpu_add/small_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.846       */0.208         my_fpu_double/i_fpu_add/large_add_reg[3]/D    1
CLK(R)->CLK(R)	15.803   */-19.846       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.793   */-19.844       */0.207         my_fpu_double/i_fpu_add/large_add_reg[23]/D    1
CLK(R)->CLK(R)	15.803   */-19.843       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.842       */0.208         my_fpu_double/i_fpu_add/large_add_reg[24]/D    1
CLK(R)->CLK(R)	15.803   */-19.841       */0.197         my_fpu_double/i_fpu_add/sign_reg/D    1
CLK(R)->CLK(R)	15.803   */-19.839       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.803   */-19.838       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.802   */-19.837       */0.198         my_fpu_double/i_fpu_add/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.836       */0.209         my_fpu_double/i_fpu_add/large_add_reg[26]/D    1
CLK(R)->CLK(R)	15.790   */-19.836       */0.210         my_fpu_double/i_fpu_add/small_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.803   */-19.834       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.833       */0.208         my_fpu_double/i_fpu_add/large_add_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.833       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.791   */-19.833       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.802   */-19.832       */0.198         my_fpu_double/i_fpu_add/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.803   */-19.832       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.827       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.826       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.791   */-19.825       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.791   */-19.824       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.803   */-19.824       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.823       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.792   */-19.822       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.792   */-19.821       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.791   */-19.821       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.792   */-19.820       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.791   */-19.819       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.791   */-19.819       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.791   */-19.819       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.792   */-19.818       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.792   */-19.818       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.792   */-19.818       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.817       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.814       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.792   */-19.814       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.792   */-19.813       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.793   */-19.813       */0.207         my_fpu_double/i_fpu_add/small_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.791   */-19.813       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.792   */-19.812       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.792   */-19.812       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.792   */-19.811       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.793   */-19.811       */0.207         my_fpu_double/i_fpu_add/small_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.792   */-19.811       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.792   */-19.809       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.808       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.792   */-19.806       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.793   */-19.806       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.791   */-19.804       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.792   */-19.803       */0.208         my_fpu_double/i_fpu_add/small_add_reg[54]/D    1
CLK(R)->CLK(R)	15.803   */-19.802       */0.197         my_fpu_double/i_fpu_add/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.792   */-19.802       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.791   */-19.802       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.791   */-19.801       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.792   */-19.797       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.787       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.791   */-19.786       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.792   */-19.786       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.783       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.791   */-19.782       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.791   */-19.779       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.792   */-19.777       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.776       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.792   */-19.776       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.792   */-19.772       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.790   */-19.772       */0.210         my_fpu_double/i_fpu_add/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.790   */-19.771       */0.210         my_fpu_double/i_fpu_add/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.790   */-19.769       */0.210         my_fpu_double/i_fpu_add/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.769       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.791   */-19.769       */0.209         my_fpu_double/i_fpu_add/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.790   */-19.768       */0.210         my_fpu_double/i_fpu_add/large_add_reg[35]/D    1
CLK(R)->CLK(R)	15.792   */-19.768       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.791   */-19.768       */0.209         my_fpu_double/i_fpu_add/large_add_reg[34]/D    1
CLK(R)->CLK(R)	15.791   */-19.765       */0.209         my_fpu_double/i_fpu_add/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.791   */-19.762       */0.209         my_fpu_double/i_fpu_add/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.791   */-19.759       */0.209         my_fpu_double/i_fpu_add/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.791   */-19.759       */0.209         my_fpu_double/i_fpu_add/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.758       */0.209         my_fpu_double/i_fpu_add/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.758       */0.209         my_fpu_double/i_fpu_add/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.757       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.791   */-19.756       */0.209         my_fpu_double/i_fpu_add/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.756       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.791   */-19.755       */0.209         my_fpu_double/i_fpu_add/large_add_reg[32]/D    1
CLK(R)->CLK(R)	15.792   */-19.755       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.755       */0.209         my_fpu_double/i_fpu_add/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.755       */0.208         my_fpu_double/i_fpu_add/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.754       */0.209         my_fpu_double/i_fpu_add/large_add_reg[42]/D    1
CLK(R)->CLK(R)	15.792   */-19.754       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.753       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.791   */-19.752       */0.209         my_fpu_double/i_fpu_add/large_add_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.751       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.792   */-19.750       */0.208         my_fpu_double/i_fpu_add/large_add_reg[46]/D    1
CLK(R)->CLK(R)	15.792   */-19.750       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.791   */-19.749       */0.209         my_fpu_double/i_fpu_add/large_add_reg[47]/D    1
CLK(R)->CLK(R)	15.792   */-19.749       */0.208         my_fpu_double/i_fpu_add/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.791   */-19.748       */0.209         my_fpu_double/i_fpu_add/large_add_reg[45]/D    1
CLK(R)->CLK(R)	15.791   */-19.748       */0.209         my_fpu_double/i_fpu_add/large_add_reg[44]/D    1
CLK(R)->CLK(R)	15.792   */-19.748       */0.208         my_fpu_double/i_fpu_add/large_add_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.748       */0.208         my_fpu_double/i_fpu_add/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.748       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.792   */-19.748       */0.208         my_fpu_double/i_fpu_add/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.792   */-19.746       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.745       */0.208         my_fpu_double/i_fpu_add/large_add_reg[43]/D    1
CLK(R)->CLK(R)	15.792   */-19.745       */0.208         my_fpu_double/i_fpu_add/large_add_reg[41]/D    1
CLK(R)->CLK(R)	15.792   */-19.744       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.792   */-19.743       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.793   */-19.743       */0.207         my_fpu_double/i_fpu_add/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.793   */-19.743       */0.207         my_fpu_double/i_fpu_add/small_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.792   */-19.743       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.792   */-19.742       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.742       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.742       */0.208         my_fpu_double/i_fpu_add/large_add_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.741       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.792   */-19.740       */0.208         my_fpu_double/i_fpu_add/large_add_reg[40]/D    1
CLK(R)->CLK(R)	15.792   */-19.735       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.733       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.789   */-19.730       */0.211         my_fpu_double/i_fpu_add/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.790   */-19.729       */0.210         my_fpu_double/i_fpu_add/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.791   */-19.726       */0.209         my_fpu_double/i_fpu_add/large_add_reg[33]/D    1
CLK(R)->CLK(R)	15.791   */-19.725       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.792   */-19.725       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.792   */-19.725       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.791   */-19.723       */0.209         my_fpu_double/i_fpu_add/large_add_reg[39]/D    1
CLK(R)->CLK(R)	15.792   */-19.720       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.792   */-19.717       */0.208         my_fpu_double/i_fpu_add/large_add_reg[38]/D    1
CLK(R)->CLK(R)	15.792   */-19.716       */0.208         my_fpu_double/i_fpu_add/large_add_reg[36]/D    1
CLK(R)->CLK(R)	15.791   */-19.715       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.791   */-19.714       */0.209         my_fpu_double/i_fpu_add/sum_reg[8]/D    1
CLK(R)->CLK(R)	15.789   */-19.714       */0.211         my_fpu_double/i_fpu_add/small_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.790   */-19.714       */0.210         my_fpu_double/i_fpu_add/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.791   */-19.713       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.791   */-19.712       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.791   */-19.712       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.791   */-19.711       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.791   */-19.711       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.793   */-19.711       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.791   */-19.710       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.791   */-19.710       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.790   */-19.710       */0.210         my_fpu_double/i_fpu_add/small_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.793   */-19.710       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.791   */-19.708       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.791   */-19.708       */0.209         my_fpu_double/i_fpu_add/sum_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.707       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.791   */-19.706       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.791   */-19.706       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.706       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.792   */-19.706       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.792   */-19.704       */0.208         my_fpu_double/i_fpu_add/sum_reg[9]/D    1
CLK(R)->CLK(R)	15.792   */-19.704       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.791   */-19.704       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.792   */-19.704       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.792   */-19.704       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.792   */-19.704       */0.208         my_fpu_double/i_fpu_add/sum_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.704       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.703       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.703       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.792   */-19.703       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.792   */-19.703       */0.208         my_fpu_double/i_fpu_add/sum_reg[4]/D    1
CLK(R)->CLK(R)	15.791   */-19.703       */0.209         my_fpu_double/i_fpu_add/sum_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.703       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[51]/D    1
CLK(R)->CLK(R)	15.792   */-19.702       */0.208         my_fpu_double/i_fpu_add/sum_reg[22]/D    1
CLK(R)->CLK(R)	15.792   */-19.702       */0.208         my_fpu_double/i_fpu_add/sum_reg[2]/D    1
CLK(R)->CLK(R)	15.793   */-19.702       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.702       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.792   */-19.701       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.792   */-19.701       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.792   */-19.701       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.792   */-19.701       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.792   */-19.700       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.791   */-19.700       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.700       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.700       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.792   */-19.699       */0.208         my_fpu_double/i_fpu_add/sum_reg[23]/D    1
CLK(R)->CLK(R)	15.791   */-19.699       */0.209         my_fpu_double/i_fpu_add/large_add_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.699       */0.208         my_fpu_double/i_fpu_add/sum_reg[1]/D    1
CLK(R)->CLK(R)	15.792   */-19.699       */0.208         my_fpu_double/i_fpu_add/sum_reg[25]/D    1
CLK(R)->CLK(R)	15.791   */-19.699       */0.209         my_fpu_double/i_fpu_add/large_add_reg[4]/D    1
CLK(R)->CLK(R)	15.792   */-19.699       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.792   */-19.699       */0.208         my_fpu_double/i_fpu_add/sum_reg[24]/D    1
CLK(R)->CLK(R)	15.792   */-19.698       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.792   */-19.698       */0.208         my_fpu_double/i_fpu_add/sum_reg[27]/D    1
CLK(R)->CLK(R)	15.792   */-19.697       */0.208         my_fpu_double/i_fpu_add/sum_reg[26]/D    1
CLK(R)->CLK(R)	15.792   */-19.697       */0.208         my_fpu_double/i_fpu_add/sum_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.695       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.792   */-19.695       */0.208         my_fpu_double/i_fpu_add/sum_reg[0]/D    1
CLK(R)->CLK(R)	15.792   */-19.695       */0.208         my_fpu_double/i_fpu_add/sum_reg[7]/D    1
CLK(R)->CLK(R)	15.792   */-19.694       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[55]/D    1
CLK(R)->CLK(R)	15.792   */-19.693       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.792   */-19.693       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.792   */-19.692       */0.208         my_fpu_double/i_fpu_add/sum_reg[28]/D    1
CLK(R)->CLK(R)	15.792   */-19.692       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.691       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.791   */-19.691       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.793   */-19.690       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.791   */-19.690       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.793   */-19.689       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.793   */-19.688       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.792   */-19.688       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.792   */-19.687       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.792   */-19.687       */0.208         my_fpu_double/i_fpu_add/large_add_reg[51]/D    1
CLK(R)->CLK(R)	15.792   */-19.687       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.792   */-19.686       */0.208         my_fpu_double/i_fpu_add/large_add_reg[50]/D    1
CLK(R)->CLK(R)	15.791   */-19.685       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.792   */-19.685       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.792   */-19.684       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.792   */-19.683       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.792   */-19.682       */0.208         my_fpu_double/i_fpu_add/large_add_reg[49]/D    1
CLK(R)->CLK(R)	15.791   */-19.682       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.793   */-19.681       */0.207         my_fpu_double/i_fpu_add/small_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.791   */-19.680       */0.209         my_fpu_double/i_fpu_add/small_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.793   */-19.680       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.792   */-19.680       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.790   */-19.679       */0.210         my_fpu_double/i_fpu_add/sum_3_reg[50]/D    1
CLK(R)->CLK(R)	15.792   */-19.677       */0.208         my_fpu_double/i_fpu_add/large_add_reg[54]/D    1
CLK(R)->CLK(R)	15.793   */-19.677       */0.207         my_fpu_double/i_fpu_add/small_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.792   */-19.676       */0.208         my_fpu_double/i_fpu_add/small_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.792   */-19.665       */0.208         my_fpu_double/i_fpu_add/sum_reg[48]/D    1
CLK(R)->CLK(R)	15.791   */-19.665       */0.209         my_fpu_double/i_fpu_add/large_add_reg[53]/D    1
CLK(R)->CLK(R)	15.791   */-19.665       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[46]/D    1
CLK(R)->CLK(R)	15.791   */-19.661       */0.209         my_fpu_double/i_fpu_add/small_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.791   */-19.661       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[49]/D    1
CLK(R)->CLK(R)	15.791   */-19.660       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[48]/D    1
CLK(R)->CLK(R)	15.792   */-19.658       */0.208         my_fpu_double/i_fpu_add/sum_reg[50]/D    1
CLK(R)->CLK(R)	15.792   */-19.658       */0.208         my_fpu_double/i_fpu_add/sum_reg[51]/D    1
CLK(R)->CLK(R)	15.792   */-19.657       */0.208         my_fpu_double/i_fpu_add/sum_reg[54]/D    1
CLK(R)->CLK(R)	15.792   */-19.657       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[54]/D    1
CLK(R)->CLK(R)	15.792   */-19.656       */0.208         my_fpu_double/i_fpu_add/sum_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.656       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[53]/D    1
CLK(R)->CLK(R)	15.791   */-19.655       */0.209         my_fpu_double/i_fpu_add/sum_reg[46]/D    1
CLK(R)->CLK(R)	15.792   */-19.653       */0.208         my_fpu_double/i_fpu_add/sum_reg[49]/D    1
CLK(R)->CLK(R)	15.792   */-19.653       */0.208         my_fpu_double/i_fpu_add/sum_reg[55]/D    1
CLK(R)->CLK(R)	15.792   */-19.653       */0.208         my_fpu_double/i_fpu_add/sum_reg[47]/D    1
CLK(R)->CLK(R)	15.792   */-19.652       */0.208         my_fpu_double/i_fpu_add/sum_reg[29]/D    1
CLK(R)->CLK(R)	15.793   */-19.650       */0.207         my_fpu_double/i_fpu_add/sum_3_reg[47]/D    1
CLK(R)->CLK(R)	15.793   */-19.649       */0.207         my_fpu_double/i_fpu_add/sum_reg[53]/D    1
CLK(R)->CLK(R)	15.793   */-19.648       */0.207         my_fpu_double/i_fpu_add/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.791   */-19.646       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.792   */-19.642       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[41]/D    1
CLK(R)->CLK(R)	15.791   */-19.641       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[42]/D    1
CLK(R)->CLK(R)	15.791   */-19.641       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[45]/D    1
CLK(R)->CLK(R)	15.791   */-19.641       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.791   */-19.640       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.791   */-19.640       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[44]/D    1
CLK(R)->CLK(R)	15.791   */-19.640       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[55]/D    1
CLK(R)->CLK(R)	15.792   */-19.638       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[38]/D    1
CLK(R)->CLK(R)	15.791   */-19.638       */0.209         my_fpu_double/i_fpu_add/sum_3_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.638       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[36]/D    1
CLK(R)->CLK(R)	15.792   */-19.637       */0.208         my_fpu_double/i_fpu_add/sum_reg[31]/D    1
CLK(R)->CLK(R)	15.792   */-19.635       */0.208         my_fpu_double/i_fpu_add/sum_reg[42]/D    1
CLK(R)->CLK(R)	15.792   */-19.634       */0.208         my_fpu_double/i_fpu_add/sum_reg[41]/D    1
CLK(R)->CLK(R)	15.792   */-19.634       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.792   */-19.634       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[43]/D    1
CLK(R)->CLK(R)	15.792   */-19.634       */0.208         my_fpu_double/i_fpu_add/sum_reg[45]/D    1
CLK(R)->CLK(R)	15.792   */-19.633       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[40]/D    1
CLK(R)->CLK(R)	15.792   */-19.631       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.791   */-19.630       */0.209         my_fpu_double/i_fpu_add/sum_reg[32]/D    1
CLK(R)->CLK(R)	15.792   */-19.629       */0.208         my_fpu_double/i_fpu_add/sum_reg[33]/D    1
CLK(R)->CLK(R)	15.792   */-19.629       */0.208         my_fpu_double/i_fpu_add/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.791   */-19.628       */0.209         my_fpu_double/i_fpu_add/sum_reg[34]/D    1
CLK(R)->CLK(R)	15.792   */-19.627       */0.208         my_fpu_double/i_fpu_add/small_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.793   */-19.626       */0.207         my_fpu_double/i_fpu_add/sum_3_reg[39]/D    1
CLK(R)->CLK(R)	15.792   */-19.622       */0.208         my_fpu_double/i_fpu_add/sum_reg[37]/D    1
CLK(R)->CLK(R)	15.792   */-19.621       */0.208         my_fpu_double/i_fpu_add/sum_reg[38]/D    1
CLK(R)->CLK(R)	15.792   */-19.621       */0.208         my_fpu_double/i_fpu_add/sum_reg[35]/D    1
CLK(R)->CLK(R)	15.792   */-19.619       */0.208         my_fpu_double/i_fpu_add/sum_reg[44]/D    1
CLK(R)->CLK(R)	15.793   */-19.619       */0.207         my_fpu_double/i_fpu_add/sum_reg[40]/D    1
CLK(R)->CLK(R)	15.793   */-19.619       */0.207         my_fpu_double/i_fpu_add/sum_reg[43]/D    1
CLK(R)->CLK(R)	15.793   */-19.617       */0.207         my_fpu_double/i_fpu_add/sum_reg[36]/D    1
CLK(R)->CLK(R)	15.793   */-19.615       */0.207         my_fpu_double/i_fpu_add/sum_reg[39]/D    1
CLK(R)->CLK(R)	15.798   */-19.538       */0.202         my_fpu_double/i_fpu_add/denorm_to_norm_reg/D    1
CLK(R)->CLK(R)	15.786   */-17.279       */0.214         my_fpu_double/i_fpu_add/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.787   */-17.277       */0.213         my_fpu_double/i_fpu_add/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.788   */-17.268       */0.212         my_fpu_double/i_fpu_add/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.787   */-17.268       */0.213         my_fpu_double/i_fpu_add/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.787   */-17.267       */0.213         my_fpu_double/i_fpu_add/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.788   */-17.267       */0.212         my_fpu_double/i_fpu_add/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.787   */-17.267       */0.213         my_fpu_double/i_fpu_add/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.788   */-17.267       */0.212         my_fpu_double/i_fpu_add/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.787   */-17.266       */0.213         my_fpu_double/i_fpu_add/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.788   */-17.264       */0.212         my_fpu_double/i_fpu_add/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.788   */-17.262       */0.212         my_fpu_double/i_fpu_add/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.793   */-16.694       */0.207         my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/D    1
CLK(R)->CLK(R)	15.772   */-16.611       */0.228         my_fpu_double/i_fpu_add/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.773   */-16.607       */0.227         my_fpu_double/i_fpu_add/small_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.773   */-16.604       */0.227         my_fpu_double/i_fpu_add/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.749   -7.014/*        0.251/*         my_fpu_double/i_fpu_add/sum_2_reg[55]/D    1
CLK(R)->CLK(R)	15.829   -5.734/*        0.171/*         my_fpu_double/i_fpu_add/small_shift_reg[55]/D    1
CLK(R)->CLK(R)	15.383   */-0.215        */0.617         my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.387   */-0.183        */0.613         my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.389   */-0.167        */0.611         my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.389   */-0.163        */0.611         my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.389   */-0.163        */0.611         my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.390   */-0.159        */0.610         my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.388   */-0.157        */0.612         my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.391   */-0.156        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.391   */-0.150        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.391   */-0.149        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.391   */-0.149        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.389   */-0.149        */0.611         my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.391   */-0.148        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.391   */-0.148        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.391   */-0.148        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.392   */-0.147        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.391   */-0.147        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.391   */-0.146        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.391   */-0.146        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.391   */-0.145        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.392   */-0.145        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.392   */-0.143        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.392   */-0.143        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.392   */-0.142        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.391   */-0.142        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.392   */-0.142        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.390   */-0.141        */0.610         my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.392   */-0.140        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.388   */-0.140        */0.612         my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.393   */-0.140        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.393   */-0.138        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.393   */-0.137        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.393   */-0.136        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.393   */-0.135        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.393   */-0.134        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.392   */-0.134        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.392   */-0.134        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.393   */-0.133        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.393   */-0.133        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.391   */-0.133        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.393   */-0.132        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.393   */-0.132        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.393   */-0.132        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.393   */-0.132        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.393   */-0.131        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.393   */-0.129        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.393   */-0.128        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.392   */-0.127        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.393   */-0.127        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.393   */-0.126        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.394   */-0.126        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.392   */-0.125        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.394   */-0.125        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.394   */-0.124        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.394   */-0.123        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.394   */-0.122        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.394   */-0.122        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.392   */-0.122        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.394   */-0.122        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.394   */-0.122        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.395   */-0.120        */0.605         my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.393   */-0.120        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.394   */-0.119        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.394   */-0.119        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.395   */-0.117        */0.605         my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.394   */-0.116        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.394   */-0.116        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.391   */-0.116        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.393   */-0.114        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.393   */-0.113        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.394   */-0.113        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.394   */-0.113        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.394   */-0.113        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.394   */-0.112        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.392   */-0.109        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.393   */-0.108        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.393   */-0.107        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.394   */-0.106        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.394   */-0.106        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.394   */-0.105        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.394   */-0.101        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.394   */-0.099        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.394   */-0.099        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.394   */-0.092        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.390   */-0.083        */0.610         my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.358   */-0.066        */0.642         my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.389   */-0.064        */0.611         my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.393   */-0.063        */0.607         my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.793   -0.057/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/D    1
CLK(R)->CLK(R)	15.394   */-0.056        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.793   -0.053/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/D    1
CLK(R)->CLK(R)	15.793   -0.053/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/D    1
CLK(R)->CLK(R)	15.793   -0.052/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/D    1
CLK(R)->CLK(R)	15.794   -0.052/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/D    1
CLK(R)->CLK(R)	15.793   -0.052/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/D    1
CLK(R)->CLK(R)	15.793   -0.051/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/D    1
CLK(R)->CLK(R)	15.793   -0.051/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/D    1
CLK(R)->CLK(R)	15.794   -0.050/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/D    1
CLK(R)->CLK(R)	15.794   -0.050/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/D    1
CLK(R)->CLK(R)	15.793   -0.049/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/D    1
CLK(R)->CLK(R)	15.794   -0.049/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/D    1
CLK(R)->CLK(R)	15.794   -0.048/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/D    1
CLK(R)->CLK(R)	15.393   */-0.047        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/D    1
CLK(R)->CLK(R)	15.392   */-0.047        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.794   -0.047/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/D    1
CLK(R)->CLK(R)	15.392   */-0.046        */0.608         my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/D    1
CLK(R)->CLK(R)	15.794   -0.046/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/D    1
CLK(R)->CLK(R)	15.794   -0.045/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/D    1
CLK(R)->CLK(R)	15.794   -0.045/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/D    1
CLK(R)->CLK(R)	15.794   -0.045/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/D    1
CLK(R)->CLK(R)	15.794   -0.044/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/D    1
CLK(R)->CLK(R)	15.794   -0.044/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/D    1
CLK(R)->CLK(R)	15.391   */-0.044        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.794   -0.044/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/D    1
CLK(R)->CLK(R)	15.794   -0.044/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/D    1
CLK(R)->CLK(R)	15.794   -0.043/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/D    1
CLK(R)->CLK(R)	15.794   -0.043/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/D    1
CLK(R)->CLK(R)	15.794   -0.043/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/D    1
CLK(R)->CLK(R)	15.361   */-0.042        */0.639         my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.794   -0.042/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/D    1
CLK(R)->CLK(R)	15.794   -0.038/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/D    1
CLK(R)->CLK(R)	15.361   */-0.036        */0.639         my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.392   */-0.032        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.362   */-0.031        */0.638         my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.394   */-0.031        */0.606         my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.391   */-0.030        */0.609         my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.392   */-0.022        */0.608         my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.391   */-0.019        */0.609         my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.393   */-0.016        */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.793   -0.013/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/D    1
CLK(R)->CLK(R)	15.793   -0.013/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/D    1
CLK(R)->CLK(R)	15.793   -0.011/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/D    1
CLK(R)->CLK(R)	15.793   -0.011/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/D    1
CLK(R)->CLK(R)	15.793   -0.010/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/D    1
CLK(R)->CLK(R)	15.794   -0.010/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/D    1
CLK(R)->CLK(R)	15.793   -0.009/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/D    1
CLK(R)->CLK(R)	15.794   -0.009/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/D    1
CLK(R)->CLK(R)	15.794   -0.009/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/D    1
CLK(R)->CLK(R)	15.794   -0.007/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/D    1
CLK(R)->CLK(R)	15.394   */-0.007        */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.794   -0.007/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/D    1
CLK(R)->CLK(R)	15.794   -0.006/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/D    1
CLK(R)->CLK(R)	15.794   -0.006/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/D    1
CLK(R)->CLK(R)	15.794   -0.006/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/D    1
CLK(R)->CLK(R)	15.794   -0.006/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/D    1
CLK(R)->CLK(R)	15.794   -0.006/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/D    1
CLK(R)->CLK(R)	15.794   -0.005/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/D    1
CLK(R)->CLK(R)	15.794   -0.005/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/D    1
CLK(R)->CLK(R)	15.794   -0.005/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/D    1
CLK(R)->CLK(R)	15.794   -0.005/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/D    1
CLK(R)->CLK(R)	15.793   -0.005/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/D    1
CLK(R)->CLK(R)	15.794   -0.004/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/D    1
CLK(R)->CLK(R)	15.794   -0.004/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/D    1
CLK(R)->CLK(R)	15.794   -0.004/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/D    1
CLK(R)->CLK(R)	15.794   -0.004/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/D    1
CLK(R)->CLK(R)	15.794   -0.004/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/D    1
CLK(R)->CLK(R)	15.794   -0.003/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/D    1
CLK(R)->CLK(R)	15.794   -0.002/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/D    1
CLK(R)->CLK(R)	15.794   -0.002/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/D    1
CLK(R)->CLK(R)	15.793   -0.002/*        0.207/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/D    1
CLK(R)->CLK(R)	15.794   -0.002/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/D    1
CLK(R)->CLK(R)	15.794   -0.001/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/D    1
CLK(R)->CLK(R)	15.794   -0.001/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/D    1
CLK(R)->CLK(R)	15.794   -0.001/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/D    1
CLK(R)->CLK(R)	15.794   -0.001/*        0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/D    1
CLK(R)->CLK(R)	15.794   0.000/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/D    1
CLK(R)->CLK(R)	15.794   0.001/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/D    1
CLK(R)->CLK(R)	15.794   0.001/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/D    1
CLK(R)->CLK(R)	15.794   0.002/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/D    1
CLK(R)->CLK(R)	15.794   0.002/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/D    1
CLK(R)->CLK(R)	15.794   0.003/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/D    1
CLK(R)->CLK(R)	15.794   0.003/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/D    1
CLK(R)->CLK(R)	15.814   0.004/*         0.186/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/D    1
CLK(R)->CLK(R)	15.394   */0.007         */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.794   0.009/*         0.206/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/D    1
CLK(R)->CLK(R)	15.393   */0.009         */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.393   */0.011         */0.607         my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.394   */0.011         */0.606         my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.366   */0.012         */0.634         my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.813   0.017/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/D    1
CLK(R)->CLK(R)	15.395   */0.017         */0.605         my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.813   0.018/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/D    1
CLK(R)->CLK(R)	15.387   */0.018         */0.613         my_fpu_double/i_fpu_sub/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.813   0.019/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/D    1
CLK(R)->CLK(R)	15.813   0.019/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/D    1
CLK(R)->CLK(R)	15.813   0.020/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/D    1
CLK(R)->CLK(R)	15.814   0.022/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/D    1
CLK(R)->CLK(R)	15.813   0.022/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/D    1
CLK(R)->CLK(R)	15.813   0.022/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/D    1
CLK(R)->CLK(R)	15.813   0.022/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/D    1
CLK(R)->CLK(R)	15.813   0.022/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/D    1
CLK(R)->CLK(R)	15.813   0.023/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/D    1
CLK(R)->CLK(R)	15.814   0.023/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/D    1
CLK(R)->CLK(R)	15.813   0.023/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/D    1
CLK(R)->CLK(R)	15.813   0.023/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/D    1
CLK(R)->CLK(R)	15.812   0.023/*         0.188/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/D    1
CLK(R)->CLK(R)	15.814   0.024/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/D    1
CLK(R)->CLK(R)	15.814   0.024/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/D    1
CLK(R)->CLK(R)	15.814   0.024/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/D    1
CLK(R)->CLK(R)	15.813   0.024/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/D    1
CLK(R)->CLK(R)	15.813   0.024/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/D    1
CLK(R)->CLK(R)	15.814   0.024/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/D    1
CLK(R)->CLK(R)	15.368   */0.024         */0.632         my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.813   0.025/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/D    1
CLK(R)->CLK(R)	15.814   0.025/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/D    1
CLK(R)->CLK(R)	15.813   0.025/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/D    1
CLK(R)->CLK(R)	15.813   0.025/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/D    1
CLK(R)->CLK(R)	15.813   0.027/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/D    1
CLK(R)->CLK(R)	15.814   0.027/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/D    1
CLK(R)->CLK(R)	15.813   0.028/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/D    1
CLK(R)->CLK(R)	15.813   0.029/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/D    1
CLK(R)->CLK(R)	15.813   0.029/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/D    1
CLK(R)->CLK(R)	15.813   0.030/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/D    1
CLK(R)->CLK(R)	15.389   */0.030         */0.611         my_fpu_double/i_fpu_sub/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.814   0.030/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/D    1
CLK(R)->CLK(R)	15.813   0.031/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/D    1
CLK(R)->CLK(R)	15.813   0.032/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/D    1
CLK(R)->CLK(R)	15.813   0.032/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/D    1
CLK(R)->CLK(R)	15.813   0.032/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/D    1
CLK(R)->CLK(R)	15.813   0.032/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/D    1
CLK(R)->CLK(R)	15.368   */0.033         */0.632         my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.369   */0.033         */0.631         my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.813   0.034/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/D    1
CLK(R)->CLK(R)	15.392   */0.035         */0.608         my_fpu_double/i_fpu_sub/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.813   0.035/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/D    1
CLK(R)->CLK(R)	15.813   0.035/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/D    1
CLK(R)->CLK(R)	15.813   0.036/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/D    1
CLK(R)->CLK(R)	15.389   */0.036         */0.611         my_fpu_double/i_fpu_sub/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.813   0.036/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/D    1
CLK(R)->CLK(R)	15.814   0.036/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/D    1
CLK(R)->CLK(R)	15.814   0.037/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/D    1
CLK(R)->CLK(R)	15.814   0.037/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/D    1
CLK(R)->CLK(R)	15.814   0.037/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/D    1
CLK(R)->CLK(R)	15.814   0.037/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/D    1
CLK(R)->CLK(R)	15.369   */0.037         */0.631         my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.814   0.039/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/D    1
CLK(R)->CLK(R)	15.814   0.039/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/D    1
CLK(R)->CLK(R)	15.370   */0.039         */0.630         my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.814   0.039/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/D    1
CLK(R)->CLK(R)	15.814   0.040/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/D    1
CLK(R)->CLK(R)	15.393   */0.040         */0.607         my_fpu_double/i_fpu_sub/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.814   0.040/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/D    1
CLK(R)->CLK(R)	15.387   */0.040         */0.613         my_fpu_double/i_fpu_sub/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.390   */0.040         */0.610         my_fpu_double/i_fpu_sub/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.395   */0.042         */0.605         my_fpu_double/i_fpu_sub/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.391   */0.044         */0.609         my_fpu_double/i_fpu_sub/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.395   */0.053         */0.605         my_fpu_double/i_fpu_sub/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.392   */0.059         */0.608         my_fpu_double/i_fpu_sub/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.393   */0.068         */0.607         my_fpu_double/i_fpu_sub/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.393   */0.069         */0.607         my_fpu_double/i_fpu_sub/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.393   */0.070         */0.607         my_fpu_double/i_fpu_sub/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.394   */0.076         */0.606         my_fpu_double/i_fpu_sub/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.394   */0.077         */0.606         my_fpu_double/i_fpu_sub/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.395   */0.087         */0.605         my_fpu_double/i_fpu_sub/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.389   */0.094         */0.611         my_fpu_double/i_fpu_sub/diff_2_reg[7]/D    1
CLK(R)->CLK(R)	15.389   */0.095         */0.611         my_fpu_double/i_fpu_sub/diff_2_reg[37]/D    1
CLK(R)->CLK(R)	15.389   */0.097         */0.611         my_fpu_double/i_fpu_sub/diff_2_reg[2]/D    1
CLK(R)->CLK(R)	15.394   */0.099         */0.606         my_fpu_double/i_fpu_sub/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.394   */0.103         */0.606         my_fpu_double/i_fpu_sub/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.394   */0.113         */0.606         my_fpu_double/i_fpu_sub/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.394   */0.116         */0.606         my_fpu_double/i_fpu_sub/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.392   */0.121         */0.608         my_fpu_double/i_fpu_sub/diff_2_reg[26]/D    1
CLK(R)->CLK(R)	15.395   */0.123         */0.605         my_fpu_double/i_fpu_sub/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.392   */0.124         */0.608         my_fpu_double/i_fpu_sub/diff_2_reg[24]/D    1
CLK(R)->CLK(R)	15.392   */0.125         */0.608         my_fpu_double/i_fpu_sub/diff_2_reg[33]/D    1
CLK(R)->CLK(R)	15.392   */0.125         */0.608         my_fpu_double/i_fpu_sub/diff_2_reg[51]/D    1
CLK(R)->CLK(R)	15.392   */0.129         */0.608         my_fpu_double/i_fpu_sub/diff_2_reg[13]/D    1
CLK(R)->CLK(R)	15.393   */0.130         */0.607         my_fpu_double/i_fpu_sub/diff_2_reg[42]/D    1
CLK(R)->CLK(R)	15.393   */0.130         */0.607         my_fpu_double/i_fpu_sub/diff_2_reg[44]/D    1
CLK(R)->CLK(R)	15.393   */0.134         */0.607         my_fpu_double/i_fpu_sub/diff_2_reg[49]/D    1
CLK(R)->CLK(R)	15.393   */0.134         */0.607         my_fpu_double/i_fpu_sub/diff_2_reg[31]/D    1
CLK(R)->CLK(R)	15.394   */0.136         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[10]/D    1
CLK(R)->CLK(R)	15.394   */0.136         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[0]/D    1
CLK(R)->CLK(R)	15.394   */0.137         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[52]/D    1
CLK(R)->CLK(R)	15.394   */0.137         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[46]/D    1
CLK(R)->CLK(R)	15.394   */0.138         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[41]/D    1
CLK(R)->CLK(R)	15.394   */0.139         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[39]/D    1
CLK(R)->CLK(R)	15.394   */0.139         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[50]/D    1
CLK(R)->CLK(R)	15.394   */0.139         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[28]/D    1
CLK(R)->CLK(R)	15.394   */0.140         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[3]/D    1
CLK(R)->CLK(R)	15.394   */0.141         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[22]/D    1
CLK(R)->CLK(R)	15.394   */0.141         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[23]/D    1
CLK(R)->CLK(R)	15.394   */0.141         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[27]/D    1
CLK(R)->CLK(R)	15.803   */0.141         */0.197         my_fpu_double/i_fpu_sub/diff_1_reg[39]/D    1
CLK(R)->CLK(R)	15.394   */0.141         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[40]/D    1
CLK(R)->CLK(R)	15.394   */0.142         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[36]/D    1
CLK(R)->CLK(R)	15.395   */0.143         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[25]/D    1
CLK(R)->CLK(R)	15.394   */0.144         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[35]/D    1
CLK(R)->CLK(R)	15.394   */0.144         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[34]/D    1
CLK(R)->CLK(R)	15.394   */0.144         */0.606         my_fpu_double/i_fpu_sub/diff_2_reg[38]/D    1
CLK(R)->CLK(R)	15.395   */0.146         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[43]/D    1
CLK(R)->CLK(R)	15.395   */0.146         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[15]/D    1
CLK(R)->CLK(R)	15.395   */0.147         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[4]/D    1
CLK(R)->CLK(R)	15.395   */0.147         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[30]/D    1
CLK(R)->CLK(R)	15.395   */0.147         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[8]/D    1
CLK(R)->CLK(R)	15.395   */0.147         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[29]/D    1
CLK(R)->CLK(R)	15.395   */0.147         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[32]/D    1
CLK(R)->CLK(R)	15.395   */0.148         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[9]/D    1
CLK(R)->CLK(R)	15.395   */0.149         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[14]/D    1
CLK(R)->CLK(R)	15.395   */0.149         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[45]/D    1
CLK(R)->CLK(R)	15.395   */0.149         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[6]/D    1
CLK(R)->CLK(R)	15.395   */0.149         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[11]/D    1
CLK(R)->CLK(R)	15.395   */0.149         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[12]/D    1
CLK(R)->CLK(R)	15.395   */0.150         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[21]/D    1
CLK(R)->CLK(R)	15.395   */0.150         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[53]/D    1
CLK(R)->CLK(R)	15.395   */0.152         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[47]/D    1
CLK(R)->CLK(R)	15.395   */0.152         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[48]/D    1
CLK(R)->CLK(R)	15.395   */0.152         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[5]/D    1
CLK(R)->CLK(R)	15.395   */0.152         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[1]/D    1
CLK(R)->CLK(R)	15.395   */0.156         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[16]/D    1
CLK(R)->CLK(R)	15.395   */0.157         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[17]/D    1
CLK(R)->CLK(R)	15.395   */0.157         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[18]/D    1
CLK(R)->CLK(R)	15.396   */0.160         */0.604         my_fpu_double/i_fpu_sub/diff_2_reg[20]/D    1
CLK(R)->CLK(R)	15.395   */0.161         */0.605         my_fpu_double/i_fpu_sub/diff_2_reg[19]/D    1
CLK(R)->CLK(R)	15.835   0.199/*         0.165/*         my_fpu_double/i_fpu_exceptions/in_et_zero_reg/D    1
CLK(R)->CLK(R)	15.799   */0.213         */0.201         my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.358   */0.222         */0.642         my_fpu_double/i_fpu_sub/diff_1_reg[2]/D    1
CLK(R)->CLK(R)	15.359   */0.227         */0.641         my_fpu_double/i_fpu_sub/diff_1_reg[3]/D    1
CLK(R)->CLK(R)	15.362   */0.253         */0.638         my_fpu_double/i_fpu_sub/diff_1_reg[10]/D    1
CLK(R)->CLK(R)	15.363   */0.266         */0.637         my_fpu_double/i_fpu_sub/diff_1_reg[13]/D    1
CLK(R)->CLK(R)	15.365   */0.282         */0.635         my_fpu_double/i_fpu_sub/diff_1_reg[19]/D    1
CLK(R)->CLK(R)	15.217   */0.283         */0.783         my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.365   */0.285         */0.635         my_fpu_double/i_fpu_sub/diff_1_reg[7]/D    1
CLK(R)->CLK(R)	15.366   */0.291         */0.634         my_fpu_double/i_fpu_sub/diff_1_reg[5]/D    1
CLK(R)->CLK(R)	15.366   */0.293         */0.634         my_fpu_double/i_fpu_sub/diff_1_reg[0]/D    1
CLK(R)->CLK(R)	15.367   */0.299         */0.633         my_fpu_double/i_fpu_sub/diff_1_reg[6]/D    1
CLK(R)->CLK(R)	15.368   */0.315         */0.632         my_fpu_double/i_fpu_sub/diff_1_reg[9]/D    1
CLK(R)->CLK(R)	15.369   */0.316         */0.631         my_fpu_double/i_fpu_sub/diff_1_reg[1]/D    1
CLK(R)->CLK(R)	15.369   */0.324         */0.631         my_fpu_double/i_fpu_sub/diff_1_reg[11]/D    1
CLK(R)->CLK(R)	15.793   0.373/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[59]/D    1
CLK(R)->CLK(R)	15.793   0.376/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[54]/D    1
CLK(R)->CLK(R)	15.793   0.376/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[62]/D    1
CLK(R)->CLK(R)	15.793   0.376/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[8]/D    1
CLK(R)->CLK(R)	15.793   0.376/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[53]/D    1
CLK(R)->CLK(R)	15.793   0.376/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[29]/D    1
CLK(R)->CLK(R)	15.793   0.377/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[51]/D    1
CLK(R)->CLK(R)	15.793   0.377/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[26]/D    1
CLK(R)->CLK(R)	15.793   0.377/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[25]/D    1
CLK(R)->CLK(R)	15.793   0.377/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[24]/D    1
CLK(R)->CLK(R)	15.793   0.377/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[6]/D    1
CLK(R)->CLK(R)	15.793   0.378/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[52]/D    1
CLK(R)->CLK(R)	15.793   0.378/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[42]/D    1
CLK(R)->CLK(R)	15.793   0.378/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[23]/D    1
CLK(R)->CLK(R)	15.794   0.378/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[61]/D    1
CLK(R)->CLK(R)	15.794   0.379/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[57]/D    1
CLK(R)->CLK(R)	15.794   0.379/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[55]/D    1
CLK(R)->CLK(R)	15.793   0.379/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[41]/D    1
CLK(R)->CLK(R)	15.794   0.379/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[58]/D    1
CLK(R)->CLK(R)	15.793   0.379/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[9]/D    1
CLK(R)->CLK(R)	15.794   0.380/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[56]/D    1
CLK(R)->CLK(R)	15.794   0.380/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[60]/D    1
CLK(R)->CLK(R)	15.793   0.380/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[50]/D    1
CLK(R)->CLK(R)	15.813   0.380/*         0.187/*         my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.794   0.380/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[28]/D    1
CLK(R)->CLK(R)	15.794   0.381/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[27]/D    1
CLK(R)->CLK(R)	15.793   0.381/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[7]/D    1
CLK(R)->CLK(R)	15.794   0.381/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[5]/D    1
CLK(R)->CLK(R)	15.793   0.382/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[59]/D    1
CLK(R)->CLK(R)	15.794   0.382/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[30]/D    1
CLK(R)->CLK(R)	15.793   0.383/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[44]/D    1
CLK(R)->CLK(R)	15.793   0.384/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[23]/D    1
CLK(R)->CLK(R)	15.793   0.384/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[43]/D    1
CLK(R)->CLK(R)	15.814   0.385/*         0.186/*         my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.793   0.385/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[28]/D    1
CLK(R)->CLK(R)	15.793   0.385/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[31]/D    1
CLK(R)->CLK(R)	15.793   0.385/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[27]/D    1
CLK(R)->CLK(R)	15.793   0.385/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[60]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[55]/D    1
CLK(R)->CLK(R)	15.794   0.386/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[49]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[56]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[8]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[61]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[58]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[25]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[41]/D    1
CLK(R)->CLK(R)	15.793   0.386/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[6]/D    1
CLK(R)->CLK(R)	15.793   0.387/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[26]/D    1
CLK(R)->CLK(R)	15.794   0.387/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[54]/D    1
CLK(R)->CLK(R)	15.794   0.387/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[53]/D    1
CLK(R)->CLK(R)	15.793   0.387/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[62]/D    1
CLK(R)->CLK(R)	15.793   0.387/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[52]/D    1
CLK(R)->CLK(R)	15.793   0.387/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[24]/D    1
CLK(R)->CLK(R)	15.793   0.387/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[29]/D    1
CLK(R)->CLK(R)	15.794   0.387/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[21]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[9]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[20]/D    1
CLK(R)->CLK(R)	15.794   0.388/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[22]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[18]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[7]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[4]/D    1
CLK(R)->CLK(R)	15.793   0.388/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[42]/D    1
CLK(R)->CLK(R)	15.794   0.389/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[5]/D    1
CLK(R)->CLK(R)	15.793   0.389/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[30]/D    1
CLK(R)->CLK(R)	15.794   0.389/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[51]/D    1
CLK(R)->CLK(R)	15.793   0.389/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[31]/D    1
CLK(R)->CLK(R)	15.794   0.389/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[57]/D    1
CLK(R)->CLK(R)	15.793   0.389/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[21]/D    1
CLK(R)->CLK(R)	15.794   0.389/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[40]/D    1
CLK(R)->CLK(R)	15.793   0.390/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[49]/D    1
CLK(R)->CLK(R)	15.793   0.390/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[19]/D    1
CLK(R)->CLK(R)	15.793   0.390/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[44]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[39]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[33]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[38]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[50]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[32]/D    1
CLK(R)->CLK(R)	15.794   0.391/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[2]/D    1
CLK(R)->CLK(R)	15.793   0.392/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[20]/D    1
CLK(R)->CLK(R)	15.794   0.392/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[37]/D    1
CLK(R)->CLK(R)	15.794   0.393/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[10]/D    1
CLK(R)->CLK(R)	15.793   0.393/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[17]/D    1
CLK(R)->CLK(R)	15.793   0.393/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[43]/D    1
CLK(R)->CLK(R)	15.794   0.394/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[22]/D    1
CLK(R)->CLK(R)	15.794   0.395/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[11]/D    1
CLK(R)->CLK(R)	15.793   0.395/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[46]/D    1
CLK(R)->CLK(R)	15.793   0.395/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[39]/D    1
CLK(R)->CLK(R)	15.793   0.395/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[38]/D    1
CLK(R)->CLK(R)	15.793   0.396/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[4]/D    1
CLK(R)->CLK(R)	15.793   0.397/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_2_reg[45]/D    1
CLK(R)->CLK(R)	15.794   0.398/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[48]/D    1
CLK(R)->CLK(R)	15.794   0.399/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[40]/D    1
CLK(R)->CLK(R)	15.794   0.401/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[12]/D    1
CLK(R)->CLK(R)	15.793   0.401/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[10]/D    1
CLK(R)->CLK(R)	15.794   0.402/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[47]/D    1
CLK(R)->CLK(R)	15.813   0.402/*         0.187/*         my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.205   */0.403         */0.795         my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.793   0.403/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[37]/D    1
CLK(R)->CLK(R)	15.793   0.404/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[32]/D    1
CLK(R)->CLK(R)	15.814   0.404/*         0.186/*         my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.794   0.404/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[2]/D    1
CLK(R)->CLK(R)	15.794   0.405/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[16]/D    1
CLK(R)->CLK(R)	15.793   0.406/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[19]/D    1
CLK(R)->CLK(R)	15.793   0.406/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[12]/D    1
CLK(R)->CLK(R)	15.793   0.406/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[47]/D    1
CLK(R)->CLK(R)	15.793   0.407/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[45]/D    1
CLK(R)->CLK(R)	15.794   0.407/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[33]/D    1
CLK(R)->CLK(R)	15.793   0.407/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[1]/D    1
CLK(R)->CLK(R)	15.793   0.407/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[17]/D    1
CLK(R)->CLK(R)	15.794   0.408/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[48]/D    1
CLK(R)->CLK(R)	15.794   0.408/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[13]/D    1
CLK(R)->CLK(R)	15.794   0.408/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[16]/D    1
CLK(R)->CLK(R)	15.793   0.408/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[14]/D    1
CLK(R)->CLK(R)	15.793   0.408/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[35]/D    1
CLK(R)->CLK(R)	15.794   0.409/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[46]/D    1
CLK(R)->CLK(R)	15.794   0.409/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[18]/D    1
CLK(R)->CLK(R)	15.794   0.409/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[0]/D    1
CLK(R)->CLK(R)	15.793   0.409/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[3]/D    1
CLK(R)->CLK(R)	15.794   0.409/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[13]/D    1
CLK(R)->CLK(R)	15.793   0.409/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[36]/D    1
CLK(R)->CLK(R)	15.794   0.410/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[11]/D    1
CLK(R)->CLK(R)	15.793   0.410/*         0.207/*         my_fpu_double/i_fpu_exceptions/out_1_reg[34]/D    1
CLK(R)->CLK(R)	15.794   0.411/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[14]/D    1
CLK(R)->CLK(R)	15.794   0.411/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[15]/D    1
CLK(R)->CLK(R)	15.794   0.411/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[0]/D    1
CLK(R)->CLK(R)	15.794   0.411/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[15]/D    1
CLK(R)->CLK(R)	15.794   0.412/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[1]/D    1
CLK(R)->CLK(R)	15.794   0.416/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[3]/D    1
CLK(R)->CLK(R)	15.794   0.417/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[36]/D    1
CLK(R)->CLK(R)	15.794   0.417/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[35]/D    1
CLK(R)->CLK(R)	15.794   0.418/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_1_reg[63]/D    1
CLK(R)->CLK(R)	15.794   0.419/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[63]/D    1
CLK(R)->CLK(R)	15.794   0.420/*         0.206/*         my_fpu_double/i_fpu_exceptions/out_2_reg[34]/D    1
CLK(R)->CLK(R)	15.366   */0.422         */0.634         my_fpu_double/i_fpu_sub/diff_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.813   0.438/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[59]/D    1
CLK(R)->CLK(R)	15.813   0.439/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[28]/D    1
CLK(R)->CLK(R)	15.813   0.440/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[9]/D    1
CLK(R)->CLK(R)	15.813   0.441/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[52]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[62]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[27]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[6]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[57]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[23]/D    1
CLK(R)->CLK(R)	15.813   0.442/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[60]/D    1
CLK(R)->CLK(R)	15.813   0.443/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[30]/D    1
CLK(R)->CLK(R)	15.813   0.443/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[61]/D    1
CLK(R)->CLK(R)	15.813   0.443/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[26]/D    1
CLK(R)->CLK(R)	15.813   0.444/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[8]/D    1
CLK(R)->CLK(R)	15.814   0.444/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[58]/D    1
CLK(R)->CLK(R)	15.814   0.444/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[24]/D    1
CLK(R)->CLK(R)	15.813   0.444/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[42]/D    1
CLK(R)->CLK(R)	15.814   0.445/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[7]/D    1
CLK(R)->CLK(R)	15.814   0.445/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[25]/D    1
CLK(R)->CLK(R)	15.814   0.446/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[54]/D    1
CLK(R)->CLK(R)	15.814   0.446/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[56]/D    1
CLK(R)->CLK(R)	15.814   0.446/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[29]/D    1
CLK(R)->CLK(R)	15.814   0.446/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[5]/D    1
CLK(R)->CLK(R)	15.813   0.446/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[22]/D    1
CLK(R)->CLK(R)	15.813   0.446/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[31]/D    1
CLK(R)->CLK(R)	15.814   0.446/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[55]/D    1
CLK(R)->CLK(R)	15.814   0.447/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[51]/D    1
CLK(R)->CLK(R)	15.813   0.447/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[49]/D    1
CLK(R)->CLK(R)	15.814   0.447/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[53]/D    1
CLK(R)->CLK(R)	15.814   0.448/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[50]/D    1
CLK(R)->CLK(R)	15.813   0.448/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[43]/D    1
CLK(R)->CLK(R)	15.814   0.448/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[44]/D    1
CLK(R)->CLK(R)	15.813   0.449/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[21]/D    1
CLK(R)->CLK(R)	15.814   0.449/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[41]/D    1
CLK(R)->CLK(R)	15.813   0.450/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[39]/D    1
CLK(R)->CLK(R)	15.813   0.450/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[38]/D    1
CLK(R)->CLK(R)	15.814   0.452/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[20]/D    1
CLK(R)->CLK(R)	15.813   0.453/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[4]/D    1
CLK(R)->CLK(R)	15.814   0.455/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[40]/D    1
CLK(R)->CLK(R)	15.813   0.456/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[2]/D    1
CLK(R)->CLK(R)	15.813   0.456/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[18]/D    1
CLK(R)->CLK(R)	15.813   0.457/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[11]/D    1
CLK(R)->CLK(R)	15.814   0.457/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[19]/D    1
CLK(R)->CLK(R)	15.813   0.457/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[32]/D    1
CLK(R)->CLK(R)	15.814   0.457/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[10]/D    1
CLK(R)->CLK(R)	15.813   0.457/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[33]/D    1
CLK(R)->CLK(R)	15.814   0.458/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[17]/D    1
CLK(R)->CLK(R)	15.813   0.460/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[37]/D    1
CLK(R)->CLK(R)	15.813   0.460/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[46]/D    1
CLK(R)->CLK(R)	15.813   0.462/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[0]/D    1
CLK(R)->CLK(R)	15.813   0.462/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[35]/D    1
CLK(R)->CLK(R)	15.813   0.463/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[15]/D    1
CLK(R)->CLK(R)	15.814   0.464/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[3]/D    1
CLK(R)->CLK(R)	15.814   0.465/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[14]/D    1
CLK(R)->CLK(R)	15.814   0.465/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[45]/D    1
CLK(R)->CLK(R)	15.814   0.465/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[47]/D    1
CLK(R)->CLK(R)	15.814   0.465/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[36]/D    1
CLK(R)->CLK(R)	15.814   0.465/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[12]/D    1
CLK(R)->CLK(R)	15.814   0.466/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[1]/D    1
CLK(R)->CLK(R)	15.814   0.466/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[34]/D    1
CLK(R)->CLK(R)	15.814   0.466/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[13]/D    1
CLK(R)->CLK(R)	15.814   0.467/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[16]/D    1
CLK(R)->CLK(R)	15.814   0.467/*         0.186/*         my_fpu_double/i_fpu_exceptions/out_0_reg[48]/D    1
CLK(R)->CLK(R)	15.206   */0.469         */0.794         my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.208   */0.475         */0.792         my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.835   0.490/*         0.165/*         my_fpu_double/i_fpu_exceptions/opb_inf_reg/D    1
CLK(R)->CLK(R)	15.836   0.491/*         0.164/*         my_fpu_double/i_fpu_exceptions/opa_inf_reg/D    1
CLK(R)->CLK(R)	15.196   */0.494         */0.804         my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.195   */0.495         */0.805         my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.201   */0.501         */0.799         my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.814   */0.503         */0.186         my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.209   */0.509         */0.791         my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.808   0.523/*         0.192/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/D    1
CLK(R)->CLK(R)	15.808   0.523/*         0.192/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/D    1
CLK(R)->CLK(R)	15.808   0.523/*         0.192/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/D    1
CLK(R)->CLK(R)	15.809   0.524/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/D    1
CLK(R)->CLK(R)	15.809   0.524/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/D    1
CLK(R)->CLK(R)	15.809   0.525/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/D    1
CLK(R)->CLK(R)	15.809   0.525/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/D    1
CLK(R)->CLK(R)	15.809   0.525/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/D    1
CLK(R)->CLK(R)	15.809   0.526/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/D    1
CLK(R)->CLK(R)	15.809   0.526/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/D    1
CLK(R)->CLK(R)	15.809   0.527/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/D    1
CLK(R)->CLK(R)	15.809   0.529/*         0.191/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/D    1
CLK(R)->CLK(R)	15.203   */0.550         */0.797         my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.199   */0.556         */0.801         my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.202   */0.576         */0.798         my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.812   0.602/*         0.188/*         my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/D    1
CLK(R)->CLK(R)	15.813   0.608/*         0.187/*         my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/D    1
CLK(R)->CLK(R)	15.814   0.608/*         0.186/*         my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/D    1
CLK(R)->CLK(R)	15.814   0.611/*         0.186/*         my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/D    1
CLK(R)->CLK(R)	15.208   */0.614         */0.792         my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.808   0.616/*         0.192/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/D    1
CLK(R)->CLK(R)	15.809   0.619/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/D    1
CLK(R)->CLK(R)	15.809   0.620/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/D    1
CLK(R)->CLK(R)	15.809   0.621/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/D    1
CLK(R)->CLK(R)	15.809   0.621/*         0.191/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/D    1
CLK(R)->CLK(R)	15.262   */0.630         */0.738         my_fpu_double/i_fpu_sub/minuend_reg[46]/D    1
CLK(R)->CLK(R)	15.842   0.671/*         0.158/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/D    1
CLK(R)->CLK(R)	15.271   */0.677         */0.729         my_fpu_double/i_fpu_sub/minuend_reg[43]/D    1
CLK(R)->CLK(R)	15.246   */0.680         */0.754         my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.242   */0.683         */0.758         my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.251   */0.686         */0.749         my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.228   */0.694         */0.772         my_fpu_double/i_fpu_sub/diff_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.273   */0.710         */0.727         my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.273   */0.711         */0.727         my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.813   0.713/*         0.187/*         my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/D    1
CLK(R)->CLK(R)	15.278   */0.715         */0.722         my_fpu_double/i_fpu_sub/minuend_reg[38]/D    1
CLK(R)->CLK(R)	15.274   */0.719         */0.726         my_fpu_double/i_fpu_sub/minuend_reg[14]/D    1
CLK(R)->CLK(R)	15.280   */0.725         */0.720         my_fpu_double/i_fpu_sub/minuend_reg[40]/D    1
CLK(R)->CLK(R)	15.281   */0.733         */0.719         my_fpu_double/i_fpu_sub/minuend_reg[48]/D    1
CLK(R)->CLK(R)	15.277   */0.733         */0.723         my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.276   */0.734         */0.724         my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.278   */0.739         */0.722         my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.281   */0.739         */0.719         my_fpu_double/i_fpu_sub/minuend_reg[12]/D    1
CLK(R)->CLK(R)	15.283   */0.741         */0.717         my_fpu_double/i_fpu_sub/minuend_reg[44]/D    1
CLK(R)->CLK(R)	15.813   0.742/*         0.187/*         my_fpu_double/i_fpu_exceptions/sub_inf_reg/D    1
CLK(R)->CLK(R)	15.813   0.743/*         0.187/*         my_fpu_double/i_fpu_exceptions/add_inf_reg/D    1
CLK(R)->CLK(R)	15.283   */0.747         */0.717         my_fpu_double/i_fpu_sub/minuend_reg[13]/D    1
CLK(R)->CLK(R)	15.284   */0.747         */0.716         my_fpu_double/i_fpu_sub/minuend_reg[47]/D    1
CLK(R)->CLK(R)	15.279   */0.749         */0.721         my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.280   */0.754         */0.720         my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.281   */0.755         */0.719         my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.284   */0.756         */0.716         my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.286   */0.757         */0.714         my_fpu_double/i_fpu_sub/minuend_reg[41]/D    1
CLK(R)->CLK(R)	15.286   */0.758         */0.714         my_fpu_double/i_fpu_sub/minuend_reg[45]/D    1
CLK(R)->CLK(R)	15.282   */0.761         */0.718         my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.285   */0.761         */0.715         my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.285   */0.761         */0.715         my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.277   */0.761         */0.723         my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.285   */0.765         */0.715         my_fpu_double/i_fpu_sub/minuend_reg[18]/D    1
CLK(R)->CLK(R)	15.283   */0.767         */0.717         my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.282   */0.768         */0.718         my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.283   */0.769         */0.717         my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.283   */0.770         */0.717         my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.241   */0.770         */0.759         my_fpu_double/i_fpu_sub/diff_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.283   */0.770         */0.717         my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.813   0.772/*         0.187/*         my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/D    1
CLK(R)->CLK(R)	15.284   */0.774         */0.716         my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.288   */0.774         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.284   */0.775         */0.716         my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.290   */0.776         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[42]/D    1
CLK(R)->CLK(R)	15.285   */0.776         */0.715         my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.289   */0.777         */0.711         my_fpu_double/i_fpu_sub/minuend_reg[37]/D    1
CLK(R)->CLK(R)	15.285   */0.778         */0.715         my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.285   */0.779         */0.715         my_fpu_double/i_fpu_sub/minuend_reg[30]/D    1
CLK(R)->CLK(R)	15.289   */0.781         */0.711         my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.281   */0.782         */0.719         my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.290   */0.783         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[49]/D    1
CLK(R)->CLK(R)	15.289   */0.783         */0.711         my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.286   */0.783         */0.714         my_fpu_double/i_fpu_sub/minuend_reg[31]/D    1
CLK(R)->CLK(R)	15.286   */0.783         */0.714         my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.290   */0.784         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[39]/D    1
CLK(R)->CLK(R)	15.286   */0.785         */0.714         my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.814   0.786/*         0.186/*         my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.286   */0.786         */0.714         my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.808   0.788/*         0.192/*         my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/D    1
CLK(R)->CLK(R)	15.287   */0.788         */0.713         my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.291   */0.789         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[36]/D    1
CLK(R)->CLK(R)	15.290   */0.789         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[15]/D    1
CLK(R)->CLK(R)	15.287   */0.790         */0.713         my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.287   */0.790         */0.713         my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.286   */0.791         */0.714         my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.288   */0.791         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.287   */0.791         */0.713         my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.288   */0.792         */0.712         my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.813   0.793/*         0.187/*         my_fpu_double/i_fpu_exceptions/round_to_zero_reg/D    1
CLK(R)->CLK(R)	15.814   0.793/*         0.186/*         my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.291   */0.793         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[16]/D    1
CLK(R)->CLK(R)	15.287   */0.794         */0.713         my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.288   */0.794         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.288   */0.794         */0.712         my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.288   */0.794         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.288   */0.796         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.288   */0.796         */0.712         my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.292   */0.796         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.289   */0.798         */0.711         my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.289   */0.799         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.289   */0.800         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.291   */0.800         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[25]/D    1
CLK(R)->CLK(R)	15.282   */0.801         */0.718         my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.290   */0.801         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[27]/D    1
CLK(R)->CLK(R)	15.292   */0.802         */0.708         my_fpu_double/i_fpu_sub/minuend_reg[17]/D    1
CLK(R)->CLK(R)	15.289   */0.803         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.289   */0.803         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.290   */0.804         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[29]/D    1
CLK(R)->CLK(R)	15.293   */0.804         */0.707         my_fpu_double/i_fpu_sub/minuend_reg[26]/D    1
CLK(R)->CLK(R)	15.290   */0.804         */0.710         my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.282   */0.805         */0.718         my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.293   */0.806         */0.707         my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.285   */0.806         */0.715         my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.290   */0.806         */0.710         my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.290   */0.806         */0.710         my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.196   */0.807         */0.804         my_fpu_double/i_fpu_sub/diff_1_reg[31]/D    1
CLK(R)->CLK(R)	15.290   */0.807         */0.710         my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.291   */0.808         */0.709         my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.293   */0.808         */0.707         my_fpu_double/i_fpu_sub/minuend_reg[32]/D    1
CLK(R)->CLK(R)	15.291   */0.809         */0.709         my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.290   */0.809         */0.710         my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.290   */0.810         */0.710         my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.286   */0.810         */0.714         my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.291   */0.810         */0.709         my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.291   */0.812         */0.709         my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.292   */0.813         */0.708         my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.291   */0.813         */0.709         my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.286   */0.814         */0.714         my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.286   */0.814         */0.714         my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.287   */0.815         */0.713         my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.294   */0.815         */0.706         my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.292   */0.815         */0.708         my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.292   */0.815         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.284   */0.816         */0.716         my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.292   */0.817         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.893   0.818/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.293   */0.818         */0.707         my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.292   */0.819         */0.708         my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.293   */0.821         */0.707         my_fpu_double/i_fpu_sub/minuend_reg[28]/D    1
CLK(R)->CLK(R)	15.292   */0.821         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.893   0.822/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.288   */0.823         */0.712         my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.894   0.823/*         0.106/*         my_fpu_double/i_fpu_exceptions/ex_enable_reg/D    1
CLK(R)->CLK(R)	15.893   0.824/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.284   */0.824         */0.716         my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.294   */0.824         */0.706         my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.893   0.824/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.893   0.825/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.893   0.825/*         0.107/*         my_fpu_double/i_fpu_exceptions/inexact_reg/D    1
CLK(R)->CLK(R)	15.285   */0.826         */0.715         my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.199   */0.826         */0.801         my_fpu_double/i_fpu_sub/diff_1_reg[23]/D    1
CLK(R)->CLK(R)	15.894   0.827/*         0.106/*         my_fpu_double/i_fpu_exceptions/overflow_reg/D    1
CLK(R)->CLK(R)	15.894   0.830/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.894   0.830/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.893   0.830/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.893   0.831/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.894   0.831/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.895   0.831/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.295   */0.832         */0.705         my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.894   0.834/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.895   0.834/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.895   0.834/*         0.105/*         my_fpu_double/i_fpu_exceptions/exception_reg/D    1
CLK(R)->CLK(R)	15.895   0.835/*         0.105/*         my_fpu_double/i_fpu_exceptions/underflow_reg/D    1
CLK(R)->CLK(R)	15.894   0.836/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.200   */0.837         */0.800         my_fpu_double/i_fpu_sub/diff_1_reg[4]/D    1
CLK(R)->CLK(R)	15.894   0.837/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.894   0.839/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.894   0.839/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.853   0.839/*         0.147/*         my_fpu_double/i_fpu_exceptions/invalid_reg/D    1
CLK(R)->CLK(R)	15.895   0.840/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.894   0.840/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.895   0.840/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.287   */0.840         */0.713         my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.894   0.841/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.894   0.842/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.830   0.843/*         0.170/*         my_fpu_double/i_fpu_exceptions/enable_trigger_reg/D    1
CLK(R)->CLK(R)	15.894   0.844/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.292   */0.845         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.894   0.846/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.895   0.847/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.894   0.848/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.278   */0.849         */0.722         my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.203   */0.850         */0.797         my_fpu_double/i_fpu_sub/diff_1_reg[25]/D    1
CLK(R)->CLK(R)	15.289   */0.851         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.895   0.852/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.895   0.853/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.895   0.853/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.895   0.854/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.290   */0.855         */0.710         my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.895   0.855/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.894   0.856/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.280   */0.856         */0.720         my_fpu_double/i_fpu_sub/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.294   */0.856         */0.706         my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.893   0.857/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.290   */0.858         */0.710         my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.280   */0.859         */0.720         my_fpu_double/i_fpu_sub/expa_et_expb_reg/D    1
CLK(R)->CLK(R)	15.894   0.859/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.895   0.860/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.204   */0.860         */0.796         my_fpu_double/i_fpu_sub/diff_1_reg[16]/D    1
CLK(R)->CLK(R)	15.291   */0.861         */0.709         my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.204   */0.861         */0.796         my_fpu_double/i_fpu_sub/diff_1_reg[28]/D    1
CLK(R)->CLK(R)	15.895   0.862/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.281   */0.863         */0.719         my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/D    1
CLK(R)->CLK(R)	15.895   0.863/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.894   0.864/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.894   0.864/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.894   0.864/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.895   0.864/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.894   0.864/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.893   0.864/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.894   0.865/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.895   0.865/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.894   0.865/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.893   0.865/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.293   */0.865         */0.707         my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.893   0.867/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.895   0.867/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.893   0.868/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.893   0.868/*         0.107/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.895   0.869/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.894   0.869/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.895   0.870/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.895   0.870/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.895   0.871/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.895   0.871/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.894   0.872/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.894   0.873/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.895   0.875/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.294   */0.875         */0.706         my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.285   */0.875         */0.715         my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.895   0.875/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.895   0.878/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.895   0.879/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.207   */0.880         */0.793         my_fpu_double/i_fpu_sub/diff_1_reg[29]/D    1
CLK(R)->CLK(R)	15.895   0.881/*         0.105/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.813   0.883/*         0.187/*         my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/D    1
CLK(R)->CLK(R)	15.287   */0.885         */0.713         my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.813   0.886/*         0.187/*         my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/D    1
CLK(R)->CLK(R)	15.285   */0.887         */0.715         my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.288   */0.892         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.282   */0.896         */0.718         my_fpu_double/i_fpu_sub/minuend_reg[34]/D    1
CLK(R)->CLK(R)	15.210   */0.900         */0.790         my_fpu_double/i_fpu_sub/diff_1_reg[24]/D    1
CLK(R)->CLK(R)	15.288   */0.901         */0.712         my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.288   */0.902         */0.712         my_fpu_double/i_fpu_sub/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.288   */0.904         */0.712         my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.283   */0.906         */0.717         my_fpu_double/i_fpu_sub/minuend_reg[53]/D    1
CLK(R)->CLK(R)	15.283   */0.907         */0.717         my_fpu_double/i_fpu_sub/minuend_reg[10]/D    1
CLK(R)->CLK(R)	15.284   */0.907         */0.716         my_fpu_double/i_fpu_sub/minuend_reg[35]/D    1
CLK(R)->CLK(R)	15.291   */0.907         */0.709         my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.289   */0.908         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.289   */0.908         */0.711         my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.284   */0.908         */0.716         my_fpu_double/i_fpu_sub/minuend_reg[50]/D    1
CLK(R)->CLK(R)	15.290   */0.912         */0.710         my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.237   */0.912         */0.763         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.290   */0.912         */0.710         my_fpu_double/i_fpu_sub/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.285   */0.914         */0.715         my_fpu_double/i_fpu_sub/minuend_reg[21]/D    1
CLK(R)->CLK(R)	15.213   */0.918         */0.787         my_fpu_double/i_fpu_sub/diff_1_reg[30]/D    1
CLK(R)->CLK(R)	15.291   */0.921         */0.709         my_fpu_double/i_fpu_sub/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.292   */0.922         */0.708         my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.292   */0.923         */0.708         my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.287   */0.924         */0.713         my_fpu_double/i_fpu_sub/minuend_reg[19]/D    1
CLK(R)->CLK(R)	15.293   */0.927         */0.707         my_fpu_double/i_fpu_sub/expa_gt_expb_reg/D    1
CLK(R)->CLK(R)	15.293   */0.927         */0.707         my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.287   */0.927         */0.713         my_fpu_double/i_fpu_sub/minuend_reg[52]/D    1
CLK(R)->CLK(R)	15.287   */0.929         */0.713         my_fpu_double/i_fpu_sub/minuend_reg[3]/D    1
CLK(R)->CLK(R)	15.287   */0.929         */0.713         my_fpu_double/i_fpu_sub/minuend_reg[7]/D    1
CLK(R)->CLK(R)	15.215   */0.930         */0.785         my_fpu_double/i_fpu_sub/diff_1_reg[26]/D    1
CLK(R)->CLK(R)	15.215   */0.934         */0.785         my_fpu_double/i_fpu_sub/diff_1_reg[27]/D    1
CLK(R)->CLK(R)	15.289   */0.934         */0.711         my_fpu_double/i_fpu_sub/minuend_reg[33]/D    1
CLK(R)->CLK(R)	15.289   */0.935         */0.711         my_fpu_double/i_fpu_sub/minuend_reg[23]/D    1
CLK(R)->CLK(R)	15.289   */0.938         */0.711         my_fpu_double/i_fpu_sub/minuend_reg[51]/D    1
CLK(R)->CLK(R)	15.289   */0.938         */0.711         my_fpu_double/i_fpu_sub/minuend_reg[6]/D    1
CLK(R)->CLK(R)	15.216   */0.940         */0.784         my_fpu_double/i_fpu_sub/diff_1_reg[21]/D    1
CLK(R)->CLK(R)	15.290   */0.941         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[24]/D    1
CLK(R)->CLK(R)	15.295   */0.941         */0.705         my_fpu_double/i_fpu_sub/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.290   */0.942         */0.710         my_fpu_double/i_fpu_sub/minuend_reg[8]/D    1
CLK(R)->CLK(R)	15.284   */0.943         */0.716         my_fpu_double/i_fpu_sub/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.236   */0.945         */0.764         my_fpu_double/i_fpu_sub/subtrahend_reg[12]/D    1
CLK(R)->CLK(R)	15.291   */0.947         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[5]/D    1
CLK(R)->CLK(R)	15.291   */0.947         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[9]/D    1
CLK(R)->CLK(R)	15.241   */0.948         */0.759         my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.291   */0.948         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[2]/D    1
CLK(R)->CLK(R)	15.291   */0.949         */0.709         my_fpu_double/i_fpu_sub/minuend_reg[22]/D    1
CLK(R)->CLK(R)	15.833   */0.950         */0.167         my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */0.952         */0.167         my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.284   */0.952         */0.716         my_fpu_double/i_fpu_sub/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.242   */0.953         */0.758         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */0.955         */0.167         my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.239   */0.955         */0.761         my_fpu_double/i_fpu_sub/subtrahend_reg[52]/D    1
CLK(R)->CLK(R)	15.293   */0.956         */0.707         my_fpu_double/i_fpu_sub/minuend_reg[11]/D    1
CLK(R)->CLK(R)	15.293   */0.959         */0.707         my_fpu_double/i_fpu_sub/minuend_reg[20]/D    1
CLK(R)->CLK(R)	15.244   */0.964         */0.756         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.285   */0.964         */0.715         my_fpu_double/i_fpu_sub/minuend_reg[54]/D    1
CLK(R)->CLK(R)	15.295   */0.971         */0.705         my_fpu_double/i_fpu_sub/minuend_reg[4]/D    1
CLK(R)->CLK(R)	15.246   */0.976         */0.754         my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.286   */0.979         */0.714         my_fpu_double/i_fpu_sub/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.285   */0.980         */0.715         my_fpu_double/i_fpu_sub/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.289   */0.982         */0.711         my_fpu_double/i_fpu_sub/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.246   */0.985         */0.754         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.247   */0.986         */0.753         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.247   */0.986         */0.753         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.287   */0.986         */0.713         my_fpu_double/i_fpu_sub/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.288   */0.987         */0.712         my_fpu_double/i_fpu_sub/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.287   */0.987         */0.713         my_fpu_double/i_fpu_sub/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.244   */0.988         */0.756         my_fpu_double/i_fpu_sub/subtrahend_reg[51]/D    1
CLK(R)->CLK(R)	15.291   */0.989         */0.709         my_fpu_double/i_fpu_sub/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.248   */0.990         */0.752         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.245   */0.991         */0.755         my_fpu_double/i_fpu_sub/subtrahend_reg[24]/D    1
CLK(R)->CLK(R)	15.248   */0.992         */0.752         my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.245   */0.993         */0.755         my_fpu_double/i_fpu_sub/subtrahend_reg[41]/D    1
CLK(R)->CLK(R)	15.249   */0.995         */0.751         my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.246   */0.996         */0.754         my_fpu_double/i_fpu_sub/subtrahend_reg[44]/D    1
CLK(R)->CLK(R)	15.243   */0.997         */0.757         my_fpu_double/i_fpu_sub/subtrahend_reg[13]/D    1
CLK(R)->CLK(R)	15.249   */0.999         */0.751         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.295   */0.999         */0.705         my_fpu_double/i_fpu_sub/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.290   */1.001         */0.710         my_fpu_double/i_fpu_sub/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.246   */1.001         */0.754         my_fpu_double/i_fpu_sub/subtrahend_reg[27]/D    1
CLK(R)->CLK(R)	15.247   */1.002         */0.753         my_fpu_double/i_fpu_sub/subtrahend_reg[42]/D    1
CLK(R)->CLK(R)	15.250   */1.003         */0.750         my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.250   */1.003         */0.750         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.206   */1.003         */0.794         my_fpu_double/i_fpu_sub/diff_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.249   */1.006         */0.751         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.250   */1.007         */0.750         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.247   */1.007         */0.753         my_fpu_double/i_fpu_sub/subtrahend_reg[31]/D    1
CLK(R)->CLK(R)	15.249   */1.008         */0.751         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.251   */1.008         */0.749         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.250   */1.009         */0.750         my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.245   */1.009         */0.755         my_fpu_double/i_fpu_sub/subtrahend_reg[9]/D    1
CLK(R)->CLK(R)	15.291   */1.010         */0.709         my_fpu_double/i_fpu_sub/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.249   */1.010         */0.751         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.248   */1.010         */0.752         my_fpu_double/i_fpu_sub/subtrahend_reg[30]/D    1
CLK(R)->CLK(R)	15.247   */1.011         */0.753         my_fpu_double/i_fpu_sub/subtrahend_reg[50]/D    1
CLK(R)->CLK(R)	15.248   */1.012         */0.752         my_fpu_double/i_fpu_sub/subtrahend_reg[38]/D    1
CLK(R)->CLK(R)	15.294   */1.012         */0.706         my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D    1
CLK(R)->CLK(R)	15.248   */1.014         */0.752         my_fpu_double/i_fpu_sub/subtrahend_reg[40]/D    1
CLK(R)->CLK(R)	15.250   */1.015         */0.750         my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.252   */1.016         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.252   */1.017         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.249   */1.018         */0.751         my_fpu_double/i_fpu_sub/subtrahend_reg[7]/D    1
CLK(R)->CLK(R)	15.293   */1.018         */0.707         my_fpu_double/i_fpu_sub/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.285   */1.019         */0.715         my_fpu_double/i_fpu_sub/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.252   */1.020         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.252   */1.020         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.290   */1.020         */0.710         my_fpu_double/i_fpu_sub/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.249   */1.020         */0.751         my_fpu_double/i_fpu_sub/subtrahend_reg[17]/D    1
CLK(R)->CLK(R)	15.294   */1.021         */0.706         my_fpu_double/i_fpu_sub/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.253   */1.022         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.252   */1.023         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.253   */1.024         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.294   */1.026         */0.706         my_fpu_double/i_fpu_sub/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.813   1.027/*         0.187/*         my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.253   */1.027         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.254   */1.028         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.253   */1.028         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.251   */1.029         */0.749         my_fpu_double/i_fpu_sub/subtrahend_reg[35]/D    1
CLK(R)->CLK(R)	15.254   */1.029         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.254   */1.030         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.251   */1.030         */0.749         my_fpu_double/i_fpu_sub/subtrahend_reg[45]/D    1
CLK(R)->CLK(R)	15.250   */1.031         */0.750         my_fpu_double/i_fpu_sub/subtrahend_reg[16]/D    1
CLK(R)->CLK(R)	15.253   */1.031         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.254   */1.032         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.288   */1.033         */0.712         my_fpu_double/i_fpu_sub/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.254   */1.035         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.251   */1.035         */0.749         my_fpu_double/i_fpu_sub/subtrahend_reg[25]/D    1
CLK(R)->CLK(R)	15.252   */1.036         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[5]/D    1
CLK(R)->CLK(R)	15.252   */1.037         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[37]/D    1
CLK(R)->CLK(R)	15.254   */1.037         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.255   */1.037         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.251   */1.038         */0.749         my_fpu_double/i_fpu_sub/subtrahend_reg[19]/D    1
CLK(R)->CLK(R)	15.252   */1.038         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[49]/D    1
CLK(R)->CLK(R)	15.252   */1.039         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[36]/D    1
CLK(R)->CLK(R)	15.255   */1.039         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.249   */1.040         */0.751         my_fpu_double/i_fpu_sub/subtrahend_reg[8]/D    1
CLK(R)->CLK(R)	15.255   */1.040         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.255   */1.041         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.255   */1.041         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.254   */1.041         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.252   */1.041         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[34]/D    1
CLK(R)->CLK(R)	15.252   */1.042         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[47]/D    1
CLK(R)->CLK(R)	15.294   */1.042         */0.706         my_fpu_double/i_fpu_sub/a_gtet_b_reg/D    1
CLK(R)->CLK(R)	15.294   */1.042         */0.706         my_fpu_double/i_fpu_sub/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.290   */1.044         */0.710         my_fpu_double/i_fpu_sub/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.252   */1.044         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[26]/D    1
CLK(R)->CLK(R)	15.252   */1.044         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[21]/D    1
CLK(R)->CLK(R)	15.250   */1.045         */0.750         my_fpu_double/i_fpu_sub/subtrahend_reg[14]/D    1
CLK(R)->CLK(R)	15.250   */1.046         */0.750         my_fpu_double/i_fpu_sub/subtrahend_reg[11]/D    1
CLK(R)->CLK(R)	15.256   */1.046         */0.744         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.256   */1.046         */0.744         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.256   */1.048         */0.744         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.291   */1.048         */0.709         my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.256   */1.048         */0.744         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.253   */1.049         */0.747         my_fpu_double/i_fpu_sub/subtrahend_reg[32]/D    1
CLK(R)->CLK(R)	15.253   */1.049         */0.747         my_fpu_double/i_fpu_sub/subtrahend_reg[20]/D    1
CLK(R)->CLK(R)	15.256   */1.050         */0.744         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.291   */1.050         */0.709         my_fpu_double/i_fpu_sub/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.257   */1.050         */0.743         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.253   */1.051         */0.747         my_fpu_double/i_fpu_sub/subtrahend_reg[15]/D    1
CLK(R)->CLK(R)	15.254   */1.052         */0.746         my_fpu_double/i_fpu_sub/subtrahend_reg[4]/D    1
CLK(R)->CLK(R)	15.254   */1.053         */0.746         my_fpu_double/i_fpu_sub/subtrahend_reg[39]/D    1
CLK(R)->CLK(R)	15.254   */1.054         */0.746         my_fpu_double/i_fpu_sub/subtrahend_reg[22]/D    1
CLK(R)->CLK(R)	15.793   1.054/*         0.207/*         my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/D    1
CLK(R)->CLK(R)	15.255   */1.055         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.292   */1.056         */0.708         my_fpu_double/i_fpu_sub/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.292   */1.056         */0.708         my_fpu_double/i_fpu_sub/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.292   */1.056         */0.708         my_fpu_double/i_fpu_sub/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.257   */1.058         */0.743         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.255   */1.058         */0.745         my_fpu_double/i_fpu_sub/subtrahend_reg[6]/D    1
CLK(R)->CLK(R)	15.252   */1.058         */0.748         my_fpu_double/i_fpu_sub/subtrahend_reg[54]/D    1
CLK(R)->CLK(R)	15.255   */1.058         */0.745         my_fpu_double/i_fpu_sub/subtrahend_reg[3]/D    1
CLK(R)->CLK(R)	15.258   */1.061         */0.742         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.257   */1.061         */0.743         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.255   */1.062         */0.745         my_fpu_double/i_fpu_sub/small_is_nonzero_reg/D    1
CLK(R)->CLK(R)	15.255   */1.062         */0.745         my_fpu_double/i_fpu_sub/subtrahend_reg[23]/D    1
CLK(R)->CLK(R)	15.258   */1.062         */0.742         my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.257   */1.064         */0.743         my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.256   */1.064         */0.744         my_fpu_double/i_fpu_sub/subtrahend_reg[2]/D    1
CLK(R)->CLK(R)	15.255   */1.064         */0.745         my_fpu_double/i_fpu_sub/subtrahend_reg[33]/D    1
CLK(R)->CLK(R)	15.258   */1.064         */0.742         my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.294   */1.065         */0.706         my_fpu_double/i_fpu_sub/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.294   */1.066         */0.706         my_fpu_double/i_fpu_sub/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.294   */1.066         */0.706         my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.256   */1.067         */0.744         my_fpu_double/i_fpu_sub/subtrahend_reg[28]/D    1
CLK(R)->CLK(R)	15.253   */1.068         */0.747         my_fpu_double/i_fpu_sub/subtrahend_reg[10]/D    1
CLK(R)->CLK(R)	15.259   */1.069         */0.741         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.259   */1.075         */0.741         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.294   */1.076         */0.706         my_fpu_double/i_fpu_sub/diff_2_reg[54]/D    1
CLK(R)->CLK(R)	15.257   */1.076         */0.743         my_fpu_double/i_fpu_sub/subtrahend_reg[29]/D    1
CLK(R)->CLK(R)	15.258   */1.081         */0.742         my_fpu_double/i_fpu_sub/subtrahend_reg[46]/D    1
CLK(R)->CLK(R)	15.257   */1.081         */0.743         my_fpu_double/i_fpu_sub/subtrahend_reg[18]/D    1
CLK(R)->CLK(R)	15.261   */1.082         */0.739         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.258   */1.082         */0.742         my_fpu_double/i_fpu_sub/subtrahend_reg[48]/D    1
CLK(R)->CLK(R)	15.259   */1.086         */0.741         my_fpu_double/i_fpu_sub/subtrahend_reg[43]/D    1
CLK(R)->CLK(R)	15.257   */1.091         */0.743         my_fpu_double/i_fpu_sub/subtrahend_reg[53]/D    1
CLK(R)->CLK(R)	15.278   */1.093         */0.722         my_fpu_double/i_fpu_sub/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.292   */1.108         */0.708         my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/D    1
CLK(R)->CLK(R)	15.189   */1.114         */0.811         my_fpu_double/i_fpu_sub/diff_1_reg[51]/D    1
CLK(R)->CLK(R)	15.288   */1.145         */0.712         my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.292   */1.148         */0.708         my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.290   */1.151         */0.710         my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.289   */1.153         */0.711         my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.195   */1.155         */0.805         my_fpu_double/i_fpu_sub/diff_1_reg[36]/D    1
CLK(R)->CLK(R)	15.290   */1.156         */0.710         my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.290   */1.157         */0.710         my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.293   */1.173         */0.707         my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.294   */1.178         */0.706         my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.296   */1.185         */0.704         my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.251   */1.187         */0.749         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.252   */1.192         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.252   */1.192         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.294   */1.194         */0.706         my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.252   */1.197         */0.748         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.254   */1.206         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.254   */1.206         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.247   */1.210         */0.753         my_fpu_double/i_fpu_sub/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.254   */1.212         */0.746         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.255   */1.217         */0.745         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.259   */1.241         */0.741         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.259   */1.241         */0.741         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.259   */1.245         */0.741         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.894   1.246/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.894   1.248/*         0.106/*         my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.207   */1.249         */0.793         my_fpu_double/i_fpu_sub/diff_1_reg[35]/D    1
CLK(R)->CLK(R)	15.210   */1.273         */0.790         my_fpu_double/i_fpu_sub/diff_1_reg[34]/D    1
CLK(R)->CLK(R)	15.281   */1.294         */0.719         my_fpu_double/i_fpu_sub/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.835   1.298/*         0.165/*         my_fpu_double/i_fpu_exceptions/div_by_0_reg/D    1
CLK(R)->CLK(R)	15.834   1.299/*         0.166/*         my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/D    1
CLK(R)->CLK(R)	15.836   1.300/*         0.164/*         my_fpu_double/i_fpu_exceptions/div_by_inf_reg/D    1
CLK(R)->CLK(R)	15.836   1.301/*         0.164/*         my_fpu_double/i_fpu_exceptions/div_uf_reg/D    1
CLK(R)->CLK(R)	15.837   1.302/*         0.163/*         my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/D    1
CLK(R)->CLK(R)	15.213   */1.306         */0.787         my_fpu_double/i_fpu_sub/diff_1_reg[52]/D    1
CLK(R)->CLK(R)	15.835   1.308/*         0.165/*         my_fpu_double/i_fpu_exceptions/div_inf_reg/D    1
CLK(R)->CLK(R)	15.276   */1.309         */0.724         my_fpu_double/i_fpu_sub/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.286   */1.328         */0.714         my_fpu_double/i_fpu_sub/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.287   */1.330         */0.713         my_fpu_double/i_fpu_sub/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.218   */1.334         */0.782         my_fpu_double/i_fpu_sub/diff_1_reg[32]/D    1
CLK(R)->CLK(R)	15.284   */1.334         */0.716         my_fpu_double/i_fpu_sub/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.219   */1.339         */0.781         my_fpu_double/i_fpu_sub/diff_1_reg[33]/D    1
CLK(R)->CLK(R)	15.292   */1.358         */0.708         my_fpu_double/i_fpu_sub/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.294   */1.377         */0.706         my_fpu_double/i_fpu_sub/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.294   */1.382         */0.706         my_fpu_double/i_fpu_sub/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.291   */1.384         */0.709         my_fpu_double/i_fpu_sub/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.253   */1.390         */0.747         my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.287   */1.391         */0.713         my_fpu_double/i_fpu_sub/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.290   */1.415         */0.710         my_fpu_double/i_fpu_sub/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.814   1.432/*         0.186/*         my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/D    1
CLK(R)->CLK(R)	15.835   1.436/*         0.165/*         my_fpu_double/i_fpu_exceptions/mul_uf_reg/D    1
CLK(R)->CLK(R)	15.834   1.438/*         0.166/*         my_fpu_double/i_fpu_exceptions/divide_reg/D    1
CLK(R)->CLK(R)	15.834   1.443/*         0.166/*         my_fpu_double/i_fpu_exceptions/subtract_reg/D    1
CLK(R)->CLK(R)	15.293   */1.447         */0.707         my_fpu_double/i_fpu_sub/diffshift_et_55_reg/D    1
CLK(R)->CLK(R)	15.836   1.449/*         0.164/*         my_fpu_double/i_fpu_exceptions/multiply_reg/D    1
CLK(R)->CLK(R)	15.836   1.451/*         0.164/*         my_fpu_double/i_fpu_exceptions/add_reg/D    1
CLK(R)->CLK(R)	15.291   */1.472         */0.709         my_fpu_double/i_fpu_sub/diff_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.834   1.479/*         0.166/*         my_fpu_double/i_fpu_exceptions/mul_inf_reg/D    1
CLK(R)->CLK(R)	15.258   */1.576         */0.742         my_fpu_double/i_fpu_sub/sign_reg/D    1
CLK(R)->CLK(R)	15.807   */1.624         */0.193         my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.807   */1.625         */0.193         my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.800   */1.631         */0.200         my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.800   */1.631         */0.200         my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.801   */1.635         */0.199         my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.832   */1.641         */0.168         my_fpu_double/i_fpu_sub/diff_reg[54]/D    1
CLK(R)->CLK(R)	15.802   */1.667         */0.198         my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.813   1.673/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_0_reg[63]/D    1
CLK(R)->CLK(R)	15.813   1.679/*         0.187/*         my_fpu_double/i_fpu_exceptions/addsub_inf_reg/D    1
CLK(R)->CLK(R)	15.813   1.679/*         0.187/*         my_fpu_double/i_fpu_exceptions/a_NaN_reg/D    1
CLK(R)->CLK(R)	15.814   1.688/*         0.186/*         my_fpu_double/i_fpu_exceptions/SNaN_input_reg/D    1
CLK(R)->CLK(R)	15.814   1.693/*         0.186/*         my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.814   1.693/*         0.186/*         my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D    1
CLK(R)->CLK(R)	15.814   1.694/*         0.186/*         my_fpu_double/i_fpu_exceptions/NaN_input_reg/D    1
CLK(R)->CLK(R)	15.813   1.699/*         0.187/*         my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/D    1
CLK(R)->CLK(R)	15.813   1.701/*         0.187/*         my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/D    1
CLK(R)->CLK(R)	15.814   1.705/*         0.186/*         my_fpu_double/i_fpu_exceptions/except_trigger_reg/D    1
CLK(R)->CLK(R)	15.892   1.730/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[53]/D    1
CLK(R)->CLK(R)	15.834   1.775/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/D    1
CLK(R)->CLK(R)	15.835   1.778/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/D    1
CLK(R)->CLK(R)	15.834   1.778/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/D    1
CLK(R)->CLK(R)	15.834   1.778/*         0.166/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/D    1
CLK(R)->CLK(R)	15.835   1.782/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/D    1
CLK(R)->CLK(R)	15.835   1.783/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/D    1
CLK(R)->CLK(R)	15.836   1.783/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/D    1
CLK(R)->CLK(R)	15.834   1.784/*         0.166/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/D    1
CLK(R)->CLK(R)	15.836   1.784/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/D    1
CLK(R)->CLK(R)	15.835   1.785/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/D    1
CLK(R)->CLK(R)	15.834   1.785/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/D    1
CLK(R)->CLK(R)	15.835   1.786/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/D    1
CLK(R)->CLK(R)	15.835   1.786/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/D    1
CLK(R)->CLK(R)	15.835   1.786/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/D    1
CLK(R)->CLK(R)	15.835   1.786/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/D    1
CLK(R)->CLK(R)	15.836   1.787/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/D    1
CLK(R)->CLK(R)	15.835   1.787/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/D    1
CLK(R)->CLK(R)	15.835   1.787/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/D    1
CLK(R)->CLK(R)	15.836   1.787/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/D    1
CLK(R)->CLK(R)	15.835   1.788/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/D    1
CLK(R)->CLK(R)	15.835   1.788/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/D    1
CLK(R)->CLK(R)	15.835   1.789/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/D    1
CLK(R)->CLK(R)	15.837   1.789/*         0.163/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/D    1
CLK(R)->CLK(R)	15.835   1.790/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/D    1
CLK(R)->CLK(R)	15.835   1.790/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/D    1
CLK(R)->CLK(R)	15.834   1.790/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/D    1
CLK(R)->CLK(R)	15.836   1.791/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/D    1
CLK(R)->CLK(R)	15.836   1.791/*         0.164/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/D    1
CLK(R)->CLK(R)	15.835   1.792/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/D    1
CLK(R)->CLK(R)	15.836   1.793/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/D    1
CLK(R)->CLK(R)	15.834   1.793/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/D    1
CLK(R)->CLK(R)	15.836   1.794/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/D    1
CLK(R)->CLK(R)	15.836   1.794/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/D    1
CLK(R)->CLK(R)	15.835   1.794/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/D    1
CLK(R)->CLK(R)	15.837   1.794/*         0.163/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/D    1
CLK(R)->CLK(R)	15.836   1.795/*         0.164/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/D    1
CLK(R)->CLK(R)	15.836   1.795/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/D    1
CLK(R)->CLK(R)	15.834   1.796/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/D    1
CLK(R)->CLK(R)	15.835   1.798/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/D    1
CLK(R)->CLK(R)	15.836   1.800/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/D    1
CLK(R)->CLK(R)	15.836   1.802/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/D    1
CLK(R)->CLK(R)	15.835   1.804/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/D    1
CLK(R)->CLK(R)	15.835   1.804/*         0.165/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/D    1
CLK(R)->CLK(R)	15.835   1.805/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/D    1
CLK(R)->CLK(R)	15.835   1.809/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/D    1
CLK(R)->CLK(R)	15.834   1.809/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/D    1
CLK(R)->CLK(R)	15.835   1.809/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/D    1
CLK(R)->CLK(R)	15.834   1.810/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/D    1
CLK(R)->CLK(R)	15.836   1.811/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/D    1
CLK(R)->CLK(R)	15.836   1.811/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/D    1
CLK(R)->CLK(R)	15.835   1.815/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/D    1
CLK(R)->CLK(R)	15.834   1.823/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/D    1
CLK(R)->CLK(R)	15.836   1.825/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/D    1
CLK(R)->CLK(R)	15.834   1.826/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/D    1
CLK(R)->CLK(R)	15.834   1.827/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/D    1
CLK(R)->CLK(R)	15.834   1.827/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/D    1
CLK(R)->CLK(R)	15.834   1.828/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/D    1
CLK(R)->CLK(R)	15.835   1.829/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/D    1
CLK(R)->CLK(R)	15.836   1.829/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/D    1
CLK(R)->CLK(R)	15.834   1.829/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/D    1
CLK(R)->CLK(R)	15.835   1.832/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/D    1
CLK(R)->CLK(R)	15.835   1.833/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/D    1
CLK(R)->CLK(R)	15.834   1.833/*         0.166/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/D    1
CLK(R)->CLK(R)	15.835   1.833/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/D    1
CLK(R)->CLK(R)	15.835   1.833/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/D    1
CLK(R)->CLK(R)	15.835   1.834/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/D    1
CLK(R)->CLK(R)	15.835   1.835/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/D    1
CLK(R)->CLK(R)	15.836   1.836/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/D    1
CLK(R)->CLK(R)	15.836   1.836/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/D    1
CLK(R)->CLK(R)	15.836   1.837/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/D    1
CLK(R)->CLK(R)	15.836   1.838/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/D    1
CLK(R)->CLK(R)	15.835   1.838/*         0.165/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/D    1
CLK(R)->CLK(R)	15.836   1.839/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/D    1
CLK(R)->CLK(R)	15.836   1.842/*         0.164/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/D    1
CLK(R)->CLK(R)	15.892   2.005/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[52]/D    1
CLK(R)->CLK(R)	15.802   */2.134         */0.198         my_fpu_double/i_fpu_sub/diff_1_reg[49]/D    1
CLK(R)->CLK(R)	15.808   */2.140         */0.192         my_fpu_double/i_fpu_sub/diff_1_reg[50]/D    1
CLK(R)->CLK(R)	15.808   */2.145         */0.192         my_fpu_double/i_fpu_sub/diff_1_reg[46]/D    1
CLK(R)->CLK(R)	15.810   */2.153         */0.190         my_fpu_double/i_fpu_sub/diff_1_reg[40]/D    1
CLK(R)->CLK(R)	15.812   */2.163         */0.188         my_fpu_double/i_fpu_sub/diff_1_reg[43]/D    1
CLK(R)->CLK(R)	15.815   */2.173         */0.185         my_fpu_double/i_fpu_sub/diff_1_reg[42]/D    1
CLK(R)->CLK(R)	15.813   */2.178         */0.187         my_fpu_double/i_fpu_sub/diff_1_reg[47]/D    1
CLK(R)->CLK(R)	15.812   */2.179         */0.188         my_fpu_double/i_fpu_sub/diff_1_reg[44]/D    1
CLK(R)->CLK(R)	15.812   */2.179         */0.188         my_fpu_double/i_fpu_sub/diff_1_reg[45]/D    1
CLK(R)->CLK(R)	15.812   */2.183         */0.188         my_fpu_double/i_fpu_sub/diff_1_reg[41]/D    1
CLK(R)->CLK(R)	15.815   */2.188         */0.185         my_fpu_double/i_fpu_sub/diff_1_reg[48]/D    1
CLK(R)->CLK(R)	15.891   2.276/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */2.502         */0.169         my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.832   */2.507         */0.168         my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.831   */2.507         */0.169         my_fpu_double/i_fpu_sub/diff_1_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */2.510         */0.168         my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */2.520         */0.167         my_fpu_double/i_fpu_sub/diff_1_reg[38]/D    1
CLK(R)->CLK(R)	15.892   2.560/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[50]/D    1
CLK(R)->CLK(R)	15.812   */2.795         */0.188         my_fpu_double/i_fpu_sub/diff_1_reg[54]/D    1
CLK(R)->CLK(R)	15.890   2.828/*         0.110/*         my_fpu_double/i_fpu_sub/diff_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */2.866         */0.169         my_fpu_double/i_fpu_sub/diff_1_reg[15]/D    1
CLK(R)->CLK(R)	15.831   */2.871         */0.169         my_fpu_double/i_fpu_sub/diff_1_reg[12]/D    1
CLK(R)->CLK(R)	15.832   */2.872         */0.168         my_fpu_double/i_fpu_sub/diff_1_reg[14]/D    1
CLK(R)->CLK(R)	15.832   */2.874         */0.168         my_fpu_double/i_fpu_sub/diff_1_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */2.913         */0.168         my_fpu_double/i_fpu_sub/diff_1_reg[22]/D    1
CLK(R)->CLK(R)	15.829   */2.929         */0.171         my_fpu_double/i_fpu_sub/diff_1_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */3.020         */0.169         my_fpu_double/i_fpu_sub/diff_1_reg[17]/D    1
CLK(R)->CLK(R)	15.832   */3.031         */0.168         my_fpu_double/i_fpu_sub/diff_1_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */3.031         */0.168         my_fpu_double/i_fpu_sub/diff_1_reg[18]/D    1
CLK(R)->CLK(R)	15.892   3.119/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[48]/D    1
CLK(R)->CLK(R)	15.830   */3.232         */0.170         my_fpu_double/i_fpu_sub/diff_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.892   3.390/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[47]/D    1
CLK(R)->CLK(R)	15.832   */3.692         */0.168         my_fpu_double/i_fpu_sub/diff_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */3.853         */0.168         my_fpu_double/i_fpu_sub/diff_reg[45]/D    1
CLK(R)->CLK(R)	15.890   3.985/*         0.110/*         my_fpu_double/i_fpu_sub/diff_reg[44]/D    1
CLK(R)->CLK(R)	15.891   4.264/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[43]/D    1
CLK(R)->CLK(R)	15.891   4.544/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[42]/D    1
CLK(R)->CLK(R)	15.891   4.822/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[41]/D    1
CLK(R)->CLK(R)	15.891   5.103/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[40]/D    1
CLK(R)->CLK(R)	15.890   5.374/*         0.110/*         my_fpu_double/i_fpu_sub/diff_reg[39]/D    1
CLK(R)->CLK(R)	15.892   5.666/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[38]/D    1
CLK(R)->CLK(R)	15.891   5.944/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[37]/D    1
CLK(R)->CLK(R)	15.892   6.221/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[36]/D    1
CLK(R)->CLK(R)	15.821   */6.431         */0.179         my_fpu_double/opa_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.821   */6.452         */0.179         my_fpu_double/opa_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.821   */6.456         */0.179         my_fpu_double/opa_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.822   */6.457         */0.178         my_fpu_double/opb_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.822   */6.459         */0.178         my_fpu_double/opa_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.822   */6.460         */0.178         my_fpu_double/opb_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.822   */6.462         */0.178         my_fpu_double/opb_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.823   */6.464         */0.177         my_fpu_double/opa_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.822   */6.464         */0.178         my_fpu_double/opa_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.822   */6.464         */0.178         my_fpu_double/opa_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.822   */6.465         */0.178         my_fpu_double/opb_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.822   */6.465         */0.178         my_fpu_double/opa_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.823   */6.465         */0.177         my_fpu_double/opa_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.822   */6.466         */0.178         my_fpu_double/opb_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.822   */6.467         */0.178         my_fpu_double/opb_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.822   */6.468         */0.178         my_fpu_double/opa_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.823   */6.469         */0.177         my_fpu_double/opb_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.822   */6.469         */0.178         my_fpu_double/opa_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.823   */6.469         */0.177         my_fpu_double/opb_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.822   */6.469         */0.178         my_fpu_double/opb_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.823   */6.470         */0.177         my_fpu_double/opa_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.822   */6.470         */0.178         my_fpu_double/opa_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.822   */6.470         */0.178         my_fpu_double/opb_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.823   */6.471         */0.177         my_fpu_double/opa_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.823   */6.471         */0.177         my_fpu_double/opa_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.823   */6.471         */0.177         my_fpu_double/opb_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.822   */6.471         */0.178         my_fpu_double/opb_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.822   */6.471         */0.178         my_fpu_double/opb_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.822   */6.472         */0.178         my_fpu_double/opa_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.823   */6.472         */0.177         my_fpu_double/opa_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.822   */6.472         */0.178         my_fpu_double/opb_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.823   */6.472         */0.177         my_fpu_double/opa_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.823   */6.472         */0.177         my_fpu_double/opa_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.822   */6.472         */0.178         my_fpu_double/opb_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.822   */6.473         */0.178         my_fpu_double/opa_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.823   */6.473         */0.177         my_fpu_double/opa_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.822   */6.473         */0.178         my_fpu_double/opa_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.822   */6.473         */0.178         my_fpu_double/opa_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.822   */6.473         */0.178         my_fpu_double/opa_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.822   */6.473         */0.178         my_fpu_double/opb_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.823   */6.474         */0.177         my_fpu_double/opb_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.823   */6.474         */0.177         my_fpu_double/opa_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.822   */6.474         */0.178         my_fpu_double/opb_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.823   */6.474         */0.177         my_fpu_double/opa_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.823   */6.475         */0.177         my_fpu_double/opa_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.823   */6.475         */0.177         my_fpu_double/opb_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.823   */6.476         */0.177         my_fpu_double/opa_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.823   */6.476         */0.177         my_fpu_double/opa_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.823   */6.476         */0.177         my_fpu_double/opb_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.822   */6.476         */0.178         my_fpu_double/opb_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.823   */6.477         */0.177         my_fpu_double/opa_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.822   */6.477         */0.178         my_fpu_double/opb_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.823   */6.477         */0.177         my_fpu_double/opb_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.823   */6.477         */0.177         my_fpu_double/opb_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.823   */6.477         */0.177         my_fpu_double/opa_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.823   */6.477         */0.177         my_fpu_double/opb_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opa_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.822   */6.478         */0.178         my_fpu_double/opb_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.822   */6.478         */0.178         my_fpu_double/opa_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opb_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opb_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opa_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opb_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opb_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.823   */6.478         */0.177         my_fpu_double/opb_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.822   */6.479         */0.178         my_fpu_double/opa_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.822   */6.479         */0.178         my_fpu_double/opa_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.823   */6.479         */0.177         my_fpu_double/opa_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.823   */6.479         */0.177         my_fpu_double/opa_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.823   */6.480         */0.177         my_fpu_double/opb_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.823   */6.482         */0.177         my_fpu_double/opa_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.822   */6.482         */0.178         my_fpu_double/opa_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.822   */6.482         */0.178         my_fpu_double/opb_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.823   */6.482         */0.177         my_fpu_double/opb_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.822   */6.482         */0.178         my_fpu_double/opb_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.822   */6.483         */0.178         my_fpu_double/opa_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.823   */6.483         */0.177         my_fpu_double/opb_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.823   */6.484         */0.177         my_fpu_double/opb_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.823   */6.485         */0.177         my_fpu_double/opb_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.823   */6.487         */0.177         my_fpu_double/opb_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.823   */6.487         */0.177         my_fpu_double/opb_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.822   */6.487         */0.178         my_fpu_double/opb_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.822   */6.489         */0.178         my_fpu_double/opb_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.822   */6.490         */0.178         my_fpu_double/opa_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.823   */6.490         */0.177         my_fpu_double/opa_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.823   */6.491         */0.177         my_fpu_double/opb_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.823   */6.492         */0.177         my_fpu_double/opb_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.822   */6.493         */0.178         my_fpu_double/opa_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.822   */6.493         */0.178         my_fpu_double/opb_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.823   */6.495         */0.177         my_fpu_double/opa_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.823   */6.495         */0.177         my_fpu_double/opa_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.822   */6.497         */0.178         my_fpu_double/opa_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.823   */6.497         */0.177         my_fpu_double/opb_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.823   */6.499         */0.177         my_fpu_double/opa_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.823   */6.499         */0.177         my_fpu_double/opb_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.823   */6.501         */0.177         my_fpu_double/opa_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.822   */6.501         */0.178         my_fpu_double/opb_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.823   */6.503         */0.177         my_fpu_double/opa_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.823   */6.505         */0.177         my_fpu_double/opb_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.823   */6.505         */0.177         my_fpu_double/opb_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.823   */6.506         */0.177         my_fpu_double/opb_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.823   */6.510         */0.177         my_fpu_double/opb_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.822   */6.510         */0.178         my_fpu_double/opa_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.823   */6.515         */0.177         my_fpu_double/opa_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.823   */6.517         */0.177         my_fpu_double/opa_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.822   */6.517         */0.178         my_fpu_double/opa_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.832   */6.518         */0.168         my_fpu_double/i_fpu_sub/diff_reg[35]/D    1
CLK(R)->CLK(R)	15.823   */6.523         */0.177         my_fpu_double/opa_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.822   */6.524         */0.178         my_fpu_double/opa_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.822   */6.525         */0.178         my_fpu_double/opb_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.822   */6.525         */0.178         my_fpu_double/opa_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.822   */6.525         */0.178         my_fpu_double/opa_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.823   */6.526         */0.177         my_fpu_double/opb_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.823   */6.527         */0.177         my_fpu_double/opa_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.823   */6.527         */0.177         my_fpu_double/opb_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.823   */6.527         */0.177         my_fpu_double/opa_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.823   */6.527         */0.177         my_fpu_double/opa_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.822   */6.527         */0.178         my_fpu_double/opb_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.823   */6.528         */0.177         my_fpu_double/opa_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.823   */6.532         */0.177         my_fpu_double/opb_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.823   */6.532         */0.177         my_fpu_double/opb_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.823   */6.534         */0.177         my_fpu_double/opb_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.822   */6.535         */0.178         my_fpu_double/opa_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.823   */6.536         */0.177         my_fpu_double/opb_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.823   */6.538         */0.177         my_fpu_double/opb_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.823   */6.545         */0.177         my_fpu_double/opb_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.823   */6.548         */0.177         my_fpu_double/rmode_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.822   */6.550         */0.178         my_fpu_double/rmode_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.823   */6.552         */0.177         my_fpu_double/opb_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.826   */6.606         */0.174         my_fpu_double/fpu_op_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.826   */6.619         */0.174         my_fpu_double/fpu_op_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.826   */6.621         */0.174         my_fpu_double/opa_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.827   */6.622         */0.173         my_fpu_double/fpu_op_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.827   */6.622         */0.173         my_fpu_double/opb_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.827   */6.625         */0.173         my_fpu_double/op_enable_reg/D    1
CLK(R)->CLK(R)	15.832   */6.667         */0.168         my_fpu_double/i_fpu_sub/diff_reg[34]/D    1
CLK(R)->CLK(R)	15.892   6.821/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[33]/D    1
CLK(R)->CLK(R)	15.891   7.092/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[32]/D    1
CLK(R)->CLK(R)	15.890   7.365/*         0.110/*         my_fpu_double/i_fpu_sub/diff_reg[31]/D    1
CLK(R)->CLK(R)	15.828   */7.510         */0.172         opb_reg[42]/D    1
CLK(R)->CLK(R)	15.828   */7.512         */0.172         opb_reg[40]/D    1
CLK(R)->CLK(R)	15.828   */7.512         */0.172         opb_reg[41]/D    1
CLK(R)->CLK(R)	15.828   */7.512         */0.172         opb_reg[38]/D    1
CLK(R)->CLK(R)	15.828   */7.512         */0.172         opb_reg[39]/D    1
CLK(R)->CLK(R)	15.828   */7.513         */0.172         opb_reg[46]/D    1
CLK(R)->CLK(R)	15.828   */7.513         */0.172         opb_reg[47]/D    1
CLK(R)->CLK(R)	15.828   */7.514         */0.172         opb_reg[48]/D    1
CLK(R)->CLK(R)	15.828   */7.514         */0.172         opb_reg[35]/D    1
CLK(R)->CLK(R)	15.828   */7.514         */0.172         opb_reg[45]/D    1
CLK(R)->CLK(R)	15.828   */7.515         */0.172         opb_reg[50]/D    1
CLK(R)->CLK(R)	15.828   */7.515         */0.172         opb_reg[44]/D    1
CLK(R)->CLK(R)	15.828   */7.515         */0.172         opb_reg[43]/D    1
CLK(R)->CLK(R)	15.828   */7.515         */0.172         opb_reg[49]/D    1
CLK(R)->CLK(R)	15.828   */7.516         */0.172         opb_reg[33]/D    1
CLK(R)->CLK(R)	15.828   */7.516         */0.172         opb_reg[51]/D    1
CLK(R)->CLK(R)	15.828   */7.520         */0.172         opb_reg[34]/D    1
CLK(R)->CLK(R)	15.828   */7.521         */0.172         opb_reg[32]/D    1
CLK(R)->CLK(R)	15.828   */7.521         */0.172         opb_reg[37]/D    1
CLK(R)->CLK(R)	15.828   */7.523         */0.172         opb_reg[36]/D    1
CLK(R)->CLK(R)	15.828   */7.524         */0.172         opb_reg[53]/D    1
CLK(R)->CLK(R)	15.828   */7.524         */0.172         opb_reg[54]/D    1
CLK(R)->CLK(R)	15.828   */7.525         */0.172         opb_reg[60]/D    1
CLK(R)->CLK(R)	15.828   */7.525         */0.172         opb_reg[58]/D    1
CLK(R)->CLK(R)	15.828   */7.525         */0.172         opb_reg[52]/D    1
CLK(R)->CLK(R)	15.828   */7.525         */0.172         opb_reg[57]/D    1
CLK(R)->CLK(R)	15.828   */7.526         */0.172         opb_reg[56]/D    1
CLK(R)->CLK(R)	15.828   */7.526         */0.172         opb_reg[61]/D    1
CLK(R)->CLK(R)	15.828   */7.527         */0.172         opb_reg[62]/D    1
CLK(R)->CLK(R)	15.828   */7.527         */0.172         opb_reg[55]/D    1
CLK(R)->CLK(R)	15.828   */7.527         */0.172         opb_reg[59]/D    1
CLK(R)->CLK(R)	15.828   */7.529         */0.172         opb_reg[63]/D    1
CLK(R)->CLK(R)	15.828   */7.560         */0.172         opb_reg[15]/D    1
CLK(R)->CLK(R)	15.828   */7.562         */0.172         opb_reg[12]/D    1
CLK(R)->CLK(R)	15.828   */7.562         */0.172         opb_reg[6]/D    1
CLK(R)->CLK(R)	15.828   */7.562         */0.172         opb_reg[3]/D    1
CLK(R)->CLK(R)	15.828   */7.562         */0.172         opb_reg[11]/D    1
CLK(R)->CLK(R)	15.828   */7.563         */0.172         opb_reg[10]/D    1
CLK(R)->CLK(R)	15.828   */7.563         */0.172         opb_reg[14]/D    1
CLK(R)->CLK(R)	15.828   */7.563         */0.172         opb_reg[13]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opa_reg[10]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opb_reg[18]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opb_reg[7]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opb_reg[8]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opb_reg[16]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opb_reg[9]/D    1
CLK(R)->CLK(R)	15.828   */7.564         */0.172         opa_reg[13]/D    1
CLK(R)->CLK(R)	15.828   */7.565         */0.172         opb_reg[19]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[12]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[9]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opb_reg[17]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[15]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[6]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[7]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opb_reg[1]/D    1
CLK(R)->CLK(R)	15.828   */7.566         */0.172         opa_reg[11]/D    1
CLK(R)->CLK(R)	15.828   */7.567         */0.172         opa_reg[14]/D    1
CLK(R)->CLK(R)	15.828   */7.567         */0.172         opb_reg[21]/D    1
CLK(R)->CLK(R)	15.828   */7.567         */0.172         opa_reg[8]/D    1
CLK(R)->CLK(R)	15.828   */7.568         */0.172         opa_reg[21]/D    1
CLK(R)->CLK(R)	15.828   */7.568         */0.172         opa_reg[17]/D    1
CLK(R)->CLK(R)	15.828   */7.568         */0.172         opa_reg[3]/D    1
CLK(R)->CLK(R)	15.828   */7.568         */0.172         opb_reg[23]/D    1
CLK(R)->CLK(R)	15.828   */7.569         */0.172         opb_reg[0]/D    1
CLK(R)->CLK(R)	15.828   */7.569         */0.172         opa_reg[20]/D    1
CLK(R)->CLK(R)	15.828   */7.569         */0.172         opb_reg[22]/D    1
CLK(R)->CLK(R)	15.828   */7.569         */0.172         opb_reg[27]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opa_reg[0]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opa_reg[16]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opb_reg[20]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opb_reg[5]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opa_reg[18]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opb_reg[2]/D    1
CLK(R)->CLK(R)	15.828   */7.570         */0.172         opb_reg[28]/D    1
CLK(R)->CLK(R)	15.828   */7.571         */0.172         opa_reg[22]/D    1
CLK(R)->CLK(R)	15.828   */7.571         */0.172         opa_reg[19]/D    1
CLK(R)->CLK(R)	15.828   */7.571         */0.172         opb_reg[29]/D    1
CLK(R)->CLK(R)	15.828   */7.572         */0.172         opb_reg[4]/D    1
CLK(R)->CLK(R)	15.828   */7.572         */0.172         opb_reg[25]/D    1
CLK(R)->CLK(R)	15.828   */7.573         */0.172         opa_reg[5]/D    1
CLK(R)->CLK(R)	15.828   */7.574         */0.172         opa_reg[1]/D    1
CLK(R)->CLK(R)	15.828   */7.574         */0.172         opa_reg[23]/D    1
CLK(R)->CLK(R)	15.828   */7.575         */0.172         opb_reg[26]/D    1
CLK(R)->CLK(R)	15.828   */7.575         */0.172         opa_reg[4]/D    1
CLK(R)->CLK(R)	15.828   */7.575         */0.172         opa_reg[28]/D    1
CLK(R)->CLK(R)	15.828   */7.576         */0.172         opb_reg[24]/D    1
CLK(R)->CLK(R)	15.828   */7.578         */0.172         opa_reg[2]/D    1
CLK(R)->CLK(R)	15.828   */7.578         */0.172         opb_reg[30]/D    1
CLK(R)->CLK(R)	15.828   */7.579         */0.172         opa_reg[27]/D    1
CLK(R)->CLK(R)	15.828   */7.580         */0.172         opb_reg[31]/D    1
CLK(R)->CLK(R)	15.828   */7.581         */0.172         opa_reg[29]/D    1
CLK(R)->CLK(R)	15.828   */7.581         */0.172         opa_reg[26]/D    1
CLK(R)->CLK(R)	15.828   */7.581         */0.172         opa_reg[25]/D    1
CLK(R)->CLK(R)	15.828   */7.582         */0.172         opa_reg[24]/D    1
CLK(R)->CLK(R)	15.828   */7.585         */0.172         opa_reg[30]/D    1
CLK(R)->CLK(R)	15.828   */7.585         */0.172         opa_reg[31]/D    1
CLK(R)->CLK(R)	15.891   7.645/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[30]/D    1
CLK(R)->CLK(R)	15.892   7.924/*         0.108/*         my_fpu_double/i_fpu_sub/diff_reg[29]/D    1
CLK(R)->CLK(R)	15.869   8.162/*         0.131/*         my_fpu_double/ready_sig_reg/D    1
CLK(R)->CLK(R)	15.890   8.192/*         0.110/*         my_fpu_double/i_fpu_sub/diff_reg[28]/D    1
CLK(R)->CLK(R)	15.874   8.218/*         0.126/*         my_fpu_double/ready_2_reg/D    1
CLK(R)->CLK(R)	15.891   8.477/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.563         */0.166         data_out_reg[3]/D    1
CLK(R)->CLK(R)	15.925   8.570/*         0.075/*         my_fpu_double/count_ready_reg[4]/D    1
CLK(R)->CLK(R)	15.925   8.570/*         0.075/*         my_fpu_double/count_ready_reg[5]/D    1
CLK(R)->CLK(R)	15.925   8.571/*         0.075/*         my_fpu_double/count_ready_reg[2]/D    1
CLK(R)->CLK(R)	15.925   8.571/*         0.075/*         my_fpu_double/count_ready_reg[1]/D    1
CLK(R)->CLK(R)	15.925   8.571/*         0.075/*         my_fpu_double/count_ready_reg[6]/D    1
CLK(R)->CLK(R)	15.925   8.572/*         0.075/*         my_fpu_double/count_ready_reg[0]/D    1
CLK(R)->CLK(R)	15.926   8.573/*         0.074/*         my_fpu_double/count_ready_reg[3]/D    1
CLK(R)->CLK(R)	15.834   */8.584         */0.166         data_out_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.599         */0.166         data_out_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.609         */0.166         data_out_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.611         */0.166         data_out_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.735         */0.166         data_out_reg[15]/D    1
CLK(R)->CLK(R)	15.891   8.748/*         0.109/*         my_fpu_double/i_fpu_sub/diff_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.757         */0.166         data_out_reg[16]/D    1
CLK(R)->CLK(R)	15.833   */8.763         */0.167         data_out_reg[28]/D    1
CLK(R)->CLK(R)	15.833   */8.764         */0.167         data_out_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.764         */0.166         data_out_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.765         */0.166         data_out_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.766         */0.166         data_out_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.767         */0.167         data_out_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.770         */0.166         data_out_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.770         */0.167         data_out_reg[7]/D    1
CLK(R)->CLK(R)	15.834   */8.770         */0.166         data_out_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.771         */0.166         data_out_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.771         */0.166         data_out_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.771         */0.166         data_out_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.772         */0.166         data_out_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.773         */0.166         data_out_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.773         */0.166         data_out_reg[5]/D    1
CLK(R)->CLK(R)	15.867   8.780/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[7]/D    1
CLK(R)->CLK(R)	15.831   */8.785         */0.169         my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.832   */8.793         */0.168         my_fpu_double/i_fpu_sub/diff_reg[18]/D    1
CLK(R)->CLK(R)	15.832   */8.794         */0.168         my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */8.800         */0.168         my_fpu_double/i_fpu_sub/diff_reg[11]/D    1
CLK(R)->CLK(R)	15.832   */8.800         */0.168         my_fpu_double/i_fpu_sub/diff_reg[14]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[19]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[13]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[12]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[7]/D    1
CLK(R)->CLK(R)	15.832   */8.807         */0.168         my_fpu_double/i_fpu_sub/diff_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */8.808         */0.168         my_fpu_double/i_fpu_sub/diff_reg[15]/D    1
CLK(R)->CLK(R)	15.831   */8.808         */0.169         my_fpu_double/i_fpu_sub/diff_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */8.808         */0.169         my_fpu_double/i_fpu_sub/diff_reg[2]/D    1
CLK(R)->CLK(R)	15.832   */8.808         */0.168         my_fpu_double/i_fpu_sub/diff_reg[23]/D    1
CLK(R)->CLK(R)	15.832   */8.808         */0.168         my_fpu_double/i_fpu_sub/diff_reg[17]/D    1
CLK(R)->CLK(R)	15.832   */8.808         */0.168         my_fpu_double/i_fpu_sub/diff_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */8.808         */0.168         my_fpu_double/i_fpu_sub/diff_reg[16]/D    1
CLK(R)->CLK(R)	15.831   */8.809         */0.169         my_fpu_double/i_fpu_sub/diff_reg[4]/D    1
CLK(R)->CLK(R)	15.832   */8.810         */0.168         my_fpu_double/i_fpu_sub/diff_reg[21]/D    1
CLK(R)->CLK(R)	15.832   */8.810         */0.168         my_fpu_double/i_fpu_sub/diff_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */8.810         */0.168         my_fpu_double/i_fpu_sub/diff_reg[25]/D    1
CLK(R)->CLK(R)	15.832   */8.810         */0.168         my_fpu_double/i_fpu_sub/diff_reg[22]/D    1
CLK(R)->CLK(R)	15.832   */8.810         */0.168         my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */8.813         */0.168         my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */8.813         */0.168         my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.833   */8.813         */0.167         my_fpu_double/i_fpu_sub/diff_reg[24]/D    1
CLK(R)->CLK(R)	15.832   */8.815         */0.168         my_fpu_double/i_fpu_sub/diff_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */8.816         */0.168         my_fpu_double/i_fpu_sub/diff_reg[6]/D    1
CLK(R)->CLK(R)	15.832   */8.821         */0.168         my_fpu_double/i_fpu_sub/diff_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */8.821         */0.168         my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */8.824         */0.168         my_fpu_double/i_fpu_sub/diff_reg[0]/D    1
CLK(R)->CLK(R)	15.867   8.858/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.861         */0.167         opa_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.861         */0.167         opa_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.861         */0.167         opa_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.862         */0.167         opa_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.863         */0.167         opa_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.863         */0.166         opa_reg[42]/D    1
CLK(R)->CLK(R)	15.834   */8.863         */0.166         opa_reg[43]/D    1
CLK(R)->CLK(R)	15.834   */8.865         */0.166         opa_reg[49]/D    1
CLK(R)->CLK(R)	15.834   */8.866         */0.166         opa_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.866         */0.167         opa_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.867         */0.167         opa_reg[34]/D    1
CLK(R)->CLK(R)	15.833   */8.869         */0.167         opa_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.870         */0.167         opa_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.871         */0.167         opa_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.871         */0.167         opa_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.872         */0.167         opa_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.872         */0.167         opa_reg[62]/D    1
CLK(R)->CLK(R)	15.833   */8.872         */0.167         opa_reg[56]/D    1
CLK(R)->CLK(R)	15.834   */8.872         */0.166         opa_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.872         */0.167         opa_reg[57]/D    1
CLK(R)->CLK(R)	15.834   */8.872         */0.166         opa_reg[53]/D    1
CLK(R)->CLK(R)	15.833   */8.873         */0.167         opa_reg[59]/D    1
CLK(R)->CLK(R)	15.834   */8.873         */0.166         opa_reg[54]/D    1
CLK(R)->CLK(R)	15.834   */8.874         */0.166         opa_reg[60]/D    1
CLK(R)->CLK(R)	15.867   8.874/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.876         */0.166         opa_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.877         */0.167         opa_reg[63]/D    1
CLK(R)->CLK(R)	15.868   8.886/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[53]/D    1
CLK(R)->CLK(R)	15.868   8.894/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[10]/D    1
CLK(R)->CLK(R)	15.868   8.899/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[9]/D    1
CLK(R)->CLK(R)	15.866   8.903/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[32]/D    1
CLK(R)->CLK(R)	15.868   8.920/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[52]/D    1
CLK(R)->CLK(R)	15.868   8.927/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[34]/D    1
CLK(R)->CLK(R)	15.867   8.930/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[51]/D    1
CLK(R)->CLK(R)	15.868   8.931/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[42]/D    1
CLK(R)->CLK(R)	15.868   8.932/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[41]/D    1
CLK(R)->CLK(R)	15.865   8.944/*         0.135/*         my_fpu_double/i_fpu_round/sum_final_reg[33]/D    1
CLK(R)->CLK(R)	15.866   8.953/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[40]/D    1
CLK(R)->CLK(R)	15.868   8.957/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[43]/D    1
CLK(R)->CLK(R)	15.866   8.959/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[45]/D    1
CLK(R)->CLK(R)	15.867   8.970/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[23]/D    1
CLK(R)->CLK(R)	15.866   8.970/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[50]/D    1
CLK(R)->CLK(R)	15.868   8.972/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[49]/D    1
CLK(R)->CLK(R)	15.866   8.976/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[37]/D    1
CLK(R)->CLK(R)	15.866   8.986/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[36]/D    1
CLK(R)->CLK(R)	15.868   8.995/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[31]/D    1
CLK(R)->CLK(R)	15.894   9.002/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/D    1
CLK(R)->CLK(R)	15.868   9.002/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[38]/D    1
CLK(R)->CLK(R)	15.868   9.004/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[44]/D    1
CLK(R)->CLK(R)	15.868   9.006/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[24]/D    1
CLK(R)->CLK(R)	15.867   9.006/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[47]/D    1
CLK(R)->CLK(R)	15.868   9.007/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[12]/D    1
CLK(R)->CLK(R)	15.894   9.008/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/D    1
CLK(R)->CLK(R)	15.867   9.010/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[20]/D    1
CLK(R)->CLK(R)	15.867   9.010/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[17]/D    1
CLK(R)->CLK(R)	15.867   9.012/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[22]/D    1
CLK(R)->CLK(R)	15.868   9.014/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[13]/D    1
CLK(R)->CLK(R)	15.867   9.015/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[26]/D    1
CLK(R)->CLK(R)	15.866   9.017/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[48]/D    1
CLK(R)->CLK(R)	15.868   9.020/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[25]/D    1
CLK(R)->CLK(R)	15.867   9.021/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[30]/D    1
CLK(R)->CLK(R)	15.894   9.024/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/D    1
CLK(R)->CLK(R)	15.867   9.024/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[19]/D    1
CLK(R)->CLK(R)	15.894   9.025/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/D    1
CLK(R)->CLK(R)	15.895   9.026/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/D    1
CLK(R)->CLK(R)	15.894   9.026/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/D    1
CLK(R)->CLK(R)	15.867   9.026/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[2]/D    1
CLK(R)->CLK(R)	15.866   9.030/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[21]/D    1
CLK(R)->CLK(R)	15.895   9.030/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/D    1
CLK(R)->CLK(R)	15.895   9.031/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/D    1
CLK(R)->CLK(R)	15.895   9.031/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/D    1
CLK(R)->CLK(R)	15.866   9.032/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[16]/D    1
CLK(R)->CLK(R)	15.895   9.032/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/D    1
CLK(R)->CLK(R)	15.895   9.033/*         0.105/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/D    1
CLK(R)->CLK(R)	15.894   9.033/*         0.106/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/D    1
CLK(R)->CLK(R)	15.868   9.034/*         0.132/*         my_fpu_double/i_fpu_round/sum_final_reg[29]/D    1
CLK(R)->CLK(R)	15.867   9.035/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[6]/D    1
CLK(R)->CLK(R)	15.866   9.042/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[14]/D    1
CLK(R)->CLK(R)	15.867   9.042/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[18]/D    1
CLK(R)->CLK(R)	15.866   9.042/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[4]/D    1
CLK(R)->CLK(R)	15.867   9.043/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[27]/D    1
CLK(R)->CLK(R)	15.866   9.044/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[5]/D    1
CLK(R)->CLK(R)	15.866   9.045/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[3]/D    1
CLK(R)->CLK(R)	15.866   9.048/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[35]/D    1
CLK(R)->CLK(R)	15.866   9.049/*         0.134/*         my_fpu_double/i_fpu_round/sum_final_reg[46]/D    1
CLK(R)->CLK(R)	15.867   9.052/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[39]/D    1
CLK(R)->CLK(R)	15.867   9.061/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[15]/D    1
CLK(R)->CLK(R)	15.867   9.064/*         0.133/*         my_fpu_double/i_fpu_round/sum_final_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */9.171         */0.166         op_misc_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */9.172         */0.166         op_misc_reg[5]/D    1
CLK(R)->CLK(R)	15.834   */9.172         */0.166         op_misc_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */9.172         */0.166         op_misc_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */9.173         */0.166         op_misc_reg[1]/D    1
CLK(R)->CLK(R)	15.895   9.243/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[22]/D    1
CLK(R)->CLK(R)	15.897   9.248/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[25]/D    1
CLK(R)->CLK(R)	15.897   9.248/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[21]/D    1
CLK(R)->CLK(R)	15.895   9.249/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[3]/D    1
CLK(R)->CLK(R)	15.894   9.251/*         0.106/*         my_fpu_double/i_fpu_round/sum_round_2_reg[29]/D    1
CLK(R)->CLK(R)	15.896   9.253/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[30]/D    1
CLK(R)->CLK(R)	15.896   9.254/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[31]/D    1
CLK(R)->CLK(R)	15.896   9.254/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[39]/D    1
CLK(R)->CLK(R)	15.896   9.255/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[43]/D    1
CLK(R)->CLK(R)	15.896   9.256/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[26]/D    1
CLK(R)->CLK(R)	15.896   9.256/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[46]/D    1
CLK(R)->CLK(R)	15.897   9.256/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[11]/D    1
CLK(R)->CLK(R)	15.896   9.256/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[24]/D    1
CLK(R)->CLK(R)	15.895   9.257/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[27]/D    1
CLK(R)->CLK(R)	15.895   9.257/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[44]/D    1
CLK(R)->CLK(R)	15.895   9.258/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[9]/D    1
CLK(R)->CLK(R)	15.896   9.258/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[8]/D    1
CLK(R)->CLK(R)	15.896   9.259/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[10]/D    1
CLK(R)->CLK(R)	15.896   9.259/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[51]/D    1
CLK(R)->CLK(R)	15.896   9.259/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[23]/D    1
CLK(R)->CLK(R)	15.896   9.260/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[32]/D    1
CLK(R)->CLK(R)	15.896   9.260/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[53]/D    1
CLK(R)->CLK(R)	15.897   9.261/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[34]/D    1
CLK(R)->CLK(R)	15.895   9.261/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[36]/D    1
CLK(R)->CLK(R)	15.896   9.262/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[6]/D    1
CLK(R)->CLK(R)	15.897   9.262/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[45]/D    1
CLK(R)->CLK(R)	15.896   9.262/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[13]/D    1
CLK(R)->CLK(R)	15.896   9.263/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[28]/D    1
CLK(R)->CLK(R)	15.896   9.263/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[42]/D    1
CLK(R)->CLK(R)	15.896   9.265/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[49]/D    1
CLK(R)->CLK(R)	15.896   9.265/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[7]/D    1
CLK(R)->CLK(R)	15.896   9.265/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[41]/D    1
CLK(R)->CLK(R)	15.896   9.266/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[33]/D    1
CLK(R)->CLK(R)	15.896   9.266/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[50]/D    1
CLK(R)->CLK(R)	15.896   9.267/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[40]/D    1
CLK(R)->CLK(R)	15.896   9.267/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[37]/D    1
CLK(R)->CLK(R)	15.896   9.267/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[17]/D    1
CLK(R)->CLK(R)	15.895   9.269/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[12]/D    1
CLK(R)->CLK(R)	15.895   9.269/*         0.105/*         my_fpu_double/i_fpu_round/sum_round_2_reg[14]/D    1
CLK(R)->CLK(R)	15.896   9.270/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */9.271         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[55]/D    1
CLK(R)->CLK(R)	15.897   9.272/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[52]/D    1
CLK(R)->CLK(R)	15.896   9.272/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[16]/D    1
CLK(R)->CLK(R)	15.897   9.273/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[5]/D    1
CLK(R)->CLK(R)	15.896   9.273/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[4]/D    1
CLK(R)->CLK(R)	15.897   9.274/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[19]/D    1
CLK(R)->CLK(R)	15.897   9.274/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[38]/D    1
CLK(R)->CLK(R)	15.896   9.275/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[15]/D    1
CLK(R)->CLK(R)	15.896   9.276/*         0.104/*         my_fpu_double/i_fpu_round/sum_round_2_reg[48]/D    1
CLK(R)->CLK(R)	15.897   9.278/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[2]/D    1
CLK(R)->CLK(R)	15.897   9.278/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[18]/D    1
CLK(R)->CLK(R)	15.897   9.280/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[47]/D    1
CLK(R)->CLK(R)	15.897   9.281/*         0.103/*         my_fpu_double/i_fpu_round/sum_round_2_reg[20]/D    1
CLK(R)->CLK(R)	15.867   9.343/*         0.133/*         my_fpu_double/i_fpu_round/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.867   9.344/*         0.133/*         my_fpu_double/i_fpu_round/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.867   9.347/*         0.133/*         my_fpu_double/i_fpu_round/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.867   9.351/*         0.133/*         my_fpu_double/i_fpu_round/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.866   9.355/*         0.134/*         my_fpu_double/i_fpu_round/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.867   9.362/*         0.133/*         my_fpu_double/i_fpu_round/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.868   9.363/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.868   9.363/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.868   9.365/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.868   9.365/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.868   9.366/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.868   9.366/*         0.132/*         my_fpu_double/i_fpu_round/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.831   */9.369         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */9.390         */0.160         trigger_fpu_reg/D    1
CLK(R)->CLK(R)	15.831   */9.478         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */9.586         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[52]/D    1
CLK(R)->CLK(R)	15.831   */9.702         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[51]/D    1
CLK(R)->CLK(R)	15.831   */9.817         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[50]/D    1
CLK(R)->CLK(R)	15.831   */9.925         */0.169         my_fpu_double/i_fpu_round/sum_round_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */10.039        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */10.149        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[47]/D    1
CLK(R)->CLK(R)	15.830   */10.254        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[46]/D    1
CLK(R)->CLK(R)	15.830   */10.372        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[45]/D    1
CLK(R)->CLK(R)	15.830   */10.474        */0.170         my_fpu_double/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.831   */10.478        */0.169         my_fpu_double/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */10.478        */0.169         my_fpu_double/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.831   */10.479        */0.169         my_fpu_double/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */10.479        */0.169         my_fpu_double/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.831   */10.481        */0.169         my_fpu_double/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.831   */10.481        */0.169         my_fpu_double/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.831   */10.481        */0.169         my_fpu_double/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */10.481        */0.169         my_fpu_double/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.831   */10.483        */0.169         my_fpu_double/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.831   */10.483        */0.169         my_fpu_double/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.831   */10.483        */0.169         my_fpu_double/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.832   */10.485        */0.168         my_fpu_double/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.831   */10.485        */0.169         my_fpu_double/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.830   */10.485        */0.170         my_fpu_double/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.832   */10.486        */0.168         my_fpu_double/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.832   */10.486        */0.168         my_fpu_double/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.832   */10.486        */0.168         my_fpu_double/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.831   */10.487        */0.169         my_fpu_double/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.831   */10.487        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[44]/D    1
CLK(R)->CLK(R)	15.831   */10.488        */0.169         my_fpu_double/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */10.489        */0.168         my_fpu_double/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.831   */10.489        */0.169         my_fpu_double/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.832   */10.489        */0.168         my_fpu_double/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.831   */10.490        */0.169         my_fpu_double/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.831   */10.490        */0.169         my_fpu_double/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.832   */10.490        */0.168         my_fpu_double/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */10.490        */0.168         my_fpu_double/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.831   */10.490        */0.169         my_fpu_double/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.831   */10.490        */0.169         my_fpu_double/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.831   */10.491        */0.169         my_fpu_double/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.832   */10.491        */0.168         my_fpu_double/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.832   */10.491        */0.168         my_fpu_double/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.832   */10.493        */0.168         my_fpu_double/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.831   */10.493        */0.169         my_fpu_double/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.832   */10.493        */0.168         my_fpu_double/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.832   */10.493        */0.168         my_fpu_double/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */10.493        */0.168         my_fpu_double/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */10.493        */0.168         my_fpu_double/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.832   */10.494        */0.168         my_fpu_double/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.832   */10.494        */0.168         my_fpu_double/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.832   */10.494        */0.168         my_fpu_double/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.831   */10.495        */0.169         my_fpu_double/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.832   */10.495        */0.168         my_fpu_double/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.832   */10.495        */0.168         my_fpu_double/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */10.496        */0.168         my_fpu_double/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.832   */10.498        */0.168         my_fpu_double/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.832   */10.498        */0.168         my_fpu_double/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.832   */10.498        */0.168         my_fpu_double/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */10.499        */0.168         my_fpu_double/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.832   */10.499        */0.168         my_fpu_double/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */10.499        */0.169         my_fpu_double/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.832   */10.501        */0.168         my_fpu_double/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.832   */10.501        */0.168         my_fpu_double/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.832   */10.502        */0.168         my_fpu_double/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */10.503        */0.168         my_fpu_double/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.832   */10.504        */0.168         my_fpu_double/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.832   */10.505        */0.168         my_fpu_double/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */10.506        */0.168         my_fpu_double/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.832   */10.506        */0.168         my_fpu_double/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.832   */10.508        */0.168         my_fpu_double/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.832   */10.509        */0.168         my_fpu_double/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.832   */10.511        */0.168         my_fpu_double/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */10.512        */0.168         my_fpu_double/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */10.513        */0.168         my_fpu_double/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */10.594        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[43]/D    1
CLK(R)->CLK(R)	15.831   */10.706        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[42]/D    1
CLK(R)->CLK(R)	15.831   */10.815        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[41]/D    1
CLK(R)->CLK(R)	15.831   */10.927        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[40]/D    1
CLK(R)->CLK(R)	15.830   */10.934        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[2]/D    1
CLK(R)->CLK(R)	15.830   */10.940        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[39]/D    1
CLK(R)->CLK(R)	15.830   */10.942        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[29]/D    1
CLK(R)->CLK(R)	15.830   */10.943        */0.170         my_fpu_double/i_fpu_round/exponent_final_reg[3]/D    1
CLK(R)->CLK(R)	15.830   */10.943        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[17]/D    1
CLK(R)->CLK(R)	15.830   */10.947        */0.170         my_fpu_double/i_fpu_round/exponent_final_reg[8]/D    1
CLK(R)->CLK(R)	15.830   */10.947        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[34]/D    1
CLK(R)->CLK(R)	15.830   */10.948        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[37]/D    1
CLK(R)->CLK(R)	15.830   */10.949        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[36]/D    1
CLK(R)->CLK(R)	15.831   */10.949        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[7]/D    1
CLK(R)->CLK(R)	15.830   */10.949        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[21]/D    1
CLK(R)->CLK(R)	15.830   */10.951        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[27]/D    1
CLK(R)->CLK(R)	15.831   */10.951        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[4]/D    1
CLK(R)->CLK(R)	15.831   */10.951        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[4]/D    1
CLK(R)->CLK(R)	15.831   */10.951        */0.169         my_fpu_double/i_fpu_round/round_out_reg[56]/D    1
CLK(R)->CLK(R)	15.830   */10.951        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[16]/D    1
CLK(R)->CLK(R)	15.830   */10.951        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */10.951        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[1]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[6]/D    1
CLK(R)->CLK(R)	15.830   */10.952        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[15]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/round_out_reg[58]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/round_out_reg[60]/D    1
CLK(R)->CLK(R)	15.831   */10.952        */0.169         my_fpu_double/i_fpu_round/round_out_reg[55]/D    1
CLK(R)->CLK(R)	15.831   */10.953        */0.169         my_fpu_double/i_fpu_round/round_out_reg[57]/D    1
CLK(R)->CLK(R)	15.831   */10.953        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */10.953        */0.169         my_fpu_double/i_fpu_round/round_out_reg[59]/D    1
CLK(R)->CLK(R)	15.831   */10.953        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[14]/D    1
CLK(R)->CLK(R)	15.831   */10.953        */0.169         my_fpu_double/i_fpu_round/round_out_reg[52]/D    1
CLK(R)->CLK(R)	15.830   */10.953        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[13]/D    1
CLK(R)->CLK(R)	15.831   */10.954        */0.169         my_fpu_double/i_fpu_round/round_out_reg[62]/D    1
CLK(R)->CLK(R)	15.830   */10.954        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */10.954        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[2]/D    1
CLK(R)->CLK(R)	15.831   */10.954        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[0]/D    1
CLK(R)->CLK(R)	15.831   */10.954        */0.169         my_fpu_double/i_fpu_round/round_out_reg[54]/D    1
CLK(R)->CLK(R)	15.831   */10.954        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[10]/D    1
CLK(R)->CLK(R)	15.831   */10.955        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[28]/D    1
CLK(R)->CLK(R)	15.831   */10.955        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[26]/D    1
CLK(R)->CLK(R)	15.831   */10.956        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[38]/D    1
CLK(R)->CLK(R)	15.831   */10.956        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[19]/D    1
CLK(R)->CLK(R)	15.831   */10.956        */0.169         my_fpu_double/i_fpu_round/round_out_reg[63]/D    1
CLK(R)->CLK(R)	15.830   */10.956        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[23]/D    1
CLK(R)->CLK(R)	15.831   */10.957        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[6]/D    1
CLK(R)->CLK(R)	15.830   */10.957        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[9]/D    1
CLK(R)->CLK(R)	15.831   */10.957        */0.169         my_fpu_double/i_fpu_round/round_out_reg[61]/D    1
CLK(R)->CLK(R)	15.830   */10.957        */0.170         my_fpu_double/i_fpu_round/sum_round_reg[20]/D    1
CLK(R)->CLK(R)	15.831   */10.957        */0.169         my_fpu_double/i_fpu_round/round_out_reg[53]/D    1
CLK(R)->CLK(R)	15.831   */10.957        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[11]/D    1
CLK(R)->CLK(R)	15.831   */10.957        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[25]/D    1
CLK(R)->CLK(R)	15.831   */10.958        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[12]/D    1
CLK(R)->CLK(R)	15.831   */10.958        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[30]/D    1
CLK(R)->CLK(R)	15.831   */10.959        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[18]/D    1
CLK(R)->CLK(R)	15.831   */10.959        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[8]/D    1
CLK(R)->CLK(R)	15.831   */10.959        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[24]/D    1
CLK(R)->CLK(R)	15.831   */10.959        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[35]/D    1
CLK(R)->CLK(R)	15.831   */10.960        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[7]/D    1
CLK(R)->CLK(R)	15.831   */10.961        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[22]/D    1
CLK(R)->CLK(R)	15.831   */10.961        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[31]/D    1
CLK(R)->CLK(R)	15.831   */10.962        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[33]/D    1
CLK(R)->CLK(R)	15.831   */10.969        */0.169         my_fpu_double/i_fpu_round/sum_round_reg[32]/D    1
CLK(R)->CLK(R)	15.831   */10.970        */0.169         my_fpu_double/i_fpu_round/exponent_final_reg[11]/D    1
CLK(R)->CLK(R)	15.833   */11.096        */0.167         my_fpu_double/invalid_reg/D    1
CLK(R)->CLK(R)	15.833   */11.097        */0.167         my_fpu_double/underflow_reg/D    1
CLK(R)->CLK(R)	15.833   */11.104        */0.167         my_fpu_double/overflow_reg/D    1
CLK(R)->CLK(R)	15.833   */11.106        */0.167         my_fpu_double/exception_reg/D    1
CLK(R)->CLK(R)	15.834   */11.110        */0.166         my_fpu_double/inexact_reg/D    1
CLK(R)->CLK(R)	15.898   11.287/*        0.102/*         my_fpu_double/addsub_out_reg[22]/D    1
CLK(R)->CLK(R)	15.887   11.289/*        0.113/*         my_fpu_double/addsub_out_reg[23]/D    1
CLK(R)->CLK(R)	15.889   11.299/*        0.111/*         my_fpu_double/addsub_out_reg[21]/D    1
CLK(R)->CLK(R)	15.892   11.301/*        0.108/*         my_fpu_double/addsub_out_reg[20]/D    1
CLK(R)->CLK(R)	15.890   11.305/*        0.110/*         my_fpu_double/addsub_out_reg[24]/D    1
CLK(R)->CLK(R)	15.881   11.313/*        0.119/*         my_fpu_double/addsub_out_reg[16]/D    1
CLK(R)->CLK(R)	15.884   11.325/*        0.116/*         my_fpu_double/addsub_out_reg[17]/D    1
CLK(R)->CLK(R)	15.888   11.326/*        0.112/*         my_fpu_double/addsub_out_reg[10]/D    1
CLK(R)->CLK(R)	15.885   11.329/*        0.115/*         my_fpu_double/addsub_out_reg[12]/D    1
CLK(R)->CLK(R)	15.892   11.330/*        0.108/*         my_fpu_double/addsub_out_reg[9]/D    1
CLK(R)->CLK(R)	15.888   11.330/*        0.112/*         my_fpu_double/addsub_out_reg[14]/D    1
CLK(R)->CLK(R)	15.882   11.339/*        0.118/*         my_fpu_double/addsub_out_reg[18]/D    1
CLK(R)->CLK(R)	15.886   11.341/*        0.114/*         my_fpu_double/addsub_out_reg[13]/D    1
CLK(R)->CLK(R)	15.891   11.351/*        0.109/*         my_fpu_double/addsub_out_reg[8]/D    1
CLK(R)->CLK(R)	15.890   11.353/*        0.110/*         my_fpu_double/addsub_out_reg[11]/D    1
CLK(R)->CLK(R)	15.883   11.361/*        0.117/*         my_fpu_double/addsub_out_reg[15]/D    1
CLK(R)->CLK(R)	15.884   11.362/*        0.116/*         my_fpu_double/addsub_out_reg[19]/D    1
CLK(R)->CLK(R)	15.890   11.386/*        0.110/*         my_fpu_double/addsub_out_reg[25]/D    1
CLK(R)->CLK(R)	15.883   11.398/*        0.117/*         my_fpu_double/addsub_out_reg[1]/D    1
CLK(R)->CLK(R)	15.890   11.410/*        0.110/*         my_fpu_double/addsub_out_reg[51]/D    1
CLK(R)->CLK(R)	15.887   11.416/*        0.113/*         my_fpu_double/addsub_out_reg[52]/D    1
CLK(R)->CLK(R)	15.884   11.417/*        0.116/*         my_fpu_double/addsub_out_reg[7]/D    1
CLK(R)->CLK(R)	15.886   11.420/*        0.114/*         my_fpu_double/addsub_out_reg[5]/D    1
CLK(R)->CLK(R)	15.883   11.430/*        0.117/*         my_fpu_double/addsub_out_reg[6]/D    1
CLK(R)->CLK(R)	15.885   11.437/*        0.115/*         my_fpu_double/addsub_out_reg[3]/D    1
CLK(R)->CLK(R)	15.893   11.438/*        0.107/*         my_fpu_double/addsub_out_reg[27]/D    1
CLK(R)->CLK(R)	15.887   11.440/*        0.113/*         my_fpu_double/addsub_out_reg[28]/D    1
CLK(R)->CLK(R)	15.892   11.441/*        0.108/*         my_fpu_double/addsub_out_reg[0]/D    1
CLK(R)->CLK(R)	15.886   11.454/*        0.114/*         my_fpu_double/addsub_out_reg[2]/D    1
CLK(R)->CLK(R)	15.887   11.455/*        0.113/*         my_fpu_double/addsub_out_reg[4]/D    1
CLK(R)->CLK(R)	15.889   11.468/*        0.111/*         my_fpu_double/addsub_out_reg[50]/D    1
CLK(R)->CLK(R)	15.890   11.476/*        0.110/*         my_fpu_double/addsub_out_reg[49]/D    1
CLK(R)->CLK(R)	15.890   11.477/*        0.110/*         my_fpu_double/addsub_out_reg[47]/D    1
CLK(R)->CLK(R)	15.885   11.479/*        0.115/*         my_fpu_double/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.892   11.484/*        0.108/*         my_fpu_double/addsub_out_reg[26]/D    1
CLK(R)->CLK(R)	15.884   11.487/*        0.116/*         my_fpu_double/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.894   11.502/*        0.106/*         my_fpu_double/addsub_out_reg[53]/D    1
CLK(R)->CLK(R)	15.886   11.504/*        0.114/*         my_fpu_double/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.886   11.506/*        0.114/*         my_fpu_double/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.885   11.508/*        0.115/*         my_fpu_double/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.888   11.513/*        0.112/*         my_fpu_double/addsub_out_reg[48]/D    1
CLK(R)->CLK(R)	15.886   11.517/*        0.114/*         my_fpu_double/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.892   11.525/*        0.108/*         my_fpu_double/addsub_out_reg[45]/D    1
CLK(R)->CLK(R)	15.885   11.527/*        0.115/*         my_fpu_double/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.886   11.531/*        0.114/*         my_fpu_double/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.886   11.534/*        0.114/*         my_fpu_double/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.885   11.534/*        0.115/*         my_fpu_double/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.892   11.535/*        0.108/*         my_fpu_double/addsub_out_reg[46]/D    1
CLK(R)->CLK(R)	15.886   11.537/*        0.114/*         my_fpu_double/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.890   11.552/*        0.110/*         my_fpu_double/addsub_out_reg[41]/D    1
CLK(R)->CLK(R)	15.893   11.571/*        0.107/*         my_fpu_double/addsub_out_reg[54]/D    1
CLK(R)->CLK(R)	15.893   11.585/*        0.107/*         my_fpu_double/addsub_out_reg[29]/D    1
CLK(R)->CLK(R)	15.893   11.590/*        0.107/*         my_fpu_double/addsub_out_reg[30]/D    1
CLK(R)->CLK(R)	15.895   11.591/*        0.105/*         my_fpu_double/exp_addsub_reg[1]/D    1
CLK(R)->CLK(R)	15.891   11.607/*        0.109/*         my_fpu_double/addsub_out_reg[42]/D    1
CLK(R)->CLK(R)	15.899   11.613/*        0.101/*         my_fpu_double/addsub_out_reg[31]/D    1
CLK(R)->CLK(R)	15.892   11.631/*        0.108/*         my_fpu_double/exp_addsub_reg[2]/D    1
CLK(R)->CLK(R)	15.896   11.632/*        0.104/*         my_fpu_double/addsub_out_reg[39]/D    1
CLK(R)->CLK(R)	15.892   11.639/*        0.108/*         my_fpu_double/exp_addsub_reg[3]/D    1
CLK(R)->CLK(R)	15.897   11.644/*        0.103/*         my_fpu_double/addsub_out_reg[38]/D    1
CLK(R)->CLK(R)	15.887   11.655/*        0.113/*         my_fpu_double/addsub_out_reg[44]/D    1
CLK(R)->CLK(R)	15.890   11.656/*        0.110/*         my_fpu_double/addsub_out_reg[43]/D    1
CLK(R)->CLK(R)	15.897   11.660/*        0.103/*         my_fpu_double/exp_addsub_reg[0]/D    1
CLK(R)->CLK(R)	15.892   11.680/*        0.108/*         my_fpu_double/addsub_out_reg[40]/D    1
CLK(R)->CLK(R)	15.892   11.681/*        0.108/*         my_fpu_double/addsub_out_reg[32]/D    1
CLK(R)->CLK(R)	15.895   11.690/*        0.105/*         my_fpu_double/exp_addsub_reg[4]/D    1
CLK(R)->CLK(R)	15.897   11.695/*        0.103/*         my_fpu_double/mantissa_round_reg[9]/D    1
CLK(R)->CLK(R)	15.893   11.699/*        0.107/*         my_fpu_double/addsub_out_reg[34]/D    1
CLK(R)->CLK(R)	15.902   11.706/*        0.098/*         my_fpu_double/mantissa_round_reg[54]/D    1
CLK(R)->CLK(R)	15.897   11.709/*        0.103/*         my_fpu_double/addsub_out_reg[37]/D    1
CLK(R)->CLK(R)	15.903   11.710/*        0.097/*         my_fpu_double/mantissa_round_reg[33]/D    1
CLK(R)->CLK(R)	15.896   11.715/*        0.104/*         my_fpu_double/addsub_out_reg[36]/D    1
CLK(R)->CLK(R)	15.900   11.718/*        0.100/*         my_fpu_double/mantissa_round_reg[10]/D    1
CLK(R)->CLK(R)	15.900   11.720/*        0.100/*         my_fpu_double/mantissa_round_reg[7]/D    1
CLK(R)->CLK(R)	15.900   11.720/*        0.100/*         my_fpu_double/mantissa_round_reg[8]/D    1
CLK(R)->CLK(R)	15.902   11.720/*        0.098/*         my_fpu_double/mantissa_round_reg[53]/D    1
CLK(R)->CLK(R)	15.890   11.721/*        0.110/*         my_fpu_double/addsub_out_reg[33]/D    1
CLK(R)->CLK(R)	15.894   11.725/*        0.106/*         my_fpu_double/exp_addsub_reg[7]/D    1
CLK(R)->CLK(R)	15.896   11.728/*        0.104/*         my_fpu_double/exp_addsub_reg[5]/D    1
CLK(R)->CLK(R)	15.894   11.729/*        0.106/*         my_fpu_double/exp_addsub_reg[9]/D    1
CLK(R)->CLK(R)	15.903   11.729/*        0.097/*         my_fpu_double/mantissa_round_reg[32]/D    1
CLK(R)->CLK(R)	15.898   11.731/*        0.102/*         my_fpu_double/exp_addsub_reg[10]/D    1
CLK(R)->CLK(R)	15.903   11.732/*        0.097/*         my_fpu_double/mantissa_round_reg[52]/D    1
CLK(R)->CLK(R)	15.896   11.744/*        0.104/*         my_fpu_double/exp_addsub_reg[6]/D    1
CLK(R)->CLK(R)	15.903   11.746/*        0.097/*         my_fpu_double/mantissa_round_reg[28]/D    1
CLK(R)->CLK(R)	15.902   11.753/*        0.098/*         my_fpu_double/mantissa_round_reg[11]/D    1
CLK(R)->CLK(R)	15.902   11.755/*        0.098/*         my_fpu_double/mantissa_round_reg[31]/D    1
CLK(R)->CLK(R)	15.903   11.756/*        0.097/*         my_fpu_double/mantissa_round_reg[42]/D    1
CLK(R)->CLK(R)	15.899   11.757/*        0.101/*         my_fpu_double/addsub_sign_reg/D    1
CLK(R)->CLK(R)	15.901   11.757/*        0.099/*         my_fpu_double/mantissa_round_reg[27]/D    1
CLK(R)->CLK(R)	15.903   11.757/*        0.097/*         my_fpu_double/mantissa_round_reg[35]/D    1
CLK(R)->CLK(R)	15.892   11.759/*        0.108/*         my_fpu_double/addsub_out_reg[35]/D    1
CLK(R)->CLK(R)	15.902   11.761/*        0.098/*         my_fpu_double/mantissa_round_reg[30]/D    1
CLK(R)->CLK(R)	15.904   11.761/*        0.096/*         my_fpu_double/mantissa_round_reg[51]/D    1
CLK(R)->CLK(R)	15.902   11.764/*        0.098/*         my_fpu_double/mantissa_round_reg[23]/D    1
CLK(R)->CLK(R)	15.902   11.764/*        0.098/*         my_fpu_double/mantissa_round_reg[46]/D    1
CLK(R)->CLK(R)	15.903   11.765/*        0.097/*         my_fpu_double/mantissa_round_reg[18]/D    1
CLK(R)->CLK(R)	15.903   11.766/*        0.097/*         my_fpu_double/mantissa_round_reg[17]/D    1
CLK(R)->CLK(R)	15.903   11.766/*        0.097/*         my_fpu_double/mantissa_round_reg[47]/D    1
CLK(R)->CLK(R)	15.904   11.766/*        0.096/*         my_fpu_double/mantissa_round_reg[26]/D    1
CLK(R)->CLK(R)	15.904   11.767/*        0.096/*         my_fpu_double/mantissa_round_reg[29]/D    1
CLK(R)->CLK(R)	15.903   11.767/*        0.097/*         my_fpu_double/mantissa_round_reg[21]/D    1
CLK(R)->CLK(R)	15.903   11.767/*        0.097/*         my_fpu_double/mantissa_round_reg[48]/D    1
CLK(R)->CLK(R)	15.385   11.768/*        0.615/*         my_fpu_double/count_cycles_reg[3]/D    1
CLK(R)->CLK(R)	15.904   11.768/*        0.096/*         my_fpu_double/mantissa_round_reg[14]/D    1
CLK(R)->CLK(R)	15.903   11.768/*        0.097/*         my_fpu_double/mantissa_round_reg[19]/D    1
CLK(R)->CLK(R)	15.903   11.770/*        0.097/*         my_fpu_double/mantissa_round_reg[22]/D    1
CLK(R)->CLK(R)	15.903   11.770/*        0.097/*         my_fpu_double/mantissa_round_reg[12]/D    1
CLK(R)->CLK(R)	15.902   11.770/*        0.098/*         my_fpu_double/mantissa_round_reg[34]/D    1
CLK(R)->CLK(R)	15.903   11.771/*        0.097/*         my_fpu_double/mantissa_round_reg[15]/D    1
CLK(R)->CLK(R)	15.903   11.772/*        0.097/*         my_fpu_double/mantissa_round_reg[24]/D    1
CLK(R)->CLK(R)	15.904   11.772/*        0.096/*         my_fpu_double/mantissa_round_reg[16]/D    1
CLK(R)->CLK(R)	15.904   11.774/*        0.096/*         my_fpu_double/mantissa_round_reg[45]/D    1
CLK(R)->CLK(R)	15.904   11.774/*        0.096/*         my_fpu_double/mantissa_round_reg[25]/D    1
CLK(R)->CLK(R)	15.904   11.776/*        0.096/*         my_fpu_double/mantissa_round_reg[43]/D    1
CLK(R)->CLK(R)	15.904   11.776/*        0.096/*         my_fpu_double/mantissa_round_reg[20]/D    1
CLK(R)->CLK(R)	15.904   11.778/*        0.096/*         my_fpu_double/mantissa_round_reg[50]/D    1
CLK(R)->CLK(R)	15.904   11.779/*        0.096/*         my_fpu_double/mantissa_round_reg[44]/D    1
CLK(R)->CLK(R)	15.902   11.779/*        0.098/*         my_fpu_double/mantissa_round_reg[38]/D    1
CLK(R)->CLK(R)	15.904   11.779/*        0.096/*         my_fpu_double/mantissa_round_reg[41]/D    1
CLK(R)->CLK(R)	15.904   11.780/*        0.096/*         my_fpu_double/mantissa_round_reg[13]/D    1
CLK(R)->CLK(R)	15.904   11.782/*        0.096/*         my_fpu_double/mantissa_round_reg[49]/D    1
CLK(R)->CLK(R)	15.904   11.783/*        0.096/*         my_fpu_double/mantissa_round_reg[40]/D    1
CLK(R)->CLK(R)	15.904   11.784/*        0.096/*         my_fpu_double/mantissa_round_reg[6]/D    1
CLK(R)->CLK(R)	15.903   11.785/*        0.097/*         my_fpu_double/mantissa_round_reg[4]/D    1
CLK(R)->CLK(R)	15.904   11.788/*        0.096/*         my_fpu_double/mantissa_round_reg[39]/D    1
CLK(R)->CLK(R)	15.903   11.788/*        0.097/*         my_fpu_double/mantissa_round_reg[37]/D    1
CLK(R)->CLK(R)	15.903   11.789/*        0.097/*         my_fpu_double/mantissa_round_reg[3]/D    1
CLK(R)->CLK(R)	15.903   11.790/*        0.097/*         my_fpu_double/mantissa_round_reg[36]/D    1
CLK(R)->CLK(R)	15.903   11.791/*        0.097/*         my_fpu_double/mantissa_round_reg[0]/D    1
CLK(R)->CLK(R)	15.904   11.791/*        0.096/*         my_fpu_double/mantissa_round_reg[2]/D    1
CLK(R)->CLK(R)	15.904   11.791/*        0.096/*         my_fpu_double/mantissa_round_reg[5]/D    1
CLK(R)->CLK(R)	15.904   11.796/*        0.096/*         my_fpu_double/mantissa_round_reg[1]/D    1
CLK(R)->CLK(R)	15.897   11.798/*        0.103/*         my_fpu_double/exp_addsub_reg[8]/D    1
CLK(R)->CLK(R)	15.904   11.800/*        0.096/*         my_fpu_double/sign_round_reg/D    1
CLK(R)->CLK(R)	15.855   11.882/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[30]/D    1
CLK(R)->CLK(R)	15.855   11.884/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[41]/D    1
CLK(R)->CLK(R)	15.855   11.884/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[22]/D    1
CLK(R)->CLK(R)	15.855   11.884/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[42]/D    1
CLK(R)->CLK(R)	15.854   11.885/*        0.146/*         my_fpu_double/i_fpu_round/round_out_reg[16]/D    1
CLK(R)->CLK(R)	15.855   11.886/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[18]/D    1
CLK(R)->CLK(R)	15.855   11.886/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[28]/D    1
CLK(R)->CLK(R)	15.855   11.887/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[2]/D    1
CLK(R)->CLK(R)	15.856   11.887/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[26]/D    1
CLK(R)->CLK(R)	15.855   11.887/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[6]/D    1
CLK(R)->CLK(R)	15.855   11.887/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[9]/D    1
CLK(R)->CLK(R)	15.855   11.887/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[29]/D    1
CLK(R)->CLK(R)	15.855   11.888/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[7]/D    1
CLK(R)->CLK(R)	15.855   11.888/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[37]/D    1
CLK(R)->CLK(R)	15.855   11.888/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[14]/D    1
CLK(R)->CLK(R)	15.855   11.888/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[17]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[34]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[0]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[44]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[31]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[19]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[4]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[40]/D    1
CLK(R)->CLK(R)	15.855   11.889/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[35]/D    1
CLK(R)->CLK(R)	15.856   11.889/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[23]/D    1
CLK(R)->CLK(R)	15.855   11.890/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[15]/D    1
CLK(R)->CLK(R)	15.855   11.890/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[11]/D    1
CLK(R)->CLK(R)	15.856   11.890/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[24]/D    1
CLK(R)->CLK(R)	15.855   11.890/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[3]/D    1
CLK(R)->CLK(R)	15.855   11.890/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[33]/D    1
CLK(R)->CLK(R)	15.856   11.890/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[25]/D    1
CLK(R)->CLK(R)	15.856   11.890/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[49]/D    1
CLK(R)->CLK(R)	15.855   11.891/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[46]/D    1
CLK(R)->CLK(R)	15.856   11.891/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[5]/D    1
CLK(R)->CLK(R)	15.856   11.891/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[27]/D    1
CLK(R)->CLK(R)	15.855   11.891/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[13]/D    1
CLK(R)->CLK(R)	15.855   11.891/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[47]/D    1
CLK(R)->CLK(R)	15.856   11.891/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[36]/D    1
CLK(R)->CLK(R)	15.856   11.891/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[20]/D    1
CLK(R)->CLK(R)	15.855   11.892/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[39]/D    1
CLK(R)->CLK(R)	15.856   11.892/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[8]/D    1
CLK(R)->CLK(R)	15.856   11.892/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[21]/D    1
CLK(R)->CLK(R)	15.856   11.892/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[1]/D    1
CLK(R)->CLK(R)	15.856   11.892/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[43]/D    1
CLK(R)->CLK(R)	15.855   11.892/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[38]/D    1
CLK(R)->CLK(R)	15.855   11.893/*        0.145/*         my_fpu_double/i_fpu_round/round_out_reg[45]/D    1
CLK(R)->CLK(R)	15.856   11.894/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[10]/D    1
CLK(R)->CLK(R)	15.856   11.894/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[50]/D    1
CLK(R)->CLK(R)	15.856   11.895/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[12]/D    1
CLK(R)->CLK(R)	15.856   11.895/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[51]/D    1
CLK(R)->CLK(R)	15.856   11.895/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[48]/D    1
CLK(R)->CLK(R)	15.856   11.897/*        0.144/*         my_fpu_double/i_fpu_round/round_out_reg[32]/D    1
CLK(R)->CLK(R)	15.897   11.916/*        0.103/*         my_fpu_double/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */14.524        */0.190         my_fpu_double/count_cycles_reg[4]/D    1
CLK(R)->CLK(R)	15.926   14.526/*        0.074/*         my_fpu_double/mantissa_round_reg[55]/D    1
CLK(R)->CLK(R)	15.845   14.572/*        0.155/*         my_fpu_double/count_cycles_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.608/*        0.074/*         my_fpu_double/addsub_out_reg[55]/D    1
CLK(R)->CLK(R)	15.889   14.838/*        0.111/*         my_fpu_double/sub_enable_reg/D    1
CLK(R)->CLK(R)	15.839   */14.876        */0.161         my_fpu_double/add_enable_reg/D    1
CLK(R)->CLK(R)	15.841   */14.878        */0.159         my_fpu_double/mul_enable_reg/D    1
CLK(R)->CLK(R)	15.843   */14.904        */0.157         my_fpu_double/enable_reg_1_reg/D    1
CLK(R)->CLK(R)	15.844   */14.911        */0.156         my_fpu_double/enable_reg_reg/D    1
CLK(R)->CLK(R)	15.841   */14.913        */0.159         my_fpu_double/count_cycles_reg[0]/D    1
