<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p80" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_80{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_80{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_80{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_80{left:69px;bottom:1088px;letter-spacing:-0.22px;}
#t5_80{left:124px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t6_80{left:444px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t7_80{left:124px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t8_80{left:124px;bottom:1037px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#t9_80{left:124px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_80{left:69px;bottom:988px;letter-spacing:-0.18px;}
#tb_80{left:124px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_80{left:408px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_80{left:124px;bottom:955px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#te_80{left:124px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tf_80{left:69px;bottom:906px;letter-spacing:-0.17px;}
#tg_80{left:124px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#th_80{left:382px;bottom:889px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#ti_80{left:124px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_80{left:124px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_80{left:124px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#tl_80{left:124px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_80{left:124px;bottom:797px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_80{left:124px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_80{left:124px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_80{left:124px;bottom:739px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_80{left:69px;bottom:715px;letter-spacing:-0.17px;}
#tr_80{left:124px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_80{left:546px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tt_80{left:124px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_80{left:124px;bottom:664px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tv_80{left:69px;bottom:640px;letter-spacing:-0.17px;}
#tw_80{left:124px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tx_80{left:732px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#ty_80{left:124px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_80{left:124px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_80{left:124px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t11_80{left:124px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t12_80{left:124px;bottom:539px;letter-spacing:-0.21px;}
#t13_80{left:195px;bottom:539px;}
#t14_80{left:204px;bottom:539px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t15_80{left:124px;bottom:515px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#t16_80{left:124px;bottom:498px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t17_80{left:124px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_80{left:124px;bottom:464px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_80{left:596px;bottom:464px;}
#t1a_80{left:605px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1b_80{left:124px;bottom:448px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1c_80{left:440px;bottom:407px;letter-spacing:-0.13px;}
#t1d_80{left:122px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_80{left:122px;bottom:370px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#t1f_80{left:122px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_80{left:122px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1h_80{left:69px;bottom:290px;letter-spacing:-0.19px;}
#t1i_80{left:124px;bottom:273px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t1j_80{left:805px;bottom:273px;}
#t1k_80{left:124px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1l_80{left:124px;bottom:240px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1m_80{left:124px;bottom:223px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t1n_80{left:124px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_80{left:124px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_80{left:124px;bottom:165px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1q_80{left:124px;bottom:148px;letter-spacing:-0.14px;}

.s1_80{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_80{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_80{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_80{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_80{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_80{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts80" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg80Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg80" style="-webkit-user-select: none;"><object width="935" height="1210" data="80/80.svg" type="image/svg+xml" id="pdf80" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_80" class="t s1_80">2-18 </span><span id="t2_80" class="t s1_80">Vol. 3A </span>
<span id="t3_80" class="t s2_80">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_80" class="t s3_80">CR4.PAE </span>
<span id="t5_80" class="t s4_80">Physical Address Extension (bit 5 of CR4) </span><span id="t6_80" class="t s3_80">— When set, enables paging to produce physical addresses </span>
<span id="t7_80" class="t s3_80">with more than 32 bits. When clear, restricts physical addresses to 32 bits. PAE must be set before entering </span>
<span id="t8_80" class="t s3_80">IA-32e mode. </span>
<span id="t9_80" class="t s3_80">See also: Chapter 4, “Paging.” </span>
<span id="ta_80" class="t s3_80">CR4.MCE </span>
<span id="tb_80" class="t s4_80">Machine-Check Enable (bit 6 of CR4) </span><span id="tc_80" class="t s3_80">— Enables the machine-check exception when set; disables the </span>
<span id="td_80" class="t s3_80">machine-check exception when clear. </span>
<span id="te_80" class="t s3_80">See also: Chapter 16, “Machine-Check Architecture.” </span>
<span id="tf_80" class="t s3_80">CR4.PGE </span>
<span id="tg_80" class="t s4_80">Page Global Enable (bit 7 of CR4) </span><span id="th_80" class="t s3_80">— (Introduced in the P6 family processors.) Enables the global page </span>
<span id="ti_80" class="t s3_80">feature when set; disables the global page feature when clear. The global page feature allows frequently </span>
<span id="tj_80" class="t s3_80">used or shared pages to be marked as global to all users (done with the global flag, bit 8, in a page-direc- </span>
<span id="tk_80" class="t s3_80">tory-pointer-table entry, a page-directory entry, or a page-table entry). Global pages are not flushed from </span>
<span id="tl_80" class="t s3_80">the translation-lookaside buffer (TLB) on a task switch or a write to register CR3. </span>
<span id="tm_80" class="t s3_80">When enabling the global page feature, paging must be enabled (by setting the PG flag in control register </span>
<span id="tn_80" class="t s3_80">CR0) before the PGE flag is set. Reversing this sequence may affect program correctness, and processor </span>
<span id="to_80" class="t s3_80">performance will be impacted. </span>
<span id="tp_80" class="t s3_80">See also: Section 4.10, “Caching Translation Information.” </span>
<span id="tq_80" class="t s3_80">CR4.PCE </span>
<span id="tr_80" class="t s4_80">Performance-Monitoring Counter Enable (bit 8 of CR4) </span><span id="ts_80" class="t s3_80">— Enables execution of the RDPMC instruc- </span>
<span id="tt_80" class="t s3_80">tion for programs or procedures running at any protection level when set; RDPMC instruction can be </span>
<span id="tu_80" class="t s3_80">executed only at protection level 0 when clear. </span>
<span id="tv_80" class="t s3_80">CR4.OSFXSR </span>
<span id="tw_80" class="t s4_80">Operating System Support for FXSAVE and FXRSTOR instructions (bit 9 of CR4) </span><span id="tx_80" class="t s3_80">— When set, this </span>
<span id="ty_80" class="t s3_80">flag: (1) indicates to software that the operating system supports the use of the FXSAVE and FXRSTOR </span>
<span id="tz_80" class="t s3_80">instructions, (2) enables the FXSAVE and FXRSTOR instructions to save and restore the contents of the </span>
<span id="t10_80" class="t s3_80">XMM and MXCSR registers along with the contents of the x87 FPU and MMX registers, and (3) enables the </span>
<span id="t11_80" class="t s3_80">processor to execute SSE/SSE2/SSE3/SSSE3/SSE4 instructions, with the exception of the PAUSE, </span>
<span id="t12_80" class="t s3_80">PREFETCH</span><span id="t13_80" class="t s5_80">h</span><span id="t14_80" class="t s3_80">, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT. </span>
<span id="t15_80" class="t s3_80">If this flag is clear, the FXSAVE and FXRSTOR instructions will save and restore the contents of the x87 FPU </span>
<span id="t16_80" class="t s3_80">and MMX registers, but they may not save and restore the contents of the XMM and MXCSR registers. Also, </span>
<span id="t17_80" class="t s3_80">the processor will generate an invalid opcode exception (#UD) if it attempts to execute any </span>
<span id="t18_80" class="t s3_80">SSE/SSE2/SSE3 instruction, with the exception of PAUSE, PREFETCH</span><span id="t19_80" class="t s5_80">h</span><span id="t1a_80" class="t s3_80">, SFENCE, LFENCE, MFENCE, </span>
<span id="t1b_80" class="t s3_80">MOVNTI, CLFLUSH, CRC32, and POPCNT. The operating system or executive must explicitly set this flag. </span>
<span id="t1c_80" class="t s6_80">NOTE </span>
<span id="t1d_80" class="t s3_80">CPUID feature flag FXSR indicates availability of the FXSAVE/FXRSTOR instructions. The OSFXSR </span>
<span id="t1e_80" class="t s3_80">bit provides operating system software with a means of enabling FXSAVE/FXRSTOR to save/restore </span>
<span id="t1f_80" class="t s3_80">the contents of the X87 FPU, XMM, and MXCSR registers. Consequently OSFXSR bit indicates that </span>
<span id="t1g_80" class="t s3_80">the operating system provides context switch support for SSE/SSE2/SSE3/SSSE3/SSE4. </span>
<span id="t1h_80" class="t s3_80">CR4.OSXMMEXCPT </span>
<span id="t1i_80" class="t s4_80">Operating System Support for Unmasked SIMD Floating-Point Exceptions (bit 10 of CR4) </span><span id="t1j_80" class="t s3_80">— </span>
<span id="t1k_80" class="t s3_80">When set, indicates that the operating system supports the handling of unmasked SIMD floating-point </span>
<span id="t1l_80" class="t s3_80">exceptions through an exception handler that is invoked when a SIMD floating-point exception (#XM) is </span>
<span id="t1m_80" class="t s3_80">generated. SIMD floating-point exceptions are only generated by SSE/SSE2/SSE3/SSE4.1 SIMD floating- </span>
<span id="t1n_80" class="t s3_80">point instructions. </span>
<span id="t1o_80" class="t s3_80">The operating system or executive must explicitly set this flag. If this flag is not set, the processor will </span>
<span id="t1p_80" class="t s3_80">generate an invalid opcode exception (#UD) whenever it detects an unmasked SIMD floating-point excep- </span>
<span id="t1q_80" class="t s3_80">tion. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
