Data cache: miss, set = 0
Memory: 83000000
Data cache: miss, set = 1
Memory: 83000008
83000000
83000004
83000008
8300000c
83000000
Data cache: hit, set = 0, entry = 0:
    83000000 83000004
Memory: 83000000
Data cache: miss, set = 1
Memory: 83000008
83000000
83000004
83000008
8300000c
Data cache: hit, set = 0, entry = 0:
    87000000 83000004
Memory: 87000000
Data cache: miss, set = 1
Memory: 83000008
87000000
83000004
83000008
8300000c
Data cache: hit, set = 0, entry = 0:
    87000000 87000004
Memory: 87000000
Data cache: miss, set = 1
Memory: 83000008
87000000
87000004
83000008
8300000c
Data cache: hit, set = 0, entry = 0:
    87000000 87000004
Memory: 87000000
Data cache: miss, set = 1
Memory: 8f000008
87000000
87000004
8f000008
8300000c
Data cache: hit, set = 0, entry = 0:
    87000000 87000004
Memory: 87000000
Data cache: miss, set = 1
Memory: 8f000008
87000000
87000004
8f000008
8f00000c
Instructions executed: 5
Data cache access count: 5
Data cache miss rate: 0.600000
memory access count: 10
CPU cycle count: 5
Stall cycles accessing memory: 122
Average CPI (ideal): 1.000000
Average CPI (actual): 25.400000
