Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 22 14:00:53 2023
| Host         : DESKTOP-8NRDOME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             199 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | A/eqOp           |                        |                1 |              2 |
|  clk_IBUF_BUFG |                  | ID_EX/output_reg[16]_0 |                4 |             16 |
|  clk_IBUF_BUFG | A/cnt_reg_rep[7] | B/cnt_reg[0]           |                7 |             24 |
| ~clk_IBUF_BUFG | A/p_1_in         |                        |                6 |             48 |
|  clk_IBUF_BUFG |                  |                        |               56 |            217 |
+----------------+------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


