

================================================================
== Vivado HLS Report for 'conv_line_buffer_shi'
================================================================
* Date:           Sun Dec  6 12:05:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.152|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|   15|   15| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      -|     -|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   389|    -|
|Register         |        -|      -|    623|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    623|   389|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|      3|     4|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  65|         16|    1|         16|
    |cal_conv_address0          |  44|          9|    4|         36|
    |cal_conv_address1          |  41|          8|    4|         32|
    |cal_conv_d0                |  27|          5|   32|        160|
    |cal_conv_d1                |  21|          4|   32|        128|
    |conv_line_buffer_address0  |  53|         12|    4|         48|
    |conv_line_buffer_address1  |  50|         11|    4|         44|
    |conv_line_buffer_d0        |  44|          9|   32|        288|
    |conv_line_buffer_d1        |  44|          9|   32|        288|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 389|         83|  145|       1040|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  15|   0|   15|          0|
    |ap_port_reg_data                 |  32|   0|   32|          0|
    |cal_conv_load_11_reg_163         |  32|   0|   32|          0|
    |cal_conv_load_12_reg_168         |  32|   0|   32|          0|
    |cal_conv_load_1_reg_146          |  32|   0|   32|          0|
    |cal_conv_load_reg_141            |  32|   0|   32|          0|
    |conv_line_buffer_loa_10_reg_203  |  32|   0|   32|          0|
    |conv_line_buffer_loa_11_reg_208  |  32|   0|   32|          0|
    |conv_line_buffer_loa_1_reg_157   |  32|   0|   32|          0|
    |conv_line_buffer_loa_4_reg_173   |  32|   0|   32|          0|
    |conv_line_buffer_loa_5_reg_178   |  32|   0|   32|          0|
    |conv_line_buffer_loa_6_reg_183   |  32|   0|   32|          0|
    |conv_line_buffer_loa_7_reg_188   |  32|   0|   32|          0|
    |conv_line_buffer_loa_8_reg_193   |  32|   0|   32|          0|
    |conv_line_buffer_loa_9_reg_198   |  32|   0|   32|          0|
    |conv_line_buffer_loa_reg_151     |  32|   0|   32|          0|
    |reg_119                          |  32|   0|   32|          0|
    |reg_124                          |  32|   0|   32|          0|
    |reg_129                          |  32|   0|   32|          0|
    |reg_135                          |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 623|   0|  623|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_done                    | out |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|ap_ce                      |  in |    1| ap_ctrl_hs | conv_line_buffer_shi | return value |
|data                       |  in |   32|   ap_none  |         data         |    scalar    |
|cal_conv_address0          | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce0               | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_we0               | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_d0                | out |   32|  ap_memory |       cal_conv       |     array    |
|cal_conv_q0                |  in |   32|  ap_memory |       cal_conv       |     array    |
|cal_conv_address1          | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce1               | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_we1               | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_d1                | out |   32|  ap_memory |       cal_conv       |     array    |
|cal_conv_q1                |  in |   32|  ap_memory |       cal_conv       |     array    |
|conv_line_buffer_address0  | out |    4|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_ce0       | out |    1|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_we0       | out |    1|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_d0        | out |   32|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_q0        |  in |   32|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_address1  | out |    4|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_ce1       | out |    1|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_we1       | out |    1|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_d1        | out |   32|  ap_memory |   conv_line_buffer   |     array    |
|conv_line_buffer_q1        |  in |   32|  ap_memory |   conv_line_buffer   |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:58]   --->   Operation 16 'load' 'cal_conv_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 17 [2/2] (2.15ns)   --->   "%cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:59]   --->   Operation 17 'load' 'cal_conv_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 18 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:69]   --->   Operation 18 'load' 'conv_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 19 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:69]   --->   Operation 19 'load' 'conv_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 20 [1/2] (2.15ns)   --->   "%cal_conv_load = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:58]   --->   Operation 20 'load' 'cal_conv_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 21 [1/2] (2.15ns)   --->   "%cal_conv_load_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:59]   --->   Operation 21 'load' 'cal_conv_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%cal_conv_load_9 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4" [conv.cpp:67]   --->   Operation 22 'load' 'cal_conv_load_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%cal_conv_load_10 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8" [conv.cpp:67]   --->   Operation 23 'load' 'cal_conv_load_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 24 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:69]   --->   Operation 24 'load' 'conv_line_buffer_loa' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_1 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:69]   --->   Operation 25 'load' 'conv_line_buffer_loa_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 26 'load' 'conv_line_buffer_loa_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 27 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 27 'load' 'conv_line_buffer_loa_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%cal_conv_load_9 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4" [conv.cpp:67]   --->   Operation 28 'load' 'cal_conv_load_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%cal_conv_load_10 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8" [conv.cpp:67]   --->   Operation 29 'load' 'cal_conv_load_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 30 [2/2] (2.15ns)   --->   "%cal_conv_load_11 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16" [conv.cpp:67]   --->   Operation 30 'load' 'cal_conv_load_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 31 [2/2] (2.15ns)   --->   "%cal_conv_load_12 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4" [conv.cpp:67]   --->   Operation 31 'load' 'cal_conv_load_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_2 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 32 'load' 'conv_line_buffer_loa_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_3 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 33 'load' 'conv_line_buffer_loa_3' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 34 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 34 'load' 'conv_line_buffer_loa_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 35 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 35 'load' 'conv_line_buffer_loa_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 36 [1/2] (2.15ns)   --->   "%cal_conv_load_11 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16" [conv.cpp:67]   --->   Operation 36 'load' 'cal_conv_load_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 37 [1/2] (2.15ns)   --->   "%cal_conv_load_12 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4" [conv.cpp:67]   --->   Operation 37 'load' 'cal_conv_load_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 38 [2/2] (2.15ns)   --->   "%cal_conv_load_13 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4" [conv.cpp:67]   --->   Operation 38 'load' 'cal_conv_load_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 39 [2/2] (2.15ns)   --->   "%cal_conv_load_14 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16" [conv.cpp:67]   --->   Operation 39 'load' 'cal_conv_load_14' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 40 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_4 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 40 'load' 'conv_line_buffer_loa_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 41 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_5 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 41 'load' 'conv_line_buffer_loa_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 42 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 42 'load' 'conv_line_buffer_loa_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 43 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:82]   --->   Operation 43 'load' 'conv_line_buffer_loa_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 44 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_9, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 0), align 16" [conv.cpp:67]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 45 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_10, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 1), align 4" [conv.cpp:67]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 46 [1/2] (2.15ns)   --->   "%cal_conv_load_13 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4" [conv.cpp:67]   --->   Operation 46 'load' 'cal_conv_load_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 47 [1/2] (2.15ns)   --->   "%cal_conv_load_14 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16" [conv.cpp:67]   --->   Operation 47 'load' 'cal_conv_load_14' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 48 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_6 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 48 'load' 'conv_line_buffer_loa_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 49 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_7 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:82]   --->   Operation 49 'load' 'conv_line_buffer_loa_7' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 50 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 50 'load' 'conv_line_buffer_loa_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 51 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 51 'load' 'conv_line_buffer_loa_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 52 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 2), align 8" [conv.cpp:69]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 53 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_11, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4" [conv.cpp:67]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 54 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_8 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 54 'load' 'conv_line_buffer_loa_8' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 55 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_9 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 55 'load' 'conv_line_buffer_loa_9' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 56 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 56 'load' 'conv_line_buffer_loa_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 57 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 57 'load' 'conv_line_buffer_loa_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 58 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_12, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 4), align 16" [conv.cpp:67]   --->   Operation 58 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 59 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_1, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 5), align 4" [conv.cpp:69]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 60 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_10 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 60 'load' 'conv_line_buffer_loa_10' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 61 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_11 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 61 'load' 'conv_line_buffer_loa_11' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 62 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 62 'load' 'conv_line_buffer_loa_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 63 [2/2] (2.15ns)   --->   "%conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:82]   --->   Operation 63 'load' 'conv_line_buffer_loa_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 64 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_13, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8" [conv.cpp:67]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 65 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_14, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 7), align 4" [conv.cpp:67]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 66 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_2, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 0), align 16" [conv.cpp:82]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 67 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_3, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 1), align 4" [conv.cpp:82]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 68 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_12 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 68 'load' 'conv_line_buffer_loa_12' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 69 [1/2] (2.15ns)   --->   "%conv_line_buffer_loa_13 = load i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:82]   --->   Operation 69 'load' 'conv_line_buffer_loa_13' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind" [conv.cpp:54]   --->   Operation 70 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (2.15ns)   --->   "store i32 %data_read, i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 8), align 16" [conv.cpp:71]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 72 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 2), align 8" [conv.cpp:82]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 73 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_4, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 3), align 4" [conv.cpp:82]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 74 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_5, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 4), align 16" [conv.cpp:82]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 75 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_6, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 5), align 4" [conv.cpp:82]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 76 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_7, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 6), align 8" [conv.cpp:82]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 77 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 7), align 4" [conv.cpp:80]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 78 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_8, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 8), align 16" [conv.cpp:82]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 79 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_9, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 9), align 4" [conv.cpp:82]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 80 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 10), align 8" [conv.cpp:82]   --->   Operation 80 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 81 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_10, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 11), align 4" [conv.cpp:82]   --->   Operation 81 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 82 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_11, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 12), align 16" [conv.cpp:82]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 83 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_12, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 13), align 4" [conv.cpp:82]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 84 [1/1] (2.15ns)   --->   "store i32 %conv_line_buffer_loa_13, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 14), align 8" [conv.cpp:82]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 85 [1/1] (2.15ns)   --->   "store i32 %cal_conv_load_1, i32* getelementptr inbounds ([16 x i32]* @conv_line_buffer, i64 0, i64 15), align 4" [conv.cpp:80]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:86]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cal_conv]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv_line_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cal_conv_load           (load ) [ 0001111111110000]
cal_conv_load_1         (load ) [ 0001111111111111]
conv_line_buffer_loa    (load ) [ 0001111111000000]
conv_line_buffer_loa_1  (load ) [ 0001111111111100]
cal_conv_load_9         (load ) [ 0000110000000000]
cal_conv_load_10        (load ) [ 0000110000000000]
conv_line_buffer_loa_2  (load ) [ 0000111110000000]
conv_line_buffer_loa_3  (load ) [ 0000111110000000]
cal_conv_load_11        (load ) [ 0000011000000000]
cal_conv_load_12        (load ) [ 0000011100000000]
conv_line_buffer_loa_4  (load ) [ 0000011111000000]
conv_line_buffer_loa_5  (load ) [ 0000011111100000]
store_ln67              (store) [ 0000000000000000]
store_ln67              (store) [ 0000000000000000]
cal_conv_load_13        (load ) [ 0000001110000000]
cal_conv_load_14        (load ) [ 0000001110000000]
conv_line_buffer_loa_6  (load ) [ 0000001111100000]
conv_line_buffer_loa_7  (load ) [ 0000001111110000]
store_ln69              (store) [ 0000000000000000]
store_ln67              (store) [ 0000000000000000]
conv_line_buffer_loa_8  (load ) [ 0000000111111000]
conv_line_buffer_loa_9  (load ) [ 0000000111111000]
store_ln67              (store) [ 0000000000000000]
store_ln69              (store) [ 0000000000000000]
conv_line_buffer_loa_10 (load ) [ 0000000011111100]
conv_line_buffer_loa_11 (load ) [ 0000000011111110]
store_ln67              (store) [ 0000000000000000]
store_ln67              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
conv_line_buffer_loa_12 (load ) [ 0000000001111110]
conv_line_buffer_loa_13 (load ) [ 0000000001111111]
data_read               (read ) [ 0000000000000000]
store_ln71              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln80              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln82              (store) [ 0000000000000000]
store_ln80              (store) [ 0000000000000000]
ret_ln86                (ret  ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cal_conv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_line_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_line_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/9 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="32" slack="2"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="2"/>
<pin id="73" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cal_conv_load/1 cal_conv_load_1/1 cal_conv_load_9/2 cal_conv_load_10/2 cal_conv_load_11/3 cal_conv_load_12/3 cal_conv_load_13/4 cal_conv_load_14/4 store_ln67/5 store_ln67/5 store_ln69/6 store_ln67/6 store_ln67/7 store_ln69/7 store_ln67/8 store_ln67/8 store_ln71/9 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="5"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="5"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="4"/>
<pin id="84" dir="1" index="7" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv_line_buffer_loa/1 conv_line_buffer_loa_1/1 conv_line_buffer_loa_2/2 conv_line_buffer_loa_3/2 conv_line_buffer_loa_4/3 conv_line_buffer_loa_5/3 conv_line_buffer_loa_6/4 conv_line_buffer_loa_7/4 conv_line_buffer_loa_8/5 conv_line_buffer_loa_9/5 conv_line_buffer_loa_10/6 conv_line_buffer_loa_11/6 conv_line_buffer_loa_12/7 conv_line_buffer_loa_13/7 store_ln82/8 store_ln82/8 store_ln82/9 store_ln82/9 store_ln82/10 store_ln82/10 store_ln82/11 store_ln80/11 store_ln82/12 store_ln82/12 store_ln82/13 store_ln82/13 store_ln82/14 store_ln82/14 store_ln82/15 store_ln80/15 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_conv_load_9 cal_conv_load_13 "/>
</bind>
</comp>

<comp id="124" class="1005" name="reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2"/>
<pin id="126" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_conv_load_10 cal_conv_load_14 "/>
</bind>
</comp>

<comp id="129" class="1005" name="reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="5"/>
<pin id="131" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_2 conv_line_buffer_loa_12 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="5"/>
<pin id="137" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_3 conv_line_buffer_loa_13 "/>
</bind>
</comp>

<comp id="141" class="1005" name="cal_conv_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="9"/>
<pin id="143" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="cal_conv_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="cal_conv_load_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="13"/>
<pin id="148" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="cal_conv_load_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="conv_line_buffer_loa_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="4"/>
<pin id="153" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa "/>
</bind>
</comp>

<comp id="157" class="1005" name="conv_line_buffer_loa_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="5"/>
<pin id="159" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="cal_conv_load_11_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cal_conv_load_11 "/>
</bind>
</comp>

<comp id="168" class="1005" name="cal_conv_load_12_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="3"/>
<pin id="170" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cal_conv_load_12 "/>
</bind>
</comp>

<comp id="173" class="1005" name="conv_line_buffer_loa_4_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="5"/>
<pin id="175" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="conv_line_buffer_loa_5_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="6"/>
<pin id="180" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_5 "/>
</bind>
</comp>

<comp id="183" class="1005" name="conv_line_buffer_loa_6_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="5"/>
<pin id="185" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_6 "/>
</bind>
</comp>

<comp id="188" class="1005" name="conv_line_buffer_loa_7_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="6"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_7 "/>
</bind>
</comp>

<comp id="193" class="1005" name="conv_line_buffer_loa_8_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="6"/>
<pin id="195" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_8 "/>
</bind>
</comp>

<comp id="198" class="1005" name="conv_line_buffer_loa_9_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="6"/>
<pin id="200" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_9 "/>
</bind>
</comp>

<comp id="203" class="1005" name="conv_line_buffer_loa_10_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="6"/>
<pin id="205" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_10 "/>
</bind>
</comp>

<comp id="208" class="1005" name="conv_line_buffer_loa_11_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="7"/>
<pin id="210" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv_line_buffer_loa_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="54" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="112"><net_src comp="58" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="122"><net_src comp="64" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="127"><net_src comp="64" pin="7"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="132"><net_src comp="75" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="138"><net_src comp="75" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="144"><net_src comp="64" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="149"><net_src comp="64" pin="7"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="154"><net_src comp="75" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="160"><net_src comp="75" pin="7"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="166"><net_src comp="64" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="171"><net_src comp="64" pin="7"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="176"><net_src comp="75" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="181"><net_src comp="75" pin="7"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="186"><net_src comp="75" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="191"><net_src comp="75" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="196"><net_src comp="75" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="201"><net_src comp="75" pin="7"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="206"><net_src comp="75" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="75" pin=4"/></net>

<net id="211"><net_src comp="75" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: cal_conv | {5 6 7 8 9 }
	Port: conv_line_buffer | {8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: conv_line_buffer_shi : data | {9 }
	Port: conv_line_buffer_shi : cal_conv | {1 2 3 4 5 }
	Port: conv_line_buffer_shi : conv_line_buffer | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   | data_read_read_fu_58 |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    cal_conv_load_11_reg_163   |   32   |
|    cal_conv_load_12_reg_168   |   32   |
|    cal_conv_load_1_reg_146    |   32   |
|     cal_conv_load_reg_141     |   32   |
|conv_line_buffer_loa_10_reg_203|   32   |
|conv_line_buffer_loa_11_reg_208|   32   |
| conv_line_buffer_loa_1_reg_157|   32   |
| conv_line_buffer_loa_4_reg_173|   32   |
| conv_line_buffer_loa_5_reg_178|   32   |
| conv_line_buffer_loa_6_reg_183|   32   |
| conv_line_buffer_loa_7_reg_188|   32   |
| conv_line_buffer_loa_8_reg_193|   32   |
| conv_line_buffer_loa_9_reg_198|   32   |
|  conv_line_buffer_loa_reg_151 |   32   |
|            reg_119            |   32   |
|            reg_124            |   32   |
|            reg_129            |   32   |
|            reg_135            |   32   |
+-------------------------------+--------+
|             Total             |   576  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   8  |  32  |   256  ||    15   |
| grp_access_fu_64 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_64 |  p2  |   7  |   0  |    0   ||    15   |
| grp_access_fu_64 |  p4  |   3  |  32  |   96   ||    15   |
| grp_access_fu_75 |  p0  |  11  |  32  |   352  ||    21   |
| grp_access_fu_75 |  p1  |   8  |  32  |   256  ||    41   |
| grp_access_fu_75 |  p2  |  10  |   0  |    0   ||    21   |
| grp_access_fu_75 |  p4  |   8  |  32  |   256  ||    41   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1344  || 14.9283 ||   190   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   190  |
|  Register |    -   |   576  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   576  |   190  |
+-----------+--------+--------+--------+
