{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523285121503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523285121507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 15:45:21 2018 " "Processing started: Mon Apr 09 15:45:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523285121507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285121507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_projecto_fase2 -c Mini_projecto_fase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_projecto_fase2 -c Mini_projecto_fase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285121507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523285122018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523285122018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285134257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timercounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerCounter-Behavioral " "Found design unit 1: TimerCounter-Behavioral" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134260 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285134260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285134263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_projecto_fase2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_projecto_fase2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_projecto_fase2-SHell " "Found design unit 1: Mini_projecto_fase2-SHell" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_projecto_fase2 " "Found entity 1: Mini_projecto_fase2" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523285134267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285134267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_projecto_fase2 " "Elaborating entity \"Mini_projecto_fase2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523285134307 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..0\] Mini_projecto_fase2.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[7..0\]\" at Mini_projecto_fase2.vhd(9)" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285134310 "|Mini_projecto_fase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clk1Hz A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:clk1Hz\"" {  } { { "Mini_projecto_fase2.vhd" "clk1Hz" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523285134334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerCounter TimerCounter:counter A:behavioral " "Elaborating entity \"TimerCounter\" using architecture \"A:behavioral\" for hierarchy \"TimerCounter:counter\"" {  } { { "Mini_projecto_fase2.vhd" "counter" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523285134336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start TimerCounter.vhd(28) " "VHDL Process Statement warning at TimerCounter.vhd(28): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523285134337 "|Mini_projecto_fase2|TimerCounter:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TimerCounter.vhd(32) " "VHDL Process Statement warning at TimerCounter.vhd(32): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523285134337 "|Mini_projecto_fase2|TimerCounter:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable TimerCounter.vhd(37) " "VHDL Process Statement warning at TimerCounter.vhd(37): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523285134337 "|Mini_projecto_fase2|TimerCounter:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_start TimerCounter.vhd(37) " "VHDL Process Statement warning at TimerCounter.vhd(37): signal \"s_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerCounter.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/TimerCounter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523285134338 "|Mini_projecto_fase2|TimerCounter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:Hex0Dec A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:Hex0Dec\"" {  } { { "Mini_projecto_fase2.vhd" "Hex0Dec" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523285134339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mini_projecto_fase2.vhd" "" { Text "C:/Data/Universidade/LSD/Mini_projecto/Fase2/Mini_projecto_fase2.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523285134987 "|Mini_projecto_fase2|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523285134987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523285135069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523285135707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523285135707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523285135798 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523285135798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523285135798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523285135798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523285135841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 15:45:35 2018 " "Processing ended: Mon Apr 09 15:45:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523285135841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523285135841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523285135841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523285135841 ""}
