// Seed: 3420518932
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    input wand id_13,
    output wire id_14,
    input uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri0 id_18,
    input uwire id_19,
    output tri0 id_20,
    input wand id_21,
    output tri id_22,
    output tri0 id_23,
    output wire id_24,
    input supply0 id_25,
    output uwire id_26,
    output wand id_27,
    output supply0 id_28
);
  assign id_26 = 1;
  assign id_22 = id_8;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    input wor id_14,
    output logic id_15,
    output tri0 id_16,
    input wire id_17,
    output wor id_18,
    input tri0 id_19,
    output supply1 id_20,
    output tri1 id_21,
    output uwire id_22,
    input tri id_23
);
  always @(posedge 1'd0 or posedge 1) begin
    if (id_12 - "") begin
      $display(id_12 | "" < id_5, 1, 1, 1);
    end else id_15 <= 1;
  end
  module_0(
      id_7,
      id_18,
      id_2,
      id_13,
      id_12,
      id_16,
      id_14,
      id_23,
      id_8,
      id_6,
      id_8,
      id_9,
      id_8,
      id_19,
      id_1,
      id_14,
      id_7,
      id_4,
      id_5,
      id_5,
      id_16,
      id_3,
      id_9,
      id_21,
      id_16,
      id_7,
      id_10,
      id_20,
      id_2
  );
endmodule
