INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo9/Desktop/2023HT01022_4to1Mux/lab1/lab1.srcs/sources_1/new/mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-2458] undeclared symbol y1, assumed default net type wire [C:/Users/argo9/Desktop/2023HT01022_4to1Mux/lab1/lab1.srcs/sources_1/new/mux_4to1.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo9/Desktop/2023HT01022_4to1Mux/lab1/lab1.srcs/sim_1/new/tb_mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/argo9/Desktop/2023HT01022_4to1Mux/lab1/lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
