#ifndef CORTEXM7_PPBROM_REGISTERS_H
#define CORTEXM7_PPBROM_REGISTERS_H
/**
 * @copyright
 * @file rom.h
 * @author Andrea Gianarda
 * @date 06th of May 2021
 * @brief Cortex M7 ROM table registers in private peripheral bus (PPB) register
*/

#include <stdint.h>
#include "registers/debug/common/rom.h"

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup CortexM7PPBROM Cortex M7 ROM table registers in private peripheral bus (PPB)
 *  @brief Cortex M7 ROM table registers in private peripheral bus (PPB) macros and structures
 *  @{
 */

typedef struct {
	RO uint32_t SCS;              /*!< System control space (SCS) register             (Offset 0x0)            */
	RO uint32_t DWT;              /*!< Data watchpoint and trace (DWT) register        (Offset 0x4)            */
	RO uint32_t FPB;              /*!< Flash patch and breakpoint (FPB) unit register  (Offset 0x8)            */
	RO uint32_t ITM;              /*!< Instrumentation trace macrocell (ITM) register  (Offset 0xC)            */
	RO uint32_t TPIU;             /*!< Trace port interface unit (TPIU) register       (Offset 0x10)           */
	RO uint32_t ETM;              /*!< Embedded trace macrocell (ETM) register         (Offset 0x14)           */
	RO uint32_t END;              /*!< End-of-table marker                             (Offset 0x18)           */
	   uint32_t reserved0[997U];  /*!< Reserved                                        (Offset 0x1C to 0xFAC)  */
	WO uint32_t LAR;              /*!< CoreSight lock access register                  (Offset 0xFB0)          */
	RO uint32_t LSR;              /*!< CoreSight lock status register                  (Offset 0xFB4)          */
	   uint32_t reserved1[5U];    /*!< Reserved                                        (Offset 0xFB8 to 0xFC8) */
	RO uint32_t MEMTYPE;          /*!< System memory type register                     (Offset 0xFCC)          */
	RO uint32_t PIDR4;            /*!< Peripheral identification 4 register            (Offset 0xFD0)          */
	RO uint32_t PIDR5;            /*!< Peripheral identification 5 register            (Offset 0xFD4)          */
	RO uint32_t PIDR6;            /*!< Peripheral identification 6 register            (Offset 0xFD8)          */
	RO uint32_t PIDR7;            /*!< Peripheral identification 7 register            (Offset 0xFDC)          */
	RO uint32_t PIDR0;            /*!< Peripheral identification 0 register            (Offset 0xFE0)          */
	RO uint32_t PIDR1;            /*!< Peripheral identification 1 register            (Offset 0xFE4)          */
	RO uint32_t PIDR2;            /*!< Peripheral identification 2 register            (Offset 0xFE8)          */
	RO uint32_t PIDR3;            /*!< Peripheral identification 3 register            (Offset 0xFEC)          */
	RO uint32_t CIDR0;            /*!< Component identification 0 register             (Offset 0xFF0)          */
	RO uint32_t CIDR1;            /*!< Component identification 1 register             (Offset 0xFF4)          */
	RO uint32_t CIDR2;            /*!< Component identification 2 register             (Offset 0xFF8)          */
	RO uint32_t CIDR3;            /*!< Component identification 3 register             (Offset 0xFFC)          */
} rom_regs;

/*!< Cortex M7 ROM table registers in private peripheral bus (PPB) registers */
/*!< System control space (SCS) register */
#define CORTEXM7PPBROM_SCS_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_SCS_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_SCS_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< Data watchpoint and trace (DWT) register */
#define CORTEXM7PPBROM_DWT_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_DWT_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_DWT_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< Flash patch and breakpoint (FPB) unit register */
#define CORTEXM7PPBROM_FPB_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_FPB_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_FPB_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< Instrumentation trace macrocell (ITM) register */
#define CORTEXM7PPBROM_ITM_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_ITM_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_ITM_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< Trace port interface unit (TPIU) register */
#define CORTEXM7PPBROM_TPIU_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_TPIU_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_TPIU_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< Embedded trace macrocell (ETM) register */
#define CORTEXM7PPBROM_ETM_ADDRESSOFFSET_MASK  (0xFFFFFUL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, ADDRESSOFFSET))  /*!< Mask  0xFFFFF001 */
#define CORTEXM7PPBROM_ETM_FORMAT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FORMAT))             /*!< Mask  0x00000002 */
#define CORTEXM7PPBROM_ETM_FITTED_MASK         (0x1UL << REGISTER_FIELD_OFFSET(ROM, COMPONENT, FITTED))             /*!< Mask  0x00000001 */

/*!< CoreSight lock access register */
#define CORTEXM7PPBROM_LAR_KEY_OFFSET  (0U)
#define CORTEXM7PPBROM_LAR_KEY_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Mask  0xFFFFFFFF */
#define CORTEXM7PPBROM_LAR_KEY_0       (0x00000001UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_LAR_KEY_1       (0x00000002UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_LAR_KEY_2       (0x00000004UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_LAR_KEY_3       (0x00000008UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_LAR_KEY_4       (0x00000010UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_LAR_KEY_5       (0x00000020UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_LAR_KEY_6       (0x00000040UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_LAR_KEY_7       (0x00000080UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000080 */
#define CORTEXM7PPBROM_LAR_KEY_8       (0x00000100UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000100 */
#define CORTEXM7PPBROM_LAR_KEY_9       (0x00000200UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000200 */
#define CORTEXM7PPBROM_LAR_KEY_10      (0x00000400UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000400 */
#define CORTEXM7PPBROM_LAR_KEY_11      (0x00000800UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00000800 */
#define CORTEXM7PPBROM_LAR_KEY_12      (0x00001000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00001000 */
#define CORTEXM7PPBROM_LAR_KEY_13      (0x00002000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00002000 */
#define CORTEXM7PPBROM_LAR_KEY_14      (0x00004000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00004000 */
#define CORTEXM7PPBROM_LAR_KEY_15      (0x00008000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00008000 */
#define CORTEXM7PPBROM_LAR_KEY_16      (0x00010000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00010000 */
#define CORTEXM7PPBROM_LAR_KEY_17      (0x00020000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00020000 */
#define CORTEXM7PPBROM_LAR_KEY_18      (0x00040000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00040000 */
#define CORTEXM7PPBROM_LAR_KEY_19      (0x00080000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00080000 */
#define CORTEXM7PPBROM_LAR_KEY_20      (0x00100000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00100000 */
#define CORTEXM7PPBROM_LAR_KEY_21      (0x00200000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00200000 */
#define CORTEXM7PPBROM_LAR_KEY_22      (0x00400000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00400000 */
#define CORTEXM7PPBROM_LAR_KEY_23      (0x00800000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x00800000 */
#define CORTEXM7PPBROM_LAR_KEY_24      (0x01000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x01000000 */
#define CORTEXM7PPBROM_LAR_KEY_25      (0x02000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x02000000 */
#define CORTEXM7PPBROM_LAR_KEY_26      (0x04000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x04000000 */
#define CORTEXM7PPBROM_LAR_KEY_27      (0x08000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x08000000 */
#define CORTEXM7PPBROM_LAR_KEY_28      (0x10000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x10000000 */
#define CORTEXM7PPBROM_LAR_KEY_29      (0x20000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x20000000 */
#define CORTEXM7PPBROM_LAR_KEY_30      (0x40000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x40000000 */
#define CORTEXM7PPBROM_LAR_KEY_31      (0x80000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LAR, KEY))  /*!< Value 0x80000000 */

/*!< CoreSight lock status register */
#define CORTEXM7PPBROM_LSR_NTT_OFFSET  (2U)
#define CORTEXM7PPBROM_LSR_NTT_MASK    (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LSR, NTT))  /*!< Mask  0x00000004 */

#define CORTEXM7PPBROM_LSR_SLK_OFFSET  (1U)
#define CORTEXM7PPBROM_LSR_SLK_MASK    (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LSR, SLK))  /*!< Mask  0x00000002 */

#define CORTEXM7PPBROM_LSR_SLI_OFFSET  (0U)
#define CORTEXM7PPBROM_LSR_SLI_MASK    (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, LSR, SLI))  /*!< Mask  0x00000001 */

/*!< Memory type register */
#define CORTEXM7PPBROM_MEMTYPE_SYSMEM_OFFSET  (0U)
#define CORTEXM7PPBROM_MEMTYPE_SYSMEM_MASK    (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, MEMTYPE, SYSMEM))  /*!< Mask  0x00000001 */

/*!< Peripheral identitication 4 register */
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_OFFSET    (4U)
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_MASK      (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, 4KCOUNT))    /*!< Mask  0x000000F0 */
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_0         (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, 4KCOUNT))    /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_1         (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, 4KCOUNT))    /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_2         (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, 4KCOUNT))    /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR4_4KCOUNT_3         (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, 4KCOUNT))    /*!< Value 0x00000080 */

#define CORTEXM7PPBROM_PIDR4_JEP106CON_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR4_JEP106CON_MASK    (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, JEP106CON))  /*!< Mask  0x0000000F */
#define CORTEXM7PPBROM_PIDR4_JEP106CON_0       (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, JEP106CON))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR4_JEP106CON_1       (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, JEP106CON))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR4_JEP106CON_2       (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, JEP106CON))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR4_JEP106CON_3       (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR4, JEP106CON))  /*!< Value 0x00000008 */

// Values of JEDEC JEP 106 continuation code in peripheral identification 4 register
#define CORTEXM7PPBROM_PIDR4JEP106_VALUE  (0x0UL)  /*!< Value 0x00000000 */

/*!< Peripheral identitication 5 register */
#define CORTEXM7PPBROM_PIDR5_RSVD_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR5_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Mask  0xFFFFFFFF */
#define CORTEXM7PPBROM_PIDR5_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR5_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR5_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR5_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_PIDR5_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR5_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR5_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR5_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000080 */
#define CORTEXM7PPBROM_PIDR5_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000100 */
#define CORTEXM7PPBROM_PIDR5_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000200 */
#define CORTEXM7PPBROM_PIDR5_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000400 */
#define CORTEXM7PPBROM_PIDR5_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00000800 */
#define CORTEXM7PPBROM_PIDR5_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00001000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00002000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00004000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00008000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00010000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00020000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00040000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00080000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00100000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00200000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00400000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x00800000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x01000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x02000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x04000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x08000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x10000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x20000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x40000000 */
#define CORTEXM7PPBROM_PIDR5_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR5, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 6 register */
#define CORTEXM7PPBROM_PIDR6_RSVD_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR6_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Mask  0xFFFFFFFF */
#define CORTEXM7PPBROM_PIDR6_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR6_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR6_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR6_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_PIDR6_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR6_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR6_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR6_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000080 */
#define CORTEXM7PPBROM_PIDR6_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000100 */
#define CORTEXM7PPBROM_PIDR6_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000200 */
#define CORTEXM7PPBROM_PIDR6_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000400 */
#define CORTEXM7PPBROM_PIDR6_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00000800 */
#define CORTEXM7PPBROM_PIDR6_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00001000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00002000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00004000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00008000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00010000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00020000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00040000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00080000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00100000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00200000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00400000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x00800000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x01000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x02000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x04000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x08000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x10000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x20000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x40000000 */
#define CORTEXM7PPBROM_PIDR6_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR6, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 7 register */
#define CORTEXM7PPBROM_PIDR7_RSVD_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR7_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Mask  0xFFFFFFFF */
#define CORTEXM7PPBROM_PIDR7_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR7_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR7_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR7_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_PIDR7_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR7_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR7_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR7_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000080 */
#define CORTEXM7PPBROM_PIDR7_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000100 */
#define CORTEXM7PPBROM_PIDR7_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000200 */
#define CORTEXM7PPBROM_PIDR7_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000400 */
#define CORTEXM7PPBROM_PIDR7_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00000800 */
#define CORTEXM7PPBROM_PIDR7_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00001000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00002000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00004000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00008000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00010000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00020000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00040000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00080000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00100000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00200000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00400000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x00800000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x01000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x02000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x04000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x08000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x10000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x20000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x40000000 */
#define CORTEXM7PPBROM_PIDR7_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR7, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 0 register */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR0_PARTNUM_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Mask  0x000000FF */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_0       (0x01UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_1       (0x02UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_2       (0x04UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_3       (0x08UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_4       (0x10UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_5       (0x20UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_6       (0x40UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR0_PARTNUM_7       (0x80UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR0, PARTNUM))  /*!< Value 0x00000080 */

// Values of part number register
#define CORTEXM7PPBROM_PIDR0PARTNUM_ST   (0x50UL)  /*!< Value 0x00000050 */
#define CORTEXM7PPBROM_PIDR0PARTNUM_ARM  (0x75UL)  /*!< Value 0x00000075 */

/*!< Peripheral identitication 1 register */
#define CORTEXM7PPBROM_PIDR1_JEP106ID_OFFSET  (4U)
#define CORTEXM7PPBROM_PIDR1_JEP106ID_MASK    (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, JEP106ID))  /*!< Mask  0x000000F0 */
#define CORTEXM7PPBROM_PIDR1_JEP106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, JEP106ID))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR1_JEP106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, JEP106ID))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR1_JEP106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, JEP106ID))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR1_JEP106ID_3       (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, JEP106ID))  /*!< Value 0x00000080 */

#define CORTEXM7PPBROM_PIDR1_PARTNUM_OFFSET   (0U)
#define CORTEXM7PPBROM_PIDR1_PARTNUM_MASK     (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, PARTNUM))   /*!< Mask  0x0000000F */
#define CORTEXM7PPBROM_PIDR1_PARTNUM_0        (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, PARTNUM))   /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR1_PARTNUM_1        (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, PARTNUM))   /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR1_PARTNUM_2        (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, PARTNUM))   /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR1_PARTNUM_3        (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR1, PARTNUM))   /*!< Value 0x00000008 */

// Values of part number register
#define CORTEXM7PPBROM_PIDR1PARTNUM_ST   (0x8UL)  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_PIDR1PARTNUM_ARM  (0x9UL)  /*!< Value 0x00000009 */

// Values of JEDEC JEP 106 ID code in peripheral identification 1 register
#define CORTEXM7PPBROM_PIDR1JEP106ID_VALUE  (0x0UL)  /*!< Value 0x00000000 */

/*!< Peripheral identitication 2 register */
#define CORTEXM7PPBROM_PIDR2_REVISION_OFFSET    (4U)
#define CORTEXM7PPBROM_PIDR2_REVISION_MASK      (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, REVISION))    /*!< Mask  0x000000F0 */
#define CORTEXM7PPBROM_PIDR2_REVISION_0         (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, REVISION))    /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR2_REVISION_1         (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, REVISION))    /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR2_REVISION_2         (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, REVISION))    /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR2_REVISION_3         (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, REVISION))    /*!< Value 0x00000080 */

#define CORTEXM7PPBROM_PIDR2_JEDEC_OFFSET       (3U)
#define CORTEXM7PPBROM_PIDR2_JEDEC_MASK         (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, JEDEC))       /*!< Mask  0x00000008 */

#define CORTEXM7PPBROM_PIDR2_JEDEC106ID_OFFSET  (0U)
#define CORTEXM7PPBROM_PIDR2_JEDEC106ID_MASK    (0x7UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, JEDEC106ID))  /*!< Mask  0x00000007 */
#define CORTEXM7PPBROM_PIDR2_JEDEC106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, JEDEC106ID))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR2_JEDEC106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, JEDEC106ID))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR2_JEDEC106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR2, JEDEC106ID))  /*!< Value 0x00000004 */

// Values of revision number register
#define CORTEXM7PPBROM_REVISION_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of JEDEC assigned value select bit
#define CORTEXM7PPBROM_JEDEC_VALUE  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define CORTEXM7PPBROM_PIDR2JEP106ID_VALUE  (0x2UL)  /*!< Value 0x00000002 */

/*!< Peripheral identitication 3 register */
#define CORTEXM7PPBROM_PIDR3_REVAND_OFFSET  (4U)
#define CORTEXM7PPBROM_PIDR3_REVAND_MASK    (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, REVAND))  /*!< Mask  0x000000F0 */
#define CORTEXM7PPBROM_PIDR3_REVAND_0       (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, REVAND))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_PIDR3_REVAND_1       (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, REVAND))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_PIDR3_REVAND_2       (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, REVAND))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_PIDR3_REVAND_3       (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, REVAND))  /*!< Value 0x00000080 */

#define CORTEXM7PPBROM_PIDR3_CMOD_OFFSET    (0U)
#define CORTEXM7PPBROM_PIDR3_CMOD_MASK      (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, CMOD))    /*!< Mask  0x0000000F */
#define CORTEXM7PPBROM_PIDR3_CMOD_0         (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, CMOD))    /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_PIDR3_CMOD_1         (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, CMOD))    /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_PIDR3_CMOD_2         (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, CMOD))    /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_PIDR3_CMOD_3         (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, PIDR3, CMOD))    /*!< Value 0x00000008 */

// Values of manifacturer revision number register
#define CORTEXM7PPBROM_REVAND_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define CORTEXM7PPBROM_CMOD_ARM  (0x0UL)  /*!< Value 0x00000000 */

/*!< Component identitication 0 register */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_OFFSET  (0U)
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Mask  0x000000FF */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_CIDR0_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR0, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 0 register
#define CORTEXM7PPBROM_CIDR0PREAMBLE_VALUE  (0x0AUL)  /*!< Value 0x0000000A */

/*!< Component identitication 1 register */
#define CORTEXM7PPBROM_CIDR1_CLASS_OFFSET      (4U)
#define CORTEXM7PPBROM_CIDR1_CLASS_MASK        (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, CLASS))      /*!< Mask  0x000000F0 */
#define CORTEXM7PPBROM_CIDR1_CLASS_0           (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, CLASS))      /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_CIDR1_CLASS_1           (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, CLASS))      /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_CIDR1_CLASS_2           (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, CLASS))      /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_CIDR1_CLASS_3           (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, CLASS))      /*!< Value 0x00000080 */

#define CORTEXM7PPBROM_CIDR1_PREAMBLE_OFFSET   (0U)
#define CORTEXM7PPBROM_CIDR1_PREAMBLE_MASK     (0xFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, PREAMBLE))   /*!< Mask  0x0000000F */
#define CORTEXM7PPBROM_CIDR1_PREAMBLE_0        (0x1UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, PREAMBLE))   /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_CIDR1_PREAMBLE_1        (0x2UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, PREAMBLE))   /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_CIDR1_PREAMBLE_2        (0x4UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, PREAMBLE))   /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_CIDR1_PREAMBLE_3        (0x8UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR1, PREAMBLE))   /*!< Value 0x00000008 */

// Values of component identifier in component identification 1 register
#define CORTEXM7PPBROM_CIDR1PREAMBLE_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of debug component with CoreSight-compatible registers
#define CORTEXM7PPBROM_CLASS_ARM  (0x1UL)  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_CLASS_ST   (0xEUL)  /*!< Value 0x0000000E */

/*!< Component identitication 2 register */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_OFFSET  (0U)
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Mask  0x000000FF */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_CIDR2_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR2, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 2 register
#define CORTEXM7PPBROM_CIDR2PREAMBLE_VALUE  (0x05UL)  /*!< Value 0x00000005 */

/*!< Component identitication 3 register */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_OFFSET  (0U)
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Mask  0x000000FF */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000001 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000002 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000004 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000008 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000010 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000020 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000040 */
#define CORTEXM7PPBROM_CIDR3_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(CORTEXM7PPBROM, CIDR3, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 3 register
#define CORTEXM7PPBROM_CIDR3PREAMBLE_VALUE  (0xB1UL)  /*!< Value 0x000000B1 */

#define CORTEXM7PPBROM_OFFSET 0xFF000UL
#define CORTEXM7PPBROM_BASE OFFSET_ADDRESS(PPB_BASE, CORTEXM7PPBROM_OFFSET)
#define CORTEXM7PPBROM REGISTER_PTR(rom_regs, CORTEXM7PPBROM_BASE)

/** @} */ // End of CortexM7PPBROM group

/** @} */ // End of RegisterGroup group

#endif // CORTEXM7_PPBROM_REGISTERS_H
