                            Datasheet  
Generated by mig Version 3.6.1
Tue Oct 23 19:40:05 2018


CORE Generator Options:
   FPGA Family                : spartan3e
   FPGA Part                  : xc3s1600e-fg320
   Speed Grade                : -5
   Synthesis Tool             : ISE
   HDL                        : verilog

MIG Output Options:
   Component Name              : ddr_ctrl
   No of Controllers           : 1
   Selected Compatible Devices : --
   Hardware Test Bench           : disabled

    

Controller Options :
   Frequency                  : 166.00 MHz(6024 ps)
   Write Pipe Stages          : 4
   Memory                     : DDR_SDRAM
   Memory Type                : Components
   Memory Part                : MT46V64M16XX-5B
   Equivalent Part(s)         : --
   Row Address                : 14
   Column Address             : 10
   Bank Address               : 2
   Data Width                 : 16
   Data Mask                  : enabled

Memory Options :
   Burst Length                       : 2(001)
   Burst Type                         : sequential(0)
   CAS Latency                        : 3(011)

FPGA Options :
   DCM option                           : enabled
   SSTL Class for Address/Control       : Class I
   SSTL Class for Data                  : Class I
   Debug Signals for Memory Controller  : Disable
   System Clock                         : Differential

Reserved Pins :
   --

    Banks for Data           : 3
    WASSO for Data banks     : 46, 
    WASSO for all banks      : Bank 0 - 41
                               Bank 1 - 46
                               Bank 2 - 45
                               Bank 3 - 46
                               Bank 4 - 0
                               Bank 5 - 0
                               Bank 6 - 0
                               Bank 7 - 0
    Data bits                : 16
    Banks for Address/Control: 3
    Banks for System Control : 0
    Banks for System Clock   : 0


    ********************************************
