 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w v_sdi_rx_vid_bridge_v2_0_0 -b v_sdi_rx_vid_bridge_v2_0_0  -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_sdi_rx_vid_bridge_v2_0_0" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_sdi_rx_vid_bridge_v2_0_0" -tmp "C:\Users\lucas\AppData\Local\Temp\33164_1816487406" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_lib.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g_ce_gen.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g_converter.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g_fifo.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g_formatter.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g_trs_decode.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_12g.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_ce_gen.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_converter.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_fifo.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_formatter.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_sync_extract.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g_trs_decode.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0_3g.v" "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_sdi_rx_vid_bridge_v2_0\hdl\verilog\v_sdi_rx_vid_bridge_v2_0.v"   -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 