$date
	Sun Jan 29 00:51:46 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module frequencydiv $end
$var wire 1 ! out_clk $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module freq1 $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 & out_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#100
0&
0!
1"
1$
#200
0"
0$
1#
1%
#300
1&
1!
1"
1$
#400
0"
0$
#500
0&
0!
1"
1$
#600
0"
0$
#700
1&
1!
1"
1$
#800
0"
0$
#900
0&
0!
1"
1$
#1000
0"
0$
#1100
1&
1!
1"
1$
#1200
0"
0$
