<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cat_pad.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cat_pad.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cat_pad.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cat_pad.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cat_pad.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cat_pad.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cat_pad.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cat_pad.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cat_pad.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cat_pad.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cat_pad.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cat_pad.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cat_pad.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cat_pad.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cat_pad.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cat_pad.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cat_pad.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cat_pad.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cat_pad.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cat_pad.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cat_pad.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cat_pad.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cat_pad.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cat_pad.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cat_pad_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cat_pad_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cat_pad_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cat_pad_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cat_pad_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cat_pad_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cat_pad_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cat_pad_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cat_pad_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cat_pad_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cat_pad_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cat_pad_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cat_pad_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cat_pad_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cat_pad_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cat_pad_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="display_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="display_controller.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511783210" xil_pn:in_ck="-103482909726640820" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511783210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="branch_judger.vhd"/>
      <outfile xil_pn:name="cat_pad.vhd"/>
      <outfile xil_pn:name="components.vhd"/>
      <outfile xil_pn:name="const/consts.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="ex_mem.vhd"/>
      <outfile xil_pn:name="execution.vhd"/>
      <outfile xil_pn:name="forward_unit.vhd"/>
      <outfile xil_pn:name="id_exe.vhd"/>
      <outfile xil_pn:name="if_id.vhd"/>
      <outfile xil_pn:name="inst_decode.vhd"/>
      <outfile xil_pn:name="inst_fetch.vhd"/>
      <outfile xil_pn:name="instruction_forward_unit.vhd"/>
      <outfile xil_pn:name="mem_access.vhd"/>
      <outfile xil_pn:name="mem_wb.vhd"/>
      <outfile xil_pn:name="pc_controller.vhd"/>
      <outfile xil_pn:name="ram_interactor.vhd"/>
      <outfile xil_pn:name="ram_io/bootloader.vhd"/>
      <outfile xil_pn:name="ram_io/io_components.vhd"/>
      <outfile xil_pn:name="ram_io/ram_module.vhd"/>
      <outfile xil_pn:name="ram_io/uart_module.vhd"/>
      <outfile xil_pn:name="registers.vhd"/>
      <outfile xil_pn:name="stall_unit.vhd"/>
      <outfile xil_pn:name="test_basic_frame.vhd"/>
      <outfile xil_pn:name="test_control.vhd"/>
      <outfile xil_pn:name="test_execution.vhd"/>
      <outfile xil_pn:name="test_forward_unit.vhd"/>
      <outfile xil_pn:name="write_back.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511783213" xil_pn:in_ck="-103482909726640820" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6080656031999986639" xil_pn:start_ts="1511783210">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1511536200" xil_pn:in_ck="8128366932270093060" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="408712169555769358" xil_pn:start_ts="1511536200">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1511850217" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511850217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512050260" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8025009760119874223" xil_pn:start_ts="1512050260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512050260" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7614883096689288891" xil_pn:start_ts="1512050260">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511850217" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511850217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511850217" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-973335016166257969" xil_pn:start_ts="1511850217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511850217" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1511850217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512363984" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="881750188827377615" xil_pn:start_ts="1512363984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="branch_judger.vhd"/>
      <outfile xil_pn:name="cat_pad.vhd"/>
      <outfile xil_pn:name="components.vhd"/>
      <outfile xil_pn:name="const/consts.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="ex_mem.vhd"/>
      <outfile xil_pn:name="execution.vhd"/>
      <outfile xil_pn:name="forward_unit.vhd"/>
      <outfile xil_pn:name="id_exe.vhd"/>
      <outfile xil_pn:name="if_id.vhd"/>
      <outfile xil_pn:name="inst_decode.vhd"/>
      <outfile xil_pn:name="inst_fetch.vhd"/>
      <outfile xil_pn:name="instruction_forward_unit.vhd"/>
      <outfile xil_pn:name="mem_access.vhd"/>
      <outfile xil_pn:name="mem_wb.vhd"/>
      <outfile xil_pn:name="pc_controller.vhd"/>
      <outfile xil_pn:name="ram_interactor.vhd"/>
      <outfile xil_pn:name="ram_io/bootloader.vhd"/>
      <outfile xil_pn:name="ram_io/io_components.vhd"/>
      <outfile xil_pn:name="ram_io/ram_module.vhd"/>
      <outfile xil_pn:name="ram_io/uart_module.vhd"/>
      <outfile xil_pn:name="registers.vhd"/>
      <outfile xil_pn:name="stall_unit.vhd"/>
      <outfile xil_pn:name="test_basic_frame.vhd"/>
      <outfile xil_pn:name="test_control.vhd"/>
      <outfile xil_pn:name="test_execution.vhd"/>
      <outfile xil_pn:name="test_forward_unit.vhd"/>
      <outfile xil_pn:name="write_back.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1512370861" xil_pn:in_ck="-1224969421000131578" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8545577418271361883" xil_pn:start_ts="1512370830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cat_pad.lso"/>
      <outfile xil_pn:name="cat_pad.ngc"/>
      <outfile xil_pn:name="cat_pad.ngr"/>
      <outfile xil_pn:name="cat_pad.prj"/>
      <outfile xil_pn:name="cat_pad.stx"/>
      <outfile xil_pn:name="cat_pad.syr"/>
      <outfile xil_pn:name="cat_pad.xst"/>
      <outfile xil_pn:name="cat_pad_vhdl.prj"/>
      <outfile xil_pn:name="cat_pad_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1512356152" xil_pn:in_ck="156295574240890296" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4641030406426796068" xil_pn:start_ts="1512356152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512370867" xil_pn:in_ck="-3130509034294504726" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5226875428458065458" xil_pn:start_ts="1512370861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cat_pad.bld"/>
      <outfile xil_pn:name="cat_pad.ngd"/>
      <outfile xil_pn:name="cat_pad_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1512370900" xil_pn:in_ck="-3079966927780777909" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="9061796130684159342" xil_pn:start_ts="1512370867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cat_pad.pcf"/>
      <outfile xil_pn:name="cat_pad_map.map"/>
      <outfile xil_pn:name="cat_pad_map.mrp"/>
      <outfile xil_pn:name="cat_pad_map.ncd"/>
      <outfile xil_pn:name="cat_pad_map.ngm"/>
      <outfile xil_pn:name="cat_pad_map.xrpt"/>
      <outfile xil_pn:name="cat_pad_summary.xml"/>
      <outfile xil_pn:name="cat_pad_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1512381909" xil_pn:in_ck="-3409882005696059452" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="7693008147976918541" xil_pn:start_ts="1512381330">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cat_pad.ncd"/>
      <outfile xil_pn:name="cat_pad.pad"/>
      <outfile xil_pn:name="cat_pad.par"/>
      <outfile xil_pn:name="cat_pad.ptwx"/>
      <outfile xil_pn:name="cat_pad.unroutes"/>
      <outfile xil_pn:name="cat_pad.xpi"/>
      <outfile xil_pn:name="cat_pad_pad.csv"/>
      <outfile xil_pn:name="cat_pad_pad.txt"/>
      <outfile xil_pn:name="cat_pad_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1512381929" xil_pn:in_ck="156295574240882671" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1512381909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cat_pad.bgn"/>
      <outfile xil_pn:name="cat_pad.bit"/>
      <outfile xil_pn:name="cat_pad.drc"/>
      <outfile xil_pn:name="cat_pad.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1512358906" xil_pn:in_ck="156295574240869817" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1512358905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1512381909" xil_pn:in_ck="8695219086116833863" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1512381903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cat_pad.twr"/>
      <outfile xil_pn:name="cat_pad.twx"/>
    </transform>
  </transforms>

</generated_project>
