$date
	Wed Apr 19 09:38:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MS_Timer_TB $end
$var wire 1 ! zero $end
$var wire 4 " sec_tens [3:0] $end
$var wire 4 # sec_ones [3:0] $end
$var wire 4 $ mins [3:0] $end
$var reg 1 % clock $end
$var reg 1 & clrn $end
$var reg 4 ' data [3:0] $end
$var reg 1 ( enable $end
$var reg 1 ) loadn $end
$scope module dut $end
$var wire 1 % clock $end
$var wire 1 & clrn $end
$var wire 4 * data [3:0] $end
$var wire 1 ( enable $end
$var wire 1 ) loadn $end
$var wire 1 + zero3 $end
$var wire 1 , zero2 $end
$var wire 1 - zero1 $end
$var wire 1 . tc3 $end
$var wire 1 / tc2 $end
$var wire 1 0 tc1 $end
$var wire 4 1 sec_tens [3:0] $end
$var wire 4 2 sec_ones [3:0] $end
$var wire 4 3 mins [3:0] $end
$var reg 1 ! zero $end
$scope module C1 $end
$var wire 1 % clock $end
$var wire 1 & clrn $end
$var wire 4 4 data [3:0] $end
$var wire 1 ( enable $end
$var wire 1 ) loadn $end
$var reg 4 5 ones [3:0] $end
$var reg 1 0 tc $end
$var reg 1 - zero $end
$upscope $end
$scope module C2 $end
$var wire 1 % clock $end
$var wire 1 & clrn $end
$var wire 4 6 data [3:0] $end
$var wire 1 0 enable $end
$var wire 1 ) loadn $end
$var reg 1 / tc $end
$var reg 4 7 tens [3:0] $end
$var reg 1 , zero $end
$upscope $end
$scope module C3 $end
$var wire 1 % clock $end
$var wire 1 & clrn $end
$var wire 4 8 data [3:0] $end
$var wire 1 / enable $end
$var wire 1 ) loadn $end
$var reg 4 9 ones [3:0] $end
$var reg 1 . tc $end
$var reg 1 + zero $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
0/
0.
1-
1,
1+
b0 *
1)
0(
b0 '
1&
0%
b0 $
b0 #
b0 "
1!
$end
#1000
0!
0-
b10 #
b10 2
b10 5
b10 6
b10 '
b10 *
b10 4
1%
0)
#2000
b0 '
b0 *
b0 4
0%
1)
#3000
1%
#4000
0%
0)
#5000
1-
0,
b0 #
b0 2
b0 5
b0 6
b10 "
b10 1
b10 7
b10 8
1%
#6000
b1001 '
b1001 *
b1001 4
0%
#7000
0+
1,
0-
b10 $
b10 3
b10 9
b0 "
b0 1
b0 7
b0 8
b1001 #
b1001 2
b1001 5
b1001 6
1%
#8000
b0 '
b0 *
b0 4
0%
#9000
1%
1)
#10000
1(
0%
#11000
b1000 #
b1000 2
b1000 5
b1000 6
1%
#12000
0%
#13000
b111 #
b111 2
b111 5
b111 6
1%
#14000
0%
#15000
b110 #
b110 2
b110 5
b110 6
1%
#16000
0%
#17000
b101 #
b101 2
b101 5
b101 6
1%
#18000
0(
0%
#19000
1%
#20000
0%
#21000
1%
#22000
1(
0%
#23000
b100 #
b100 2
b100 5
b100 6
1%
#24000
0%
#25000
b11 #
b11 2
b11 5
b11 6
1%
#26000
0%
#27000
b10 #
b10 2
b10 5
b10 6
1%
#28000
0%
#29000
b1 #
b1 2
b1 5
b1 6
1%
#30000
0%
#31000
1/
10
1-
b0 #
b0 2
b0 5
b0 6
1%
#32000
0%
#33000
00
0-
0/
0,
b1001 #
b1001 2
b1001 5
b1001 6
b101 "
b101 1
b101 7
b101 8
b1 $
b1 3
b1 9
1%
#34000
0%
#35000
b1000 #
b1000 2
b1000 5
b1000 6
1%
#36000
0%
#37000
b111 #
b111 2
b111 5
b111 6
1%
#38000
0%
#39000
b110 #
b110 2
b110 5
b110 6
1%
#40000
0%
#41000
b101 #
b101 2
b101 5
b101 6
1%
#42000
0%
#43000
b100 #
b100 2
b100 5
b100 6
1%
#44000
0%
#45000
b11 #
b11 2
b11 5
b11 6
1%
#46000
0%
#47000
b10 #
b10 2
b10 5
b10 6
1%
#48000
0%
#49000
b1 #
b1 2
b1 5
b1 6
1%
#50000
0%
#51000
10
1-
b0 #
b0 2
b0 5
b0 6
1%
#52000
0%
#53000
00
0-
b1001 #
b1001 2
b1001 5
b1001 6
b100 "
b100 1
b100 7
b100 8
1%
#54000
1.
1/
1!
1+
1,
10
1-
b0 $
b0 3
b0 9
b0 "
b0 1
b0 7
b0 8
b0 #
b0 2
b0 5
b0 6
0%
0&
#55000
0!
00
0-
0/
0,
0.
0+
b1001 #
b1001 2
b1001 5
b1001 6
b101 "
b101 1
b101 7
b101 8
b1001 $
b1001 3
b1001 9
1%
1&
#56000
0%
#57000
b1000 #
b1000 2
b1000 5
b1000 6
1%
#58000
1!
1-
1,
1+
b0 #
b0 2
b0 5
b0 6
b0 "
b0 1
b0 7
b0 8
b0 $
b0 3
b0 9
0(
0%
0&
#59000
1%
1&
#61000
