// Seed: 2353993968
module module_0 (
    input logic id_0,
    input wand  id_1
    , id_2
);
  assign id_2 = 1'b0;
  tri0 id_3;
  wand id_4 = id_1;
  type_11(
      1 != id_0, id_2, id_3[1]
  );
  assign id_2 = id_2;
  generate
    if (1 && 1) logic id_5 = 1'b0;
    else begin : id_6
      assign id_4[1-1] = id_6;
    end
  endgenerate
endmodule
