INFO:sim:172 - Generating IP...
Resolving generics for 'fifo_rx'...
Applying external generics to 'fifo_rx'...
Delivering associated files for 'fifo_rx'...
Delivering EJava files for 'fifo_rx'...
Generating implementation netlist for 'fifo_rx'...
INFO:sim - Pre-processing HDL files for 'fifo_rx'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_rx'
Running ngcbuild...
Writing VEO instantiation template for 'fifo_rx'...
Writing Verilog behavioral simulation model for 'fifo_rx'...
WARNING:sim - Overwriting existing file
   C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
   LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx/doc/fifo_generator_v9_3_vinfo.htm
   l with file from view xilinx_documentation
Delivered 3 files into directory
C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx
Delivered 1 file into directory
C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_rx'...
Generating metadata file...
Generating ISE project file for 'fifo_rx'...
Generating ISE project...
XCO file found: fifo_rx.xco
XMDF file found: fifo_rx_xmdf.tcl
Adding C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.asy -view all -origin_type imported
Adding C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.ngc -view all -origin_type created
Checking file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.ngc" for project device match ...
File "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.ngc" device information matches
project device.
Adding C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.sym -view all -origin_type imported
Adding C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
   LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD
LAB/lab9_uart_rx/ipcore_dir/tmp/_cg/fifo_rx.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_rx"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_rx'.
