<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logi_camera_test.twx logi_camera_test.ncd -o
logi_camera_test.twr logi_camera_test.pcf -ucf logipi_ra3.ucf

</twCmdLine><twDesign>logi_camera_test.ncd</twDesign><twDesignPath>logi_camera_test.ncd</twDesignPath><twPCF>logi_camera_test.pcf</twPCF><twPcfPath>logi_camera_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK32 = PERIOD &quot;clk32_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>854</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>222</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.098</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/addr_bus_latched_13 (SLICE_X21Y26.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.902</twSlack><twSrc BELType="FF">mem_interface0/bit_count_3</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_13</twDest><twTotPathDel>4.056</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_3</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y24.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/GND_22_o_GND_22_o_equal_7_o</twComp><twBEL>mem_interface0/bit_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_interface0/bit_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_13</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>4.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.117</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_13</twDest><twTotPathDel>3.841</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_13</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.232</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_13</twDest><twTotPathDel>3.726</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_confn_GND_22_o_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_interface0/data_confn_GND_22_o_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_13</twBEL></twPathDel><twLogDel>1.346</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>3.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/addr_bus_latched_14 (SLICE_X21Y26.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.903</twSlack><twSrc BELType="FF">mem_interface0/bit_count_3</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_14</twDest><twTotPathDel>4.055</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_3</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y24.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/GND_22_o_GND_22_o_equal_7_o</twComp><twBEL>mem_interface0/bit_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_interface0/bit_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>4.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.118</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_14</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twLogDel>1.350</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.233</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_14</twDest><twTotPathDel>3.725</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_confn_GND_22_o_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_interface0/data_confn_GND_22_o_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_14</twBEL></twPathDel><twLogDel>1.345</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>3.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/addr_bus_latched_12 (SLICE_X21Y26.CE), 13 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.920</twSlack><twSrc BELType="FF">mem_interface0/bit_count_3</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_12</twDest><twTotPathDel>4.038</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_3</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y24.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/GND_22_o_GND_22_o_equal_7_o</twComp><twBEL>mem_interface0/bit_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>mem_interface0/bit_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_12</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>2.617</twRouteDel><twTotDel>4.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.135</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_12</twDest><twTotPathDel>3.823</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/auto_inc_GND_22_o_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mem_interface0/auto_inc_GND_22_o_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_12</twBEL></twPathDel><twLogDel>1.333</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.250</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/addr_bus_latched_12</twDest><twTotPathDel>3.708</twTotPathDel><twClkSkew dest = "0.294" src = "0.301">0.007</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/addr_bus_latched_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_confn_GND_22_o_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>mem_interface0/data_confn_GND_22_o_AND_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/_n0123_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>mem_interface0/_n0123_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;15&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_12</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>3.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_3 (SLICE_X19Y23.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_2</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_3</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_2</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y23.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_interface0/data_in_sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y23.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_11 (SLICE_X18Y24.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_11</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_11</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_14 (SLICE_X20Y26.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_13</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_14</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_13</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mem_interface0/data_in_sr&lt;14&gt;</twComp><twBEL>mem_interface0/data_in_sr_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>mem_interface0/data_in_sr&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>mem_interface0/data_in_sr&lt;14&gt;</twComp><twBEL>mem_interface0/data_in_sr_14</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/data_in_sr&lt;7&gt;/CLK" logResource="mem_interface0/data_in_sr_4/CK" locationPin="SLICE_X16Y23.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="mem_interface0/data_in_sr&lt;7&gt;/SR" logResource="mem_interface0/data_in_sr_4/SR" locationPin="SLICE_X16Y23.SR" clockNet="RP_SPI_CE0N_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>7786</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>758</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.905</twMinPer></twConstHead><twPathRptBanner iPaths="520" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/nb_available_t_13 (SLICE_X15Y31.A3), 520 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.095</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_13</twDest><twTotPathDel>6.758</twTotPathDel><twClkSkew dest = "0.690" src = "0.719">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;0&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_131</twBEL><twBEL>fifo0/fifo_B/nb_available_t_13</twBEL></twPathDel><twLogDel>2.463</twLogDel><twRouteDel>4.295</twRouteDel><twTotDel>6.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.137</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_13</twDest><twTotPathDel>6.716</twTotPathDel><twClkSkew dest = "0.690" src = "0.719">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;0&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_131</twBEL><twBEL>fifo0/fifo_B/nb_available_t_13</twBEL></twPathDel><twLogDel>2.463</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>6.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.202</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_10</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_13</twDest><twTotPathDel>6.651</twTotPathDel><twClkSkew dest = "0.690" src = "0.719">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_10</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;0&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_131</twBEL><twBEL>fifo0/fifo_B/nb_available_t_13</twBEL></twPathDel><twLogDel>2.463</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>6.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="486" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/nb_available_t_12 (SLICE_X17Y32.D5), 486 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.342</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_12</twDest><twTotPathDel>6.540</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>fifo0/fifo_B/Result&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_121</twBEL><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twLogDel>2.396</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>6.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.384</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_12</twDest><twTotPathDel>6.498</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>fifo0/fifo_B/Result&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_121</twBEL><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twLogDel>2.396</twLogDel><twRouteDel>4.102</twRouteDel><twTotDel>6.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.443</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_1</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_12</twDest><twTotPathDel>6.411</twTotPathDel><twClkSkew dest = "0.690" src = "0.718">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_1</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X15Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X15Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;4&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Result&lt;13&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_xor&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>fifo0/fifo_B/Result&lt;12&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_121</twBEL><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twLogDel>2.396</twLogDel><twRouteDel>4.015</twRouteDel><twTotDel>6.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="346" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/nb_available_t_8 (SLICE_X15Y32.D1), 346 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.356</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_8</twDest><twTotPathDel>6.507</twTotPathDel><twClkSkew dest = "0.295" src = "0.314">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_12</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>fifo0/fifo_B/Result&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;8&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_81</twBEL><twBEL>fifo0/fifo_B/nb_available_t_8</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>6.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.398</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_8</twDest><twTotPathDel>6.465</twTotPathDel><twClkSkew dest = "0.295" src = "0.314">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_11</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>fifo0/fifo_B/Result&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;8&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_81</twBEL><twBEL>fifo0/fifo_B/nb_available_t_8</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>4.160</twRouteDel><twTotDel>6.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.463</twSlack><twSrc BELType="FF">fifo0/fifo_B/nb_available_t_10</twSrc><twDest BELType="FF">fifo0/fifo_B/nb_available_t_8</twDest><twTotPathDel>6.400</twTotPathDel><twClkSkew dest = "0.295" src = "0.314">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/nb_available_t_10</twSrc><twDest BELType='FF'>fifo0/fifo_B/nb_available_t_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/nb_available_t_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o11</twComp><twBEL>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>fifo0/fifo_B/nb_available_t[13]_fifo_rd_AND_36_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pixel_to_fifo/Mmux_fifo_wr11</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_lut&lt;0&gt;_rt</twBEL><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>fifo0/fifo_B/Result&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y32.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>fifo0/fifo_B/nb_available_t&lt;8&gt;</twComp><twBEL>fifo0/fifo_B/Mcount_nb_available_t_eqn_81</twBEL><twBEL>fifo0/fifo_B/nb_available_t_8</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>4.095</twRouteDel><twTotDel>6.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/dp_ram0/Mram_RAM5 (RAMB16_X1Y16.ADDRB1), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">fifo0/fifo_B/rd_addr_0</twSrc><twDest BELType="RAM">fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/rd_addr_0</twSrc><twDest BELType='RAM'>fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X16Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>fifo0/fifo_B/rd_addr&lt;3&gt;</twComp><twBEL>fifo0/fifo_B/rd_addr_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRB1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>fifo0/fifo_B/rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo0/fifo_B/dp_ram0/Mram_RAM5</twComp><twBEL>fifo0/fifo_B/dp_ram0/Mram_RAM5</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.204</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/dp_ram0/Mram_RAM5 (RAMB16_X1Y16.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">fifo0/fifo_B/wr_addr_10</twSrc><twDest BELType="RAM">fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twTotPathDel>0.386</twTotPathDel><twClkSkew dest = "0.077" src = "0.075">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/wr_addr_10</twSrc><twDest BELType='RAM'>fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X18Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo0/fifo_B/wr_addr&lt;11&gt;</twComp><twBEL>fifo0/fifo_B/wr_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>fifo0/fifo_B/wr_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo0/fifo_B/dp_ram0/Mram_RAM5</twComp><twBEL>fifo0/fifo_B/dp_ram0/Mram_RAM5</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo0/fifo_B/dp_ram0/Mram_RAM5 (RAMB16_X1Y16.ADDRB13), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">fifo0/fifo_B/rd_addr_12</twSrc><twDest BELType="RAM">fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo0/fifo_B/rd_addr_12</twSrc><twDest BELType='RAM'>fifo0/fifo_B/dp_ram0/Mram_RAM5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X19Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fifo0/fifo_B/rd_addr&lt;12&gt;</twComp><twBEL>fifo0/fifo_B/rd_addr_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>fifo0/fifo_B/rd_addr&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo0/fifo_B/dp_ram0/Mram_RAM5</twComp><twBEL>fifo0/fifo_B/dp_ram0/Mram_RAM5</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="ds_image/line_ram0/Mram_RAM/CLKAWRCLK" logResource="ds_image/line_ram0/Mram_RAM/CLKAWRCLK" locationPin="RAMB8_X1Y20.CLKAWRCLK" clockNet="clk_96"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="ds_image/line_ram0/Mram_RAM/CLKBRDCLK" logResource="ds_image/line_ram0/Mram_RAM/CLKBRDCLK" locationPin="RAMB8_X1Y20.CLKBRDCLK" clockNet="clk_96"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA" logResource="fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="clk_96"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;</twConstName><twItemCnt>2819</twItemCnt><twErrCntSetup>71</twErrCntSetup><twErrCntEndPt>71</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>444</twEndPtCnt><twPathErrCnt>103</twPathErrCnt><twMinPer>115.469</twMinPer></twConstHead><twPathRptBanner iPaths="60" iCriticalPaths="5" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_6 (SLICE_X11Y51.D6), 60 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.951</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>3.704</twTotPathDel><twClkSkew dest = "1.411" src = "2.053">0.642</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_G</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>1.814</twLogDel><twRouteDel>1.890</twRouteDel><twTotDel>3.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.652</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>3.405</twTotPathDel><twClkSkew dest = "1.411" src = "2.053">0.642</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N126</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>1.739</twRouteDel><twTotDel>3.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.210</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>2.963</twTotPathDel><twClkSkew dest = "1.411" src = "2.053">0.642</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_F</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>2.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="60" iCriticalPaths="5" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_3 (SLICE_X11Y52.D3), 60 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.930</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>3.681</twTotPathDel><twClkSkew dest = "1.409" src = "2.053">0.644</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_G</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>1.814</twLogDel><twRouteDel>1.867</twRouteDel><twTotDel>3.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.631</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>3.382</twTotPathDel><twClkSkew dest = "1.409" src = "2.053">0.644</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N126</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>1.716</twRouteDel><twTotDel>3.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.189</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>2.940</twTotPathDel><twClkSkew dest = "1.409" src = "2.053">0.644</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_F</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.381</twRouteDel><twTotDel>2.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="60" iCriticalPaths="5" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_0 (SLICE_X11Y53.A6), 60 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.881</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_0</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "1.407" src = "2.053">0.646</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_G</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_0_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_0</twBEL></twPathDel><twLogDel>1.814</twLogDel><twRouteDel>1.816</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.582</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_0</twDest><twTotPathDel>3.331</twTotPathDel><twClkSkew dest = "1.407" src = "2.053">0.646</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>N100</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_G</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>N126</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_0_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_0</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>3.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.140</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_0</twDest><twTotPathDel>2.889</twTotPathDel><twClkSkew dest = "1.407" src = "2.053">0.646</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X8Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/resetn_0</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y51.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>N117</twComp><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0_F</twBEL><twBEL>camera_conf_block/n0021&lt;15&gt;3_SW3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/_n0110_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>camera_conf_block/_n0110_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y53.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_0_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>1.330</twRouteDel><twTotDel>2.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_3_OBUF</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X7Y52.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X7Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037131</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/tick_count_6 (SLICE_X6Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/tick_count_6</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/tick_count_6</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/tick_count_6</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/tick_count_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X6Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/tick_count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux_state[3]_X_60_o_wide_mux_140_OUT143</twBEL><twBEL>camera_conf_block/i2c_master0/tick_count_6</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_3 (SLICE_X11Y52.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">camera_conf_block/i2c_data_3</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_data_3</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_3_OBUF</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="conf_rom/Mram_rom/CLKAWRCLK" logResource="conf_rom/Mram_rom/CLKAWRCLK" locationPin="RAMB8_X0Y27.CLKAWRCLK" clockNet="PMOD4_3_OBUF"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tbcper_I" slack="39.000" period="41.666" constraintValue="41.666" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout3_buf/I0" logResource="sys_clocks_gen/clkout3_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="sys_clocks_gen/clkout2"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="camera_conf_block/reg_addr_temp&lt;3&gt;/CLK" logResource="camera_conf_block/reg_addr_temp_0/CK" locationPin="SLICE_X8Y53.CLK" clockNet="PMOD4_3_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="97"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="55.425" errors="0" errorRollup="71" items="0" itemsRollup="10605"/><twConstRollup name="TS_sys_clocks_gen_clkout1" fullName="TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.905" actualRollup="N/A" errors="0" errorRollup="0" items="7786" itemsRollup="0"/><twConstRollup name="TS_sys_clocks_gen_clkout2" fullName="TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;" type="child" depth="1" requirement="41.667" prefType="period" actual="115.469" actualRollup="N/A" errors="71" errorRollup="0" items="2819" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">1</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>7.568</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="101" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>4.098</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>71</twErrCnt><twScore>118234</twScore><twSetupScore>118234</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11459</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2164</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>115.469</twMinPer><twFootnote number="1" /><twMaxFreq>8.660</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 30 16:28:26 2014 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 400 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
