--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_RTEX.twx CNC2_HHB_RTEX.ncd -o CNC2_HHB_RTEX.twr CNC2_HHB_RTEX.pcf -ucf
CNC2_HHB_RTEX.ucf

Design file:              CNC2_HHB_RTEX.ncd
Physical constraint file: CNC2_HHB_RTEX.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41973269 paths analyzed, 2372 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.890ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 (SLICE_X13Y43.B1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.933ns (Levels of Logic = 5)
  Clock Path Skew:      1.898ns (1.371 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y40.B4      net (fanout=2)        0.687   N18
    SLICE_X35Y40.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y63.B3      net (fanout=24)       2.650   AddressDecoderCS0n
    SLICE_X37Y63.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_lio_Select11
    SLICE_X25Y53.A4      net (fanout=10)       2.003   CNC2_HHB_RTEX/lio_Select
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.B1      net (fanout=12)       2.215   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[58]_m_LIO_DO[63]_MUX_667_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    -------------------------------------------------  ---------------------------
    Total                                     10.933ns (1.803ns logic, 9.130ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.154ns (Levels of Logic = 5)
  Clock Path Skew:      0.106ns (0.567 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X35Y64.C1      net (fanout=2)        0.618   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X35Y64.C       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A2      net (fanout=1)        0.437   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X25Y53.A6      net (fanout=2)        1.914   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.B1      net (fanout=12)       2.215   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[58]_m_LIO_DO[63]_MUX_667_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    -------------------------------------------------  ---------------------------
    Total                                      8.154ns (1.859ns logic, 6.295ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.019ns (Levels of Logic = 5)
  Clock Path Skew:      0.104ns (0.567 - 0.463)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X35Y64.D1      net (fanout=2)        0.629   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X35Y64.D       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>2
    SLICE_X35Y64.A3      net (fanout=1)        0.291   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X25Y53.A6      net (fanout=2)        1.914   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.B1      net (fanout=12)       2.215   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[58]_m_LIO_DO[63]_MUX_667_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    -------------------------------------------------  ---------------------------
    Total                                      8.019ns (1.859ns logic, 6.160ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59 (SLICE_X13Y43.C1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.932ns (Levels of Logic = 5)
  Clock Path Skew:      1.898ns (1.371 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y40.B4      net (fanout=2)        0.687   N18
    SLICE_X35Y40.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y63.B3      net (fanout=24)       2.650   AddressDecoderCS0n
    SLICE_X37Y63.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_lio_Select11
    SLICE_X25Y53.A4      net (fanout=10)       2.003   CNC2_HHB_RTEX/lio_Select
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.C1      net (fanout=12)       2.214   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[59]_m_LIO_DO[63]_MUX_658_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    -------------------------------------------------  ---------------------------
    Total                                     10.932ns (1.803ns logic, 9.129ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.106ns (0.567 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X35Y64.C1      net (fanout=2)        0.618   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X35Y64.C       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A2      net (fanout=1)        0.437   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X25Y53.A6      net (fanout=2)        1.914   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.C1      net (fanout=12)       2.214   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[59]_m_LIO_DO[63]_MUX_658_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (1.859ns logic, 6.294ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.018ns (Levels of Logic = 5)
  Clock Path Skew:      0.104ns (0.567 - 0.463)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X35Y64.D1      net (fanout=2)        0.629   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X35Y64.D       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>2
    SLICE_X35Y64.A3      net (fanout=1)        0.291   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X25Y53.A6      net (fanout=2)        1.914   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X25Y53.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<50>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o121
    SLICE_X13Y43.C1      net (fanout=12)       2.214   CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[48]_m_LIO_DO[63]_MUX_757_o12
    SLICE_X13Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[59]_m_LIO_DO[63]_MUX_658_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_59
    -------------------------------------------------  ---------------------------
    Total                                      8.018ns (1.859ns logic, 6.159ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61 (SLICE_X17Y43.A2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.771ns (Levels of Logic = 5)
  Clock Path Skew:      1.872ns (1.345 - -0.527)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y40.B4      net (fanout=2)        0.687   N18
    SLICE_X35Y40.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y63.B3      net (fanout=24)       2.650   AddressDecoderCS0n
    SLICE_X37Y63.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT122
                                                       CNC2_HHB_RTEX/LocalBusBridge_1/Mmux_m_lio_Select11
    SLICE_X33Y56.A6      net (fanout=10)       0.978   CNC2_HHB_RTEX/lio_Select
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o3
    SLICE_X17Y43.A2      net (fanout=13)       3.078   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
    SLICE_X17Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_640_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (1.803ns logic, 8.968ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.269ns (Levels of Logic = 5)
  Clock Path Skew:      0.080ns (0.541 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X35Y64.C1      net (fanout=2)        0.618   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X35Y64.C       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A2      net (fanout=1)        0.437   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X33Y56.A3      net (fanout=2)        1.166   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o3
    SLICE_X17Y43.A2      net (fanout=13)       3.078   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
    SLICE_X17Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_640_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                      8.269ns (1.859ns logic, 6.410ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.134ns (Levels of Logic = 5)
  Clock Path Skew:      0.078ns (0.541 - 0.463)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.AQ      Tcko                  0.447   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X35Y64.D1      net (fanout=2)        0.629   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X35Y64.D       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>2
    SLICE_X35Y64.A3      net (fanout=1)        0.291   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
    SLICE_X35Y64.A       Tilo                  0.259   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>3
    SLICE_X35Y64.B4      net (fanout=4)        1.111   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o
    SLICE_X35Y64.BMUX    Tilo                  0.313   CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/GND_361_o_GND_361_o_equal_12_o<15>1
                                                       CNC2_HHB_RTEX/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X33Y56.A3      net (fanout=2)        1.166   CNC2_HHB_RTEX/WD_TimeOut
    SLICE_X33Y56.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o3
    SLICE_X17Y43.A2      net (fanout=13)       3.078   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_RESETn_OR_223_o
    SLICE_X17Y43.CLK     Tas                   0.322   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<61>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/Mmux_m_LIO_DO[61]_m_LIO_DO[63]_MUX_640_o1
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_61
    -------------------------------------------------  ---------------------------
    Total                                      8.134ns (1.859ns logic, 6.275ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (SLICE_X29Y54.B5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.802ns (Levels of Logic = 2)
  Clock Path Skew:      1.387ns (1.069 - -0.318)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y54.A6      net (fanout=34)       1.085   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y54.A       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<13>LogicTrst
    SLICE_X29Y54.B5      net (fanout=18)       0.208   CNC2_HHB_RTEX/ibus_DataIn<13>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_516_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.509ns logic, 1.293ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.176ns (Levels of Logic = 2)
  Clock Path Skew:      1.422ns (1.069 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y54.A4      net (fanout=24)       1.423   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y54.A       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<13>LogicTrst
    SLICE_X29Y54.B5      net (fanout=18)       0.208   CNC2_HHB_RTEX/ibus_DataIn<13>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_516_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.545ns logic, 1.631ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 3)
  Clock Path Skew:      1.422ns (1.069 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y52.D1      net (fanout=24)       1.456   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y52.D       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X29Y54.A3      net (fanout=16)       0.316   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X29Y54.A       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<13>LogicTrst
    SLICE_X29Y54.B5      net (fanout=18)       0.208   CNC2_HHB_RTEX/ibus_DataIn<13>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[29]_ISTOP_DataIn[13]_MUX_516_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_29
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.701ns logic, 1.980ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (SLICE_X29Y54.D5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 2)
  Clock Path Skew:      1.387ns (1.069 - -0.318)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y54.C3      net (fanout=34)       1.212   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y54.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X29Y54.D5      net (fanout=23)       0.083   CNC2_HHB_RTEX/ibus_DataIn<0>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_545_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.509ns logic, 1.295ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 2)
  Clock Path Skew:      1.422ns (1.069 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y54.C5      net (fanout=24)       1.368   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y54.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X29Y54.D5      net (fanout=23)       0.083   CNC2_HHB_RTEX/ibus_DataIn<0>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_545_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.545ns logic, 1.451ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 3)
  Clock Path Skew:      1.433ns (1.069 - -0.364)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X28Y45.A3      net (fanout=1)        0.742   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X28Y45.A       Tilo                  0.142   N722
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst_SW1
    SLICE_X29Y54.C1      net (fanout=1)        0.606   N722
    SLICE_X29Y54.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst
    SLICE_X29Y54.D5      net (fanout=23)       0.083   CNC2_HHB_RTEX/ibus_DataIn<0>
    SLICE_X29Y54.CLK     Tah         (-Th)    -0.155   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_545_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.687ns logic, 1.431ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (SLICE_X30Y57.D5), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 2)
  Clock Path Skew:      1.409ns (1.056 - -0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.DQ      Tcko                  0.234   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X30Y57.C3      net (fanout=24)       1.239   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X30Y57.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/ibus_DataIn<8>LogicTrst
    SLICE_X30Y57.D5      net (fanout=18)       0.083   CNC2_HHB_RTEX/ibus_DataIn<8>
    SLICE_X30Y57.CLK     Tah         (-Th)    -0.131   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_537_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.521ns logic, 1.322ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.977ns (Levels of Logic = 3)
  Clock Path Skew:      1.382ns (1.056 - -0.326)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X35Y57.C5      net (fanout=1)        0.877   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X35Y57.C       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_11
                                                       CNC2_HHB_RTEX/ibus_DataIn<8>LogicTrst_SW1
    SLICE_X30Y57.C2      net (fanout=1)        0.376   N738
    SLICE_X30Y57.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/ibus_DataIn<8>LogicTrst
    SLICE_X30Y57.D5      net (fanout=18)       0.083   CNC2_HHB_RTEX/ibus_DataIn<8>
    SLICE_X30Y57.CLK     Tah         (-Th)    -0.131   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_537_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.641ns logic, 1.336ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Skew:      1.374ns (1.056 - -0.318)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X30Y57.C4      net (fanout=34)       1.629   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X30Y57.C       Tilo                  0.156   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/ibus_DataIn<8>LogicTrst
    SLICE_X30Y57.D5      net (fanout=18)       0.083   CNC2_HHB_RTEX/ibus_DataIn<8>
    SLICE_X30Y57.CLK     Tah         (-Th)    -0.131   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_537_o11
                                                       CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.485ns logic, 1.712ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 306 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.210ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (SLICE_X26Y7.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.164ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.143 - 0.154)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X31Y7.C1       net (fanout=3)        1.501   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X31Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.A2       net (fanout=1)        0.667   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X26Y7.AX       net (fanout=1)        0.945   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X26Y7.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.051ns logic, 3.113ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.348 - 0.342)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.BMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    SLICE_X27Y6.B2       net (fanout=2)        1.279   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
    SLICE_X27Y6.BMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.A4       net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X26Y7.AX       net (fanout=1)        0.945   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X26Y7.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (1.119ns logic, 3.043ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.255 - 0.280)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.CMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    SLICE_X30Y8.B3       net (fanout=6)        1.071   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>
    SLICE_X30Y8.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X33Y8.B4       net (fanout=1)        0.513   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2
    SLICE_X33Y8.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X33Y8.A5       net (fanout=1)        0.187   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4
    SLICE_X33Y8.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
    SLICE_X26Y7.AX       net (fanout=1)        0.945   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o
    SLICE_X26Y7.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.262ns logic, 2.716ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X33Y8.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.332 - 0.369)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.DQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X31Y7.C1       net (fanout=3)        1.501   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    SLICE_X31Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.A2       net (fanout=1)        0.667   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.028ns logic, 2.168ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.332 - 0.369)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X31Y7.C2       net (fanout=4)        1.110   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    SLICE_X31Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.A2       net (fanout=1)        0.667   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (1.028ns logic, 1.777ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.332 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y8.BQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    SLICE_X31Y7.C5       net (fanout=3)        0.834   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
    SLICE_X31Y7.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.A2       net (fanout=1)        0.667   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.972ns logic, 1.501ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X33Y8.A4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.BMUX     Tshcko                0.461   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    SLICE_X27Y6.B2       net (fanout=2)        1.279   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
    SLICE_X27Y6.BMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.A4       net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.096ns logic, 2.098ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.239 - 0.244)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
    SLICE_X27Y6.B3       net (fanout=2)        1.123   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>
    SLICE_X27Y6.BMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.A4       net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.026ns logic, 1.942ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.332 - 0.369)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X27Y6.B1       net (fanout=3)        0.653   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>
    SLICE_X27Y6.BMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.A4       net (fanout=1)        0.819   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7
    SLICE_X33Y8.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o8
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.082ns logic, 1.472ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (SLICE_X16Y4.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_0
    SLICE_X16Y4.C5       net (fanout=3)        0.072   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
    SLICE_X16Y4.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.321ns logic, 0.072ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (SLICE_X23Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y7.AQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_0
    SLICE_X23Y7.BX       net (fanout=1)        0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<0>
    SLICE_X23Y7.CLK      Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/FIFO_EMP_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (SLICE_X24Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y8.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    SLICE_X24Y8.C5       net (fanout=6)        0.076   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
    SLICE_X24Y8.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_GND_158_o_add_0_OUT<4>1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y2.CLKBRDCLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1/CK
  Location pin: SLICE_X16Y4.CLK
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1330 paths analyzed, 627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.757ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (SLICE_X43Y4.A2), 301 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.711ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.AMUX     Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58
    SLICE_X42Y5.A1       net (fanout=2)        0.696   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<58>
    SLICE_X42Y5.A        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X42Y5.B6       net (fanout=3)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X42Y5.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X42Y5.C6       net (fanout=2)        0.230   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X42Y5.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X42Y5.D5       net (fanout=2)        0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X42Y5.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X48Y3.B3       net (fanout=2)        0.823   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X48Y3.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv112
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X48Y3.C4       net (fanout=4)        0.360   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X48Y3.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv112
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o
    SLICE_X46Y4.C2       net (fanout=1)        0.955   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o
    SLICE_X46Y4.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X43Y4.A2       net (fanout=1)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X43Y4.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (2.394ns logic, 4.317ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y3.AMUX     Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<61>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_58
    SLICE_X42Y5.A1       net (fanout=2)        0.696   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<58>
    SLICE_X42Y5.A        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv61
    SLICE_X42Y5.B6       net (fanout=3)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv6
    SLICE_X42Y5.B        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o11
    SLICE_X42Y5.C6       net (fanout=2)        0.230   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN
    SLICE_X42Y5.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X42Y5.D5       net (fanout=2)        0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X42Y5.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X48Y3.B3       net (fanout=2)        0.823   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X48Y3.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv112
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X46Y4.A6       net (fanout=4)        0.345   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X46Y4.A        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE4_EVN_MATCH_AND_84_o1
    SLICE_X46Y4.C3       net (fanout=1)        0.930   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE4_EVN_MATCH_AND_84_o
    SLICE_X46Y4.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X43Y4.A2       net (fanout=1)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X43Y4.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (2.392ns logic, 4.277ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.293 - 0.345)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y4.BMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<21>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7_54
    SLICE_X43Y5.C5       net (fanout=3)        0.657   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<54>
    SLICE_X43Y5.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD2
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv51
    SLICE_X42Y5.C3       net (fanout=3)        0.485   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv5
    SLICE_X42Y5.C        Tilo                  0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o2111
    SLICE_X42Y5.D5       net (fanout=2)        0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o211
    SLICE_X42Y5.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_PPL_7<63>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o212
    SLICE_X48Y3.B3       net (fanout=2)        0.823   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o21
    SLICE_X48Y3.B        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv112
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o251
    SLICE_X48Y3.C4       net (fanout=4)        0.360   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o1
    SLICE_X48Y3.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/_n0246_inv112
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o
    SLICE_X46Y4.C2       net (fanout=1)        0.955   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE5_EVN_MATCH_AND_86_o
    SLICE_X46Y4.CMUX     Tilo                  0.361   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_PRE7_EVN_MATCH_AND_90_o
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o_2_f7
    SLICE_X43Y4.A2       net (fanout=1)        0.926   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL[1][2]_SOD_EVN_Mux_41_o
    SLICE_X43Y4.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT_rstpot
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (2.214ns logic, 4.409ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y7.WEAWEL0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.054ns (0.438 - 0.384)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y4.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X46Y7.D5       net (fanout=8)        1.351   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL0   net (fanout=11)       3.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.159ns logic, 4.972ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.438 - 0.414)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y4.CQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X46Y7.D2       net (fanout=9)        0.913   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL0   net (fanout=11)       3.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (1.120ns logic, 4.534ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.438 - 0.405)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y4.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X46Y7.D3       net (fanout=9)        0.779   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL0   net (fanout=11)       3.497   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.103ns logic, 4.400ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y7.WEAWEL1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 2)
  Clock Path Skew:      0.054ns (0.438 - 0.384)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y4.AQ       Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X46Y7.D5       net (fanout=8)        1.351   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/DIVIDE
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL1   net (fanout=11)       3.330   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.159ns logic, 4.805ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.438 - 0.414)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y4.CQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X46Y7.D2       net (fanout=9)        0.913   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_ODD_CAPT
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL1   net (fanout=11)       3.330   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.120ns logic, 4.367ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.438 - 0.405)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y4.AQ       Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X46Y7.D3       net (fanout=9)        0.779   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EVN_CAPT
    SLICE_X46Y7.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXWE11
    SLICE_X47Y7.D6       net (fanout=2)        0.124   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/sig_RXINtoDCFIFO_RXWE
    SLICE_X47Y7.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y7.WEAWEL1   net (fanout=11)       3.330   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y7.CLKAWRCLK Trcck_WEA             0.250   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (1.103ns logic, 4.233ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (SLICE_X36Y6.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y6.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_6
    SLICE_X36Y6.DX       net (fanout=2)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<6>
    SLICE_X36Y6.CLK      Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1 (SLICE_X39Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y6.AQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_0
    SLICE_X39Y6.BX       net (fanout=2)        0.136   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<0>
    SLICE_X39Y6.CLK      Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1 (SLICE_X31Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.198   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_0
    SLICE_X31Y5.BX       net (fanout=2)        0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<0>
    SLICE_X31Y5.CLK      Tckdi       (-Th)    -0.059   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uDCFIFO_256x10_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y7.CLKAWRCLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT<7>/CLK
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SOD_EOD_SFT_4/CK
  Location pin: SLICE_X36Y6.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_80TO50TIG_path" TIG;

 408 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (SLICE_X27Y35.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.779ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.934ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X39Y39.C3      net (fanout=23)       0.754   AddressDecoderCS5n
    SLICE_X39Y39.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y34.B3      net (fanout=2)        1.260   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y34.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y34.C6      net (fanout=1)        0.279   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (2.175ns logic, 5.759ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.333ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.488ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y34.B2      net (fanout=2)        1.089   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.488ns (2.119ns logic, 5.369ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.283ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2 (FF)
  Data Path Delay:      7.438ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.BMUX    Tilo                  0.261   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y34.B4      net (fanout=1)        0.981   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.340   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_2
    -------------------------------------------------  ---------------------------
    Total                                      7.438ns (2.177ns logic, 5.261ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4 (SLICE_X26Y35.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.770ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4 (FF)
  Data Path Delay:      7.925ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X39Y39.C3      net (fanout=23)       0.754   AddressDecoderCS5n
    SLICE_X39Y39.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y34.B3      net (fanout=2)        1.260   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y34.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y34.C6      net (fanout=1)        0.279   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X26Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X26Y35.CLK     Tceck                 0.331   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<7>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    -------------------------------------------------  ---------------------------
    Total                                      7.925ns (2.166ns logic, 5.759ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.324ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4 (FF)
  Data Path Delay:      7.479ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y34.B2      net (fanout=2)        1.089   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X26Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X26Y35.CLK     Tceck                 0.331   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<7>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (2.110ns logic, 5.369ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.274ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4 (FF)
  Data Path Delay:      7.429ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.BMUX    Tilo                  0.261   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y34.B4      net (fanout=1)        0.981   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X26Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X26Y35.CLK     Tceck                 0.331   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<7>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_4
    -------------------------------------------------  ---------------------------
    Total                                      7.429ns (2.168ns logic, 5.261ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (SLICE_X27Y35.CE), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.763ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.918ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X39Y39.C3      net (fanout=23)       0.754   AddressDecoderCS5n
    SLICE_X39Y39.CMUX    Tilo                  0.313   RTEXPartition_inst/LocalBusBridgeRTEX_inst/m_State_FSM_FFd2
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_RD_n1
    SLICE_X33Y34.B3      net (fanout=2)        1.260   RTEXPartition_inst/IPCtrl_RD_n
    SLICE_X33Y34.B       Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/D_EN1
    SLICE_X32Y34.C6      net (fanout=1)        0.279   RTEXPartition_inst/RTEX_inst/DATA_EN
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (2.159ns logic, 5.759ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.317ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.472ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.B       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_WR_n1
    SLICE_X33Y34.B2      net (fanout=2)        1.089   RTEXPartition_inst/IPCtrl_WR_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (2.103ns logic, 5.369ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.267ns (data path - clock path skew + uncertainty)
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1 (FF)
  Data Path Delay:      7.422ns (Levels of Logic = 6)
  Clock Path Skew:      0.140ns (0.923 - 0.783)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X34Y40.B4      net (fanout=23)       0.393   AddressDecoderCS5n
    SLICE_X34Y40.BMUX    Tilo                  0.261   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/oRTEXCore_CS_n1
    SLICE_X33Y34.B4      net (fanout=1)        0.981   RTEXPartition_inst/IPCtrl_CS_n
    SLICE_X33Y34.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZWRCYC<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC1
    SLICE_X32Y34.C2      net (fanout=2)        0.421   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/WRCYC
    SLICE_X32Y34.C       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/XLED_XWAIT
    SLICE_X32Y34.B4      net (fanout=1)        0.278   RTEXPartition_inst/RTEXCore_Wait
    SLICE_X32Y34.B       Tilo                  0.205   RTEXPartition_inst/RTEXIP_Control_inst/m_Wait
                                                       RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv1
    SLICE_X27Y35.CE      net (fanout=3)        0.834   RTEXPartition_inst/RTEXIP_Control_inst/_n0060_inv
    SLICE_X27Y35.CLK     Tceck                 0.324   RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD<3>
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_Data_RD_1
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (2.161ns logic, 5.261ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_80TO50TIG_path" TIG;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_3 (SLICE_X32Y28.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.312ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_19 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_3 (FF)
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.760ns (1.169 - 0.409)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_19 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y29.BQ      Tcko                  0.200   RTEXPartition_inst/m_Ram_ff_21
                                                       RTEXPartition_inst/m_Ram_FF_19
    SLICE_X32Y28.DX      net (fanout=1)        0.185   RTEXPartition_inst/m_Ram_ff_19
    SLICE_X32Y28.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_3
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17 (SLICE_X38Y26.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.293ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_6 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17 (FF)
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.759ns (1.190 - 0.431)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_6 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.BQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_8
                                                       RTEXPartition_inst/m_Ram_FF_6
    SLICE_X38Y26.DX      net (fanout=1)        0.212   RTEXPartition_inst/m_Ram_ff_6
    SLICE_X38Y26.CLK     Tckdi       (-Th)    -0.041   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1<17>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZA_1_17
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.239ns logic, 0.212ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8 (SLICE_X29Y25.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.169ns (datapath - clock path skew - uncertainty)
  Source:               RTEXPartition_inst/m_Ram_FF_24 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8 (FF)
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.756ns (1.165 - 0.409)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/m_Ram_FF_24 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.CQ      Tcko                  0.198   RTEXPartition_inst/m_Ram_ff_25
                                                       RTEXPartition_inst/m_Ram_FF_24
    SLICE_X29Y25.A4      net (fanout=1)        0.219   RTEXPartition_inst/m_Ram_ff_24
    SLICE_X29Y25.CLK     Tah         (-Th)    -0.155   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_15
                                                       RTEXPartition_inst/m_Ram_ff_24_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/ZD_0_8
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.353ns logic, 0.219ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2235615 paths analyzed, 7122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.078ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1 (SLICE_X12Y34.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.738ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (0.566 - 0.646)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    SLICE_X9Y38.D3       net (fanout=22)       3.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    SLICE_X9Y38.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_546_o11
    SLICE_X27Y57.A4      net (fanout=36)       3.889   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X27Y57.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_Protocol<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv1
    SLICE_X12Y34.CE      net (fanout=4)        2.849   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
    SLICE_X12Y34.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    -------------------------------------------------  ---------------------------
    Total                                     11.738ns (1.298ns logic, 10.440ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.566 - 0.642)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y61.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X9Y38.D2       net (fanout=74)       3.177   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_state
    SLICE_X9Y38.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_546_o11
    SLICE_X27Y57.A4      net (fanout=36)       3.889   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X27Y57.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_Protocol<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv1
    SLICE_X12Y34.CE      net (fanout=4)        2.849   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
    SLICE_X12Y34.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    -------------------------------------------------  ---------------------------
    Total                                     11.213ns (1.298ns logic, 9.915ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.566 - 0.586)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.AQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X9Y38.D1       net (fanout=124)      3.027   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X9Y38.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_546_o11
    SLICE_X27Y57.A4      net (fanout=36)       3.889   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X27Y57.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_Protocol<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv1
    SLICE_X12Y34.CE      net (fanout=4)        2.849   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
    SLICE_X12Y34.CLK     Tceck                 0.335   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode_1
    -------------------------------------------------  ---------------------------
    Total                                     11.119ns (1.354ns logic, 9.765ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y18.DIA21), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.947ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X29Y52.D6      net (fanout=23)       1.797   AddressDecoderCS5n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.B4       net (fanout=21)       4.075   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<21>LogicTrst1
    RAMB16_X0Y18.DIA21   net (fanout=1)        0.974   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<21>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.947ns (1.874ns logic, 10.073ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.936ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y40.B4      net (fanout=2)        0.687   N18
    SLICE_X35Y40.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y52.D4      net (fanout=24)       1.768   AddressDecoderCS0n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.B4       net (fanout=21)       4.075   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<21>LogicTrst1
    RAMB16_X0Y18.DIA21   net (fanout=1)        0.974   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<21>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.936ns (1.984ns logic, 9.952ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.523ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y43.C4      net (fanout=2)        0.308   N18
    SLICE_X35Y43.C       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X29Y52.D2      net (fanout=25)       1.734   AddressDecoderCS2n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.B4       net (fanout=21)       4.075   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<21>LogicTrst1
    RAMB16_X0Y18.DIA21   net (fanout=1)        0.974   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<21>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (1.984ns logic, 9.539ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y18.DIA5), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS5n_SW0
    SLICE_X34Y40.A2      net (fanout=1)        0.779   N16
    SLICE_X34Y40.A       Tilo                  0.203   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       AddressDecoder_inst/oADDRDEC_CS5n
    SLICE_X29Y52.D6      net (fanout=23)       1.797   AddressDecoderCS5n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.D5       net (fanout=21)       3.957   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<5>LogicTrst1
    RAMB16_X0Y18.DIA5    net (fanout=1)        0.866   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (1.874ns logic, 9.847ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y40.B4      net (fanout=2)        0.687   N18
    SLICE_X35Y40.B       Tilo                  0.259   CNC2_HHB_RTEX/LocalBusBridge_1/m_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X29Y52.D4      net (fanout=24)       1.768   AddressDecoderCS0n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.D5       net (fanout=21)       3.957   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<5>LogicTrst1
    RAMB16_X0Y18.DIA5    net (fanout=1)        0.866   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.710ns (1.984ns logic, 9.726ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.297ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.622 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.D4      net (fanout=34)       1.575   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X35Y43.DMUX    Tilo                  0.313   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n_SW0
    SLICE_X35Y43.C4      net (fanout=2)        0.308   N18
    SLICE_X35Y43.C       Tilo                  0.259   N16
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X29Y52.D2      net (fanout=25)       1.734   AddressDecoderCS2n
    SLICE_X29Y52.D       Tilo                  0.259   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst11
    SLICE_X30Y52.A2      net (fanout=16)       0.873   CNC2_HHB_RTEX/ibus_DataIn<0>LogicTrst1
    SLICE_X30Y52.A       Tilo                  0.203   CNC2_HHB_RTEX/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_RTEX/ibus_DataIn<5>LogicTrst
    SLICE_X9Y37.D5       net (fanout=21)       3.957   CNC2_HHB_RTEX/ibus_DataIn<5>
    SLICE_X9Y37.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<5>LogicTrst1
    RAMB16_X0Y18.DIA5    net (fanout=1)        0.866   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<5>
    RAMB16_X0Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.297ns (1.984ns logic, 9.313ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (SLICE_X20Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_46
    SLICE_X20Y43.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<46>
    SLICE_X20Y43.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<47>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n123766
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_14
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X24Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X24Y43.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X24Y43.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n123742
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X1Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y62.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X1Y62.DX       net (fanout=3)        0.145   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X1Y62.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.257ns logic, 0.145ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50389483 paths analyzed, 14468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.604ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIADI0), 5467968 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.350ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.AMUX    Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X24Y12.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X24Y12.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.BMUX    Tcinb                 0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y6.C5       net (fanout=8)        1.015   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y6.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X31Y6.A2       net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X31Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X31Y6.B6       net (fanout=1)        0.118   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X31Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     18.350ns (4.208ns logic, 14.142ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.332ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.C2      net (fanout=28)       2.264   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y6.C5       net (fanout=8)        1.015   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y6.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X31Y6.A2       net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X31Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X31Y6.B6       net (fanout=1)        0.118   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X31Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     18.332ns (4.080ns logic, 14.252ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.322ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X31Y6.C5       net (fanout=8)        1.015   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X31Y6.C        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15_SW2
    SLICE_X31Y6.A2       net (fanout=1)        0.437   RTEXPartition_inst/RTEX_inst/N644
    SLICE_X31Y6.A        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA15
    SLICE_X31Y6.B6       net (fanout=1)        0.118   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA14
    SLICE_X31Y6.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/N525
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA16
    RAMB8_X1Y2.DIADI0    net (fanout=1)        1.272   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<0>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIA             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     18.322ns (4.180ns logic, 14.142ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIBDI0), 4345715 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.950ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.AMUX    Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X24Y12.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X24Y12.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.BMUX    Tcinb                 0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X34Y3.D6       net (fanout=8)        0.321   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X34Y3.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X32Y4.C3       net (fanout=1)        0.632   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X32Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X32Y4.D5       net (fanout=1)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X32Y4.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.449   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.950ns (4.044ns logic, 13.906ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.932ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.C2      net (fanout=28)       2.264   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X34Y3.D6       net (fanout=8)        0.321   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X34Y3.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X32Y4.C3       net (fanout=1)        0.632   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X32Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X32Y4.D5       net (fanout=1)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X32Y4.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.449   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.932ns (3.916ns logic, 14.016ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.922ns (Levels of Logic = 11)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X34Y3.D6       net (fanout=8)        0.321   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X34Y3.D        Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/RXRST_GEN<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35_SW2
    SLICE_X32Y4.C3       net (fanout=1)        0.632   RTEXPartition_inst/RTEX_inst/N646
    SLICE_X32Y4.C        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA35
    SLICE_X32Y4.D5       net (fanout=1)        0.204   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA34
    SLICE_X32Y4.D        Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA36
    RAMB8_X1Y2.DIBDI0    net (fanout=1)        1.449   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<2>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.922ns (4.016ns logic, 13.906ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y2.DIBDI8), 2594567 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.774ns (Levels of Logic = 10)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.AMUX    Topaa                 0.377   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X24Y12.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<1>
    SLICE_X24Y12.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_lut<1>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<4>
    SLICE_X24Y13.BMUX    Tcinb                 0.260   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X33Y5.D4       net (fanout=8)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X33Y5.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X33Y5.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X33Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.774ns (3.949ns logic, 13.825ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.756ns (Levels of Logic = 10)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.C2      net (fanout=28)       2.264   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcyc                0.295   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X33Y5.D4       net (fanout=8)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X33Y5.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X33Y5.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X33Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.756ns (3.821ns logic, 13.935ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.746ns (Levels of Logic = 10)
  Clock Path Skew:      0.081ns (0.433 - 0.352)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd1
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B3      net (fanout=84)       3.870   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCPU_INF_MAS/uMASTER_INF/STE_MACH_REG_FSM_FFd2
    SLICE_X14Y30.B       Tilo                  0.203   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mmux_TX_MEM_TRIG111
    SLICE_X16Y11.A3      net (fanout=28)       2.154   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/FRAME_COMP_MASK22
    SLICE_X16Y11.COUT    Topcya                0.395   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_lut<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.CIN     net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<4>
    SLICE_X16Y12.AMUX    Tcina                 0.177   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Madd_FR_LEN2_cy<8>
    SLICE_X24Y13.A1      net (fanout=2)        1.025   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>
    SLICE_X24Y13.BMUX    Topab                 0.432   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/sig_RXtoTXPACKET_FR_LEN<5>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_FR_LENALL_CALC_cy<8>
    SLICE_X28Y3.A3       net (fanout=2)        1.753   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/FR_LENALL_CALC<6>
    SLICE_X28Y3.DMUX     Topad                 0.550   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_lut<6>_INV_0
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Msub_CRC1_PLACE_cy<9>
    SLICE_X42Y1.A2       net (fanout=4)        1.506   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>
    SLICE_X42Y1.AMUX     Topaa                 0.370   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC1_PLACE<9>_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Madd_CRC2_PLACE_xor<9>
    SLICE_X34Y1.D2       net (fanout=1)        0.986   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/CRC2_PLACE<9>
    SLICE_X34Y1.COUT     Topcyd                0.261   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_lut<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.CIN      net (fanout=1)        0.003   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_PACKET_GEN_MAS/Mcompar_CRC2_ENB_cy<3>
    SLICE_X34Y2.BMUX     Tcinb                 0.268   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA12_cy1
    SLICE_X33Y5.D4       net (fanout=8)        0.878   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/sig_TXPGtoCRC_CRC2_ENB
    SLICE_X33Y5.D        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA45
    SLICE_X33Y5.B2       net (fanout=1)        0.438   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
    SLICE_X33Y5.B        Tilo                  0.259   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA44
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/Mmux_MUX_WDATA46
    RAMB8_X1Y2.DIBDI8    net (fanout=1)        1.209   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/MUX_WDATA<3>
    RAMB8_X1Y2.CLKAWRCLK Trdck_DIB             0.300   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/uDCFIFO_256x4_MAS/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                     17.746ns (3.921ns logic, 13.825ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1 (SLICE_X28Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_0 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_0 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y11.CQ      Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_0
    SLICE_X28Y11.DX      net (fanout=1)        0.131   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<0>
    SLICE_X28Y11.CLK     Tckdi       (-Th)    -0.048   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_SFT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_13 (SLICE_X0Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_12 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_12 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT<14>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_12
    SLICE_X0Y22.C5       net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT<12>
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT<14>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_PAY_EVN_SFT[18]_GND_17_o_mux_422_OUT51
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/PAY_EVN_SFT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_2 (SLICE_X4Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_1 (FF)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.CQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_1
    SLICE_X4Y27.C5       net (fanout=1)        0.060   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT<1>
    SLICE_X4Y27.CLK      Tah         (-Th)    -0.121   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/Mmux_STE_SYNC_SFT[18]_GND_17_o_mux_68_OUT121
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_PACKET_CHECK_MAS/STE_SYNC_SFT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uTX_PACKET_WRAP_MAS/uTX_MEM_CONT_MAS/uDPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uRX_PACKET_WRAP_MAS/uRX_MEM_CONT_MAS/u1DPRAM_2Port256x32_MAS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.977ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.523ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.977ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y53.B2      net (fanout=7)        4.585   g_reset_n_IBUF
    SLICE_X13Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.871ns logic, 5.106ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y53.B3      net (fanout=2)        0.899   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.372ns (0.952ns logic, 1.420ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.447   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y53.B5      net (fanout=6)        0.838   m_startup_reset_40MHz
    SLICE_X13Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.521   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.008ns logic, 1.359ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.654ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.846ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y53.B2      net (fanout=7)        4.585   g_reset_n_IBUF
    SLICE_X13Y53.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.623ns logic, 5.223ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.259ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.241ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y53.B3      net (fanout=2)        0.899   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y53.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.704ns logic, 1.537ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.264ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.236ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.447   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y53.B5      net (fanout=6)        0.838   m_startup_reset_40MHz
    SLICE_X13Y53.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.760ns logic, 1.476ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.289ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y53.B3      net (fanout=2)        0.512   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y53.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Tremck      (-Th)    -0.165   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.519ns logic, 0.770ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.234   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y53.B5      net (fanout=6)        0.497   m_startup_reset_40MHz
    SLICE_X13Y53.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Tremck      (-Th)    -0.165   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.555ns logic, 0.755ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.246ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.246ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y53.B2      net (fanout=7)        2.904   g_reset_n_IBUF
    SLICE_X13Y53.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_578_o
    SLICE_X13Y54.CLK     Tremck      (-Th)    -0.165   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (1.084ns logic, 3.162ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.306ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.306ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y53.B3      net (fanout=2)        0.512   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y53.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.393   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.401ns logic, 0.905ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.327ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.234   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y53.B5      net (fanout=6)        0.497   m_startup_reset_40MHz
    SLICE_X13Y53.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.393   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.437ns logic, 0.890ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y54.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.263ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.263ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y53.B2      net (fanout=7)        2.904   g_reset_n_IBUF
    SLICE_X13Y53.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.393   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_577_o
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.966ns logic, 3.297ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.060ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.440ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.060ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y55.B4      net (fanout=7)        4.692   g_reset_n_IBUF
    SLICE_X13Y55.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.745   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (1.623ns logic, 5.437ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.190ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y55.B3      net (fanout=2)        0.791   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y55.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.745   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.774ns logic, 1.536ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.321ns (requirement - data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.179ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.447   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y55.B1      net (fanout=6)        0.674   m_startup_reset_40MHz
    SLICE_X13Y55.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.745   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.760ns logic, 1.419ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.SR), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.652ns (requirement - data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.848ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y55.B4      net (fanout=7)        4.692   g_reset_n_IBUF
    SLICE_X13Y55.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.848ns (1.849ns logic, 4.999ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y55.B3      net (fanout=2)        0.791   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y55.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.000ns logic, 1.098ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.447   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y55.B1      net (fanout=6)        0.674   m_startup_reset_40MHz
    SLICE_X13Y55.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.986ns logic, 0.981ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.234   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y55.B1      net (fanout=6)        0.434   m_startup_reset_40MHz
    SLICE_X13Y55.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.545ns logic, 0.596ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y55.B3      net (fanout=2)        0.455   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y55.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.555ns logic, 0.617ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Delay (fastest path):   4.074ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.074ns (Levels of Logic = 2)
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o falling

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y55.B4      net (fanout=7)        2.838   g_reset_n_IBUF
    SLICE_X13Y55.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o1
    SLICE_X13Y55.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_576_o
    SLICE_X13Y55.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (1.074ns logic, 3.000ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.273ns (data path)
  Source:               m_startup_reset_40MHz (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset_40MHz to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y56.AQ      Tcko                  0.234   m_startup_reset_40MHz
                                                       m_startup_reset_40MHz
    SLICE_X13Y55.B1      net (fanout=6)        0.434   m_startup_reset_40MHz
    SLICE_X13Y55.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.402   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.437ns logic, 0.836ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.304ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y55.B3      net (fanout=2)        0.455   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y55.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.402   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.447ns logic, 0.857ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y55.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.206ns (data path)
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.206ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: g_reset_n to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X13Y55.B4      net (fanout=7)        2.838   g_reset_n_IBUF
    SLICE_X13Y55.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o1
    SLICE_X13Y55.CLK     net (fanout=2)        0.402   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_575_o
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.966ns logic, 3.240ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1638 paths analyzed, 1638 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  15.114ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_6 (SLICE_X50Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.886ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_6 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.584ns (Levels of Logic = 2)
  Clock Path Delay:     0.870ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X50Y55.SR      net (fanout=23)       6.238   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X50Y55.CLK     Tsrck                 0.439   RTEXPartition_inst/m_XTXTIM_Cnt<6>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_6
    -------------------------------------------------  ---------------------------
    Total                                     15.584ns (2.062ns logic, 13.522ns route)
                                                       (13.2% logic, 86.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X50Y55.CLK     net (fanout=400)      0.864   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (-2.698ns logic, 3.568ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_5 (SLICE_X51Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.923ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_5 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.547ns (Levels of Logic = 2)
  Clock Path Delay:     0.870ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X51Y55.SR      net (fanout=23)       6.238   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X51Y55.CLK     Tsrck                 0.402   RTEXPartition_inst/m_XTXTIM_Cnt<5>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_5
    -------------------------------------------------  ---------------------------
    Total                                     15.547ns (2.025ns logic, 13.522ns route)
                                                       (13.0% logic, 87.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y55.CLK     net (fanout=400)      0.864   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (-2.698ns logic, 3.568ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XTXTIM_Cnt_4 (SLICE_X51Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.925ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XTXTIM_Cnt_4 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      15.545ns (Levels of Logic = 2)
  Clock Path Delay:     0.870ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XTXTIM_Cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X51Y55.SR      net (fanout=23)       6.238   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X51Y55.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XTXTIM_Cnt<5>
                                                       RTEXPartition_inst/m_XTXTIM_Cnt_4
    -------------------------------------------------  ---------------------------
    Total                                     15.545ns (2.023ns logic, 13.522ns route)
                                                       (13.0% logic, 87.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to RTEXPartition_inst/m_XTXTIM_Cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y55.CLK     net (fanout=400)      0.864   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (-2.698ns logic, 3.568ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point ESTOP2_Filter/m_stack_0 (SLICE_X4Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<1> (PAD)
  Destination:          ESTOP2_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Clock Path Delay:     3.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iE_stop<1> to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A3.I                 Tiopi                 1.126   iE_stop<1>
                                                       iE_stop<1>
                                                       iE_stop_1_IBUF
                                                       ProtoComp1203.IMUX.34
    SLICE_X4Y72.AX       net (fanout=1)        2.221   iE_stop_1_IBUF
    SLICE_X4Y72.CLK      Tckdi       (-Th)    -0.107   ESTOP2_Filter/m_stack<2>
                                                       ESTOP2_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.233ns logic, 2.221ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Slow Process Corner: g_clk to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y72.CLK      net (fanout=150)      1.224   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.519ns logic, 1.873ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X45Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Delay:     3.284ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp1203.IMUX.31
    SLICE_X45Y18.AX      net (fanout=1)        2.263   iMPG_B_IBUF
    SLICE_X45Y18.CLK     Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.174ns logic, 2.263ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y18.CLK     net (fanout=150)      1.116   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.519ns logic, 1.765ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point ESTOP1_Filter/m_stack_0 (SLICE_X4Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<0> (PAD)
  Destination:          ESTOP1_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Clock Path Delay:     2.127ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iE_stop<0> to ESTOP1_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 0.763   iE_stop<0>
                                                       iE_stop<0>
                                                       iE_stop_0_IBUF
                                                       ProtoComp1203.IMUX.33
    SLICE_X4Y73.AX       net (fanout=1)        1.897   iE_stop_0_IBUF
    SLICE_X4Y73.CLK      Tckdi       (-Th)    -0.048   ESTOP1_Filter/m_stack<2>
                                                       ESTOP1_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.811ns logic, 1.897ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to ESTOP1_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y73.CLK      net (fanout=150)      0.716   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.950ns logic, 1.177ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.413ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.587ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.142ns (Levels of Logic = 2)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y56.CLK     net (fanout=150)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.391   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A4      net (fanout=2)        2.436   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv1_INV_0
    N1.T                 net (fanout=12)       4.675   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.142ns (3.031ns logic, 7.111ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.906ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y47.CLK     net (fanout=150)      1.206   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.408   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        3.906   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (2.789ns logic, 3.906ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.935ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.794ns (Levels of Logic = 2)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y56.CLK     net (fanout=150)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.391   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A4      net (fanout=2)        2.436   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv1_INV_0
    M1.T                 net (fanout=12)       4.327   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.794ns (3.031ns logic, 6.763ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.344ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 1)
  Clock Path Delay:     3.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y43.CLK     net (fanout=150)      1.201   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.519ns logic, 1.850ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AQ      Tcko                  0.391   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        3.490   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (2.772ns logic, 3.490ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.935ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.794ns (Levels of Logic = 2)
  Clock Path Delay:     3.246ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y56.CLK     net (fanout=150)      1.078   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (1.519ns logic, 1.727ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.391   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A4      net (fanout=2)        2.436   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A       Tilo                  0.259   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv1_INV_0
    M2.T                 net (fanout=12)       4.327   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.794ns (3.031ns logic, 6.763ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.327ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 1)
  Clock Path Delay:     3.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y43.CLK     net (fanout=150)      1.201   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.369ns (1.519ns logic, 1.850ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.BQ      Tcko                  0.391   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<60>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        3.507   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (2.772ns logic, 3.507ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.069ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.877ns (Levels of Logic = 1)
  Clock Path Delay:     0.592ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y56.CLK      net (fanout=400)      0.673   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (-1.839ns logic, 2.431ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.283   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (1.594ns logic, 1.283ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (F1.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.690ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.545ns (Levels of Logic = 2)
  Clock Path Delay:     0.545ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X10Y61.CLK     net (fanout=400)      0.626   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (-1.839ns logic, 2.384ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y61.C1       net (fanout=124)      0.684   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y61.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_495_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        2.075   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.786ns logic, 2.759ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.667ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 2)
  Clock Path Delay:     0.566ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X6Y56.CLK      net (fanout=400)      0.647   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (-1.839ns logic, 2.405ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X5Y61.C4       net (fanout=57)       0.640   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X5Y61.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_495_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        2.075   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.786ns logic, 2.715ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.554ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 2)
  Clock Path Delay:     0.546ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X10Y62.CLK     net (fanout=400)      0.627   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (-1.839ns logic, 2.385ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.CQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X5Y61.C5       net (fanout=97)       0.547   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X5Y61.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_495_o_equal_137_o<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    F1.O                 net (fanout=1)        2.075   SRI_RTS_0_OBUF
    F1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.786ns logic, 2.622ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<10> (H4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  6.207ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 2)
  Clock Path Delay:     1.479ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y56.CLK     net (fanout=150)      0.508   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.822ns logic, 0.657ns route)
                                                       (55.6% logic, 44.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y56.AQ      Tcko                  0.198   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A4      net (fanout=2)        1.461   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212
    SLICE_X13Y52.A       Tilo                  0.156   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
                                                       CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv1_INV_0
    H4.T                 net (fanout=12)       1.542   CNC2_HHB_RTEX/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_212_inv
    H4.PAD               Tiotp                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (1.750ns logic, 3.003ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.727ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_52 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Clock Path Delay:     1.607ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1203.IMUX.11
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y47.CLK     net (fanout=150)      0.636   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.822ns logic, 0.785ns route)
                                                       (51.2% logic, 48.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_52 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.BQ      Tcko                  0.200   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<56>
                                                       CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO_52
    H4.O                 net (fanout=2)        1.549   CNC2_HHB_RTEX/LIO_Partition_1/m_LIO_DO<52>
    H4.PAD               Tioop                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.596ns logic, 1.549ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 63 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  14.524ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XSYNC (SLICE_X39Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.476ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XSYNC (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      14.974ns (Levels of Logic = 2)
  Clock Path Delay:     0.925ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X39Y58.SR      net (fanout=23)       5.667   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X39Y58.CLK     Tsrck                 0.400   RTEXPartition_inst/m_XSYNC
                                                       RTEXPartition_inst/m_XSYNC
    -------------------------------------------------  ---------------------------
    Total                                     14.974ns (2.023ns logic, 12.951ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X39Y58.CLK     net (fanout=685)      0.796   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (-2.818ns logic, 3.743ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/m_XINTRX (SLICE_X36Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.625ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/m_XINTRX (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      14.820ns (Levels of Logic = 2)
  Clock Path Delay:     0.920ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X36Y59.SR      net (fanout=23)       5.469   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X36Y59.CLK     Tsrck                 0.444   RTEXPartition_inst/m_XINTRX
                                                       RTEXPartition_inst/m_XINTRX
    -------------------------------------------------  ---------------------------
    Total                                     14.820ns (2.067ns logic, 12.753ns route)
                                                       (13.9% logic, 86.1% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/m_XINTRX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X36Y59.CLK     net (fanout=685)      0.791   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (-2.818ns logic, 3.738ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (SLICE_X34Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.114ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      13.323ns (Levels of Logic = 2)
  Clock Path Delay:     0.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        7.284   g_reset_n_IBUF
    SLICE_X9Y10.AMUX     Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv1
    SLICE_X34Y40.SR      net (fanout=23)       4.171   RTEXPartition_inst/LocalBusBridgeRTEX_inst/iReset_n_inv
    SLICE_X34Y40.CLK     Trck                  0.245   RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
                                                       RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    -------------------------------------------------  ---------------------------
    Total                                     13.323ns (1.868ns logic, 11.455ns route)
                                                       (14.0% logic, 86.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEXIP_Control_inst/m_WR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.763   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.246   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X34Y40.CLK     net (fanout=685)      0.783   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (-2.818ns logic, 3.730ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (SLICE_X48Y24.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MDIO (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 2)
  Clock Path Delay:     1.245ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: MDIO to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.763   MDIO
                                                       MDIO
                                                       MDIO_IOBUF/IBUF
                                                       ProtoComp1201.IMUX.6
    SLICE_X48Y24.B1      net (fanout=1)        2.368   N522
    SLICE_X48Y24.CLK     Tah         (-Th)    -0.190   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/Mmux_RTEX_MDI11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (0.953ns logic, 2.368ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X48Y24.CLK     net (fanout=685)      0.625   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (-1.474ns logic, 2.719ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/reset_out (SLICE_X5Y8.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.164ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/reset_out (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.989ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        4.582   g_reset_n_IBUF
    SLICE_X9Y10.A        Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X5Y8.SR        net (fanout=14)       0.446   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X5Y8.CLK       Tcksr       (-Th)    -0.042   RTEXPartition_inst/RTEX_inst/ip_m/reset_out
                                                       RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (0.961ns logic, 5.028ns route)
                                                       (16.0% logic, 84.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X5Y8.CLK       net (fanout=685)      0.730   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.474ns logic, 2.824ns route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (SLICE_X9Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.308ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/ip_m/crcc_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.109ns (Levels of Logic = 2)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1203.IMUX.3
    SLICE_X9Y10.A5       net (fanout=7)        4.582   g_reset_n_IBUF
    SLICE_X9Y10.A        Tilo                  0.156   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       g_reset_50MHz_n1
    SLICE_X9Y10.SR       net (fanout=14)       0.747   RTEXPartition_inst/RTEX_inst/ip_m/xreset_inv
    SLICE_X9Y10.CLK      Tcksr       (-Th)     0.139   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uCOMM_MAS/XRST_inv
                                                       RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (0.780ns logic, 5.329ns route)
                                                       (12.8% logic, 87.2% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/ip_m/crcc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.362   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.554   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X9Y10.CLK      net (fanout=685)      0.706   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.474ns logic, 2.800ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.579ns.
--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  29.421ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.139ns (Levels of Logic = 3)
  Clock Path Delay:     0.965ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y21.CLK     net (fanout=685)      1.153   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (-3.526ns logic, 4.491ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.AMUX    Tshcko                0.488   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_2
    SLICE_X51Y15.B4      net (fanout=5)        1.157   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<2>
    SLICE_X51Y15.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X48Y24.A5      net (fanout=1)        1.078   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X48Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.517   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      9.139ns (3.387ns logic, 5.752ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  29.614ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.946ns (Levels of Logic = 3)
  Clock Path Delay:     0.965ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y21.CLK     net (fanout=685)      1.153   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (-3.526ns logic, 4.491ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.AQ      Tcko                  0.447   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_1
    SLICE_X51Y15.B2      net (fanout=5)        1.005   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<1>
    SLICE_X51Y15.BMUX    Tilo                  0.313   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/ACS_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1_SW0
    SLICE_X48Y24.A5      net (fanout=1)        1.078   RTEXPartition_inst/RTEX_inst/N426
    SLICE_X48Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.517   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.946ns (3.346ns logic, 5.600ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.181ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      8.376ns (Levels of Logic = 2)
  Clock Path Delay:     0.968ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X53Y21.CLK     net (fanout=685)      1.156   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (-3.526ns logic, 4.494ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcko                  0.391   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_READ_SFT
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X48Y24.A4      net (fanout=47)       1.882   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/MDIO_WRITE_SFT
    SLICE_X48Y24.A       Tilo                  0.205   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        3.517   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 2.381   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (2.977ns logic, 5.399ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  32.679ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 1)
  Clock Path Delay:     0.976ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.993   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.156   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y15.CLK     net (fanout=685)      1.164   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (-3.526ns logic, 4.502ns route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.CQ      Tcko                  0.447   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        3.042   MDC_OBUF
    T9.PAD               Tioop                 2.381   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (2.828ns logic, 3.042ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point MDC (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.847ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG (FF)
  Destination:          MDC (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Delay:     0.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y15.CLK     net (fanout=685)      0.594   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (-1.858ns logic, 2.544ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG to MDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y15.CQ      Tcko                  0.234   MDC_OBUF
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/PHY_MDC_REG
    T9.O                 net (fanout=3)        2.006   MDC_OBUF
    T9.PAD               Tioop                 1.396   MDC
                                                       MDC_OBUF
                                                       MDC
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.630ns logic, 2.006ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point MDIO (R9.PAD), 8 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.789ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Delay:     0.675ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y21.CLK     net (fanout=685)      0.583   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (-1.858ns logic, 2.533ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.DMUX    Tshcko                0.266   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_5
    SLICE_X48Y24.A6      net (fanout=5)        0.570   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<5>
    SLICE_X48Y24.A       Tilo                  0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.215   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.804ns logic, 2.785ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.776ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 2)
  Clock Path Delay:     0.675ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X50Y21.CLK     net (fanout=685)      0.583   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (-1.858ns logic, 2.533ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.CQ      Tcko                  0.234   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR_4
    SLICE_X48Y24.A2      net (fanout=4)        0.589   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/BIT_CNTR<4>
    SLICE_X48Y24.A       Tilo                  0.142   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/phy_rddata<3>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/Mmux_PHY_TRY_ENB1
    R9.T                 net (fanout=2)        2.215   RTEXPartition_inst/RTEX_MDIO_ENB_inv
    R9.PAD               Tiotp                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.772ns logic, 2.804ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.093ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 (FF)
  Destination:          MDIO (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 1)
  Clock Path Delay:     0.686ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M9.I                 Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1203.IMUX.35
    BUFIO2_X3Y0.I        net (fanout=1)        1.298   IBUFG_CLK_25MHz
    BUFIO2_X3Y0.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.802   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y16.CLK     net (fanout=685)      0.594   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (-1.858ns logic, 2.544ns route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63 to MDIO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y16.DMUX    Tshcko                0.238   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out<25>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_REG_CONT_MAS/mdio_data_out_63
    R9.O                 net (fanout=1)        2.248   RTEXPartition_inst/RTEX_MDO
    R9.PAD               Tioop                 1.396   MDIO
                                                       MDIO_IOBUF/OBUFT
                                                       MDIO
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.634ns logic, 2.248ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.807ns.
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.193ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 1)
  Clock Path Delay:     3.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       1.170   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.519ns logic, 1.851ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1 to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.CMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID_1
    N6.O                 net (fanout=1)        2.576   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (2.836ns logic, 2.576ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.271ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 1)
  Clock Path Delay:     3.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       1.170   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.519ns logic, 1.851ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.AQ       Tcko                  0.408   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_0
    M6.O                 net (fanout=1)        2.545   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (2.789ns logic, 2.545ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.761ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 1)
  Clock Path Delay:     3.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       1.170   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.519ns logic, 1.851ns route)
                                                       (45.1% logic, 54.9% route)

  Maximum Data Path at Slow Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.AMUX     Tshcko                0.455   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        2.008   TXD1T1_OBUF
    T5.PAD               Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (2.836ns logic, 2.008ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.347ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Clock Path Delay:     1.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       0.600   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.822ns logic, 0.781ns route)
                                                       (51.3% logic, 48.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.BMUX     Tshcko                0.238   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_3
    T6.O                 net (fanout=1)        1.135   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.634ns logic, 1.135ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.472ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Clock Path Delay:     1.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       0.600   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.822ns logic, 0.781ns route)
                                                       (51.3% logic, 48.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.BQ       Tcko                  0.200   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_2
    N5.O                 net (fanout=1)        1.298   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.596ns logic, 1.298ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.510ns (clock arrival + clock path + data path - uncertainty)
  Source:               RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Clock Path Delay:     1.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1203.IMUX.1
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    SLICE_X16Y4.CLK      net (fanout=20)       0.600   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.822ns logic, 0.781ns route)
                                                       (51.3% logic, 48.7% route)

  Minimum Data Path at Fast Process Corner: RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.AMUX     Tshcko                0.238   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_VALID<0>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_TX_CONT_MAS/TXD_1
    T5.O                 net (fanout=1)        1.298   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (1.634ns logic, 1.298ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.448ns.
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (SLICE_X37Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.552ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 2)
  Clock Path Delay:     2.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1203.IMUX.29
    SLICE_X37Y3.A4       net (fanout=3)        3.256   RX_DV1_IBUF
    SLICE_X37Y3.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN11
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.632ns logic, 3.256ns route)
                                                       (33.4% logic, 66.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y3.CLK      net (fanout=41)       0.796   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.323ns logic, 1.142ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X37Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.634ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Clock Path Delay:     2.465ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1203.IMUX.29
    SLICE_X37Y3.B5       net (fanout=3)        3.174   RX_DV1_IBUF
    SLICE_X37Y3.CLK      Tas                   0.322   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.632ns logic, 3.174ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y3.CLK      net (fanout=41)       0.796   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.323ns logic, 1.142ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (SLICE_X38Y3.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.646ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 1)
  Clock Path Delay:     2.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1203.IMUX.29
    SLICE_X38Y3.CX       net (fanout=3)        3.406   RX_DV1_IBUF
    SLICE_X38Y3.CLK      Tdick                 0.086   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV<1>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.396ns logic, 3.406ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXDV_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X38Y3.CLK      net (fanout=41)       0.804   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (1.323ns logic, 1.150ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (SLICE_X37Y3.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.772ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 2)
  Clock Path Delay:     3.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1203.IMUX.28
    SLICE_X37Y3.C1       net (fanout=1)        1.806   RX_ER1_IBUF
    SLICE_X37Y3.CLK      Tah         (-Th)    -0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RX_ER1_IBUF_rt
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.328ns logic, 1.806ns route)
                                                       (42.4% logic, 57.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXER_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y3.CLK      net (fanout=41)       1.079   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.519ns logic, 1.818ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (SLICE_X37Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.951ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Delay:     3.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1203.IMUX.25
    SLICE_X37Y3.A3       net (fanout=1)        1.985   RXD1T1_IBUF
    SLICE_X37Y3.CLK      Tah         (-Th)    -0.202   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN21
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.328ns logic, 1.985ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y3.CLK      net (fanout=41)       1.079   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.519ns logic, 1.818ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (SLICE_X37Y3.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.309ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.671ns (Levels of Logic = 2)
  Clock Path Delay:     3.337ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1203.IMUX.26
    SLICE_X37Y3.B1       net (fanout=1)        2.253   RXD1T2_IBUF
    SLICE_X37Y3.CLK      Tah         (-Th)    -0.292   RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/PRE_DET_STBL_1<5>
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/Mmux_RXDIN31
                                                       RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.671ns (1.418ns logic, 2.253ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to RTEXPartition_inst/RTEX_inst/RTEX_TOP_MAS/uPHY_RX_CONT_MAS/uPHY_RXIN_MAS/SRXD_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1203.IMUX
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y3.CLK      net (fanout=41)       1.079   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.519ns logic, 1.818ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     18.890ns|     24.156ns|            0|            0|     41973269|      2235627|
| TS_CLK_80MHz                  |     12.500ns|     12.078ns|      7.060ns|            0|            0|      2235615|           12|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.977ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.060ns|          N/A|            0|            0|            6|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     37.208ns|            0|            0|            0|     50389483|
| TS_CLK_50MHz                  |     20.000ns|     18.604ns|          N/A|            0|            0|     50389483|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MDIO        |    4.920(R)|      SLOW  |   -1.601(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    2.331(R)|      SLOW  |   -0.917(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.193(R)|      SLOW  |    0.049(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.569(R)|      SLOW  |   -0.309(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.589(R)|      SLOW  |   -0.330(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    2.448(R)|      SLOW  |   -0.903(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.009(R)|      SLOW  |    0.228(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    4.238(R)|      SLOW  |   -1.389(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    1.990(R)|      SLOW  |   -0.556(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    1.289(R)|      SLOW  |   -0.037(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    5.808(R)|      SLOW  |   -3.084(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    5.644(R)|      SLOW  |   -2.949(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    5.156(R)|      SLOW  |   -2.612(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    5.564(R)|      SLOW  |   -2.832(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |    5.906(R)|      SLOW  |   -3.140(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    6.536(R)|      SLOW  |   -3.396(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    2.612(R)|      SLOW  |   -1.023(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.379(R)|      SLOW  |   -0.128(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.668(R)|      SLOW  |   -1.098(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.862(R)|      SLOW  |   -1.809(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.590(R)|      SLOW  |   -1.662(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MDC         |         7.321(R)|      SLOW  |         3.847(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
MDIO        |        10.579(R)|      SLOW  |         4.093(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         8.729(R)|      SLOW  |         4.883(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         8.239(R)|      SLOW  |         4.510(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         8.090(R)|      SLOW  |         4.472(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.948(R)|      SLOW  |         4.347(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         8.807(R)|      SLOW  |         4.926(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.889(R)|      SLOW  |         4.554(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.114(R)|      SLOW  |         3.069(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         8.797(R)|      SLOW  |         4.841(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.871(R)|      SLOW  |         5.366(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        13.413(R)|      SLOW  |         5.647(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        13.065(R)|      SLOW  |         5.400(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        13.065(R)|      SLOW  |         5.430(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        12.654(R)|      SLOW  |         5.312(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        12.654(R)|      SLOW  |         5.170(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        12.430(R)|      SLOW  |         5.134(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        12.430(R)|      SLOW  |         5.649(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        12.069(R)|      SLOW  |         5.635(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        12.069(R)|      SLOW  |         5.744(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |        11.207(R)|      SLOW  |         4.773(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |        11.190(R)|      SLOW  |         4.727(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |        11.368(R)|      SLOW  |         4.783(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   18.604|         |         |         |
g_clk          |    8.779|         |         |         |
g_reset_n      |   14.524|   14.524|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    6.757|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |    4.210|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   12.078|         |         |         |
g_reset_n      |   15.114|   15.114|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_reset_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |         |         |    2.372|         |
g_reset_n      |         |         |    0.606|    0.606|
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 15.077; Ideal Clock Offset To Actual Clock -4.924; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.238(R)|      SLOW  |   -1.389(R)|      FAST  |   20.762|    1.389|        9.687|
g_reset_n         |    9.728(R)|      SLOW  |   -1.660(R)|      FAST  |   15.272|    1.660|        6.806|
                  |   15.114(R)|      SLOW  |   -2.470(R)|      FAST  |    9.886|    2.470|        3.708|
iE_stop<0>        |    1.990(R)|      SLOW  |   -0.556(R)|      FAST  |   23.010|    0.556|       11.227|
iE_stop<1>        |    1.289(R)|      SLOW  |   -0.037(R)|      SLOW  |   23.711|    0.037|       11.837|
iHK_X<0>          |    5.808(R)|      SLOW  |   -3.084(R)|      FAST  |   19.192|    3.084|        8.054|
iHK_X<1>          |    5.644(R)|      SLOW  |   -2.949(R)|      FAST  |   19.356|    2.949|        8.204|
iHK_X<2>          |    5.156(R)|      SLOW  |   -2.612(R)|      FAST  |   19.844|    2.612|        8.616|
iHK_X<3>          |    5.564(R)|      SLOW  |   -2.832(R)|      FAST  |   19.436|    2.832|        8.302|
iHK_X<4>          |    5.906(R)|      SLOW  |   -3.140(R)|      FAST  |   19.094|    3.140|        7.977|
iHK_X<5>          |    6.536(R)|      SLOW  |   -3.396(R)|      FAST  |   18.464|    3.396|        7.534|
iMPG_A            |    2.612(R)|      SLOW  |   -1.023(R)|      FAST  |   22.388|    1.023|       10.683|
iMPG_B            |    1.379(R)|      SLOW  |   -0.128(R)|      SLOW  |   23.621|    0.128|       11.747|
lb_cs_n           |    3.668(R)|      SLOW  |   -1.098(R)|      FAST  |   21.332|    1.098|       10.117|
lb_rd_n           |    4.862(R)|      SLOW  |   -1.809(R)|      FAST  |   20.138|    1.809|        9.165|
lb_wr_n           |    4.590(R)|      SLOW  |   -1.662(R)|      FAST  |   20.410|    1.662|        9.374|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      15.114|         -  |      -0.037|         -  |    9.886|    0.037|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 12.923; Ideal Clock Offset To Actual Clock -11.938; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MDIO              |    4.920(R)|      SLOW  |   -1.601(R)|      FAST  |   35.080|    1.601|       16.740|
g_reset_n         |   14.524(R)|      SLOW  |   -4.164(R)|      FAST  |   25.476|    4.164|       10.656|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.524|         -  |      -1.601|         -  |   25.476|    1.601|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.676; Ideal Clock Offset To Actual Clock 15.110; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.331(R)|      SLOW  |   -0.917(R)|      FAST  |    3.669|   34.917|      -15.624|
RXD1T1            |    1.193(R)|      SLOW  |    0.049(R)|      SLOW  |    4.807|   33.951|      -14.572|
RXD1T2            |    1.569(R)|      SLOW  |   -0.309(R)|      SLOW  |    4.431|   34.309|      -14.939|
RXD1T3            |    1.589(R)|      SLOW  |   -0.330(R)|      SLOW  |    4.411|   34.330|      -14.959|
RX_DV1            |    2.448(R)|      SLOW  |   -0.903(R)|      FAST  |    3.552|   34.903|      -15.676|
RX_ER1            |    1.009(R)|      SLOW  |    0.228(R)|      SLOW  |    4.991|   33.772|      -14.391|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.448|         -  |       0.228|         -  |    3.552|   33.772|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.299 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.889|      SLOW  |        4.554|      FAST  |         2.775|
SRI_TX<0>                                      |        6.114|      SLOW  |        3.069|      FAST  |         0.000|
lb_int                                         |        8.797|      SLOW  |        4.841|      FAST  |         2.683|
led_1                                          |       10.871|      SLOW  |        5.366|      FAST  |         4.757|
oHK_Y<0>                                       |       13.413|      SLOW  |        5.647|      FAST  |         7.299|
oHK_Y<1>                                       |       13.065|      SLOW  |        5.400|      FAST  |         6.951|
oHK_Y<2>                                       |       13.065|      SLOW  |        5.430|      FAST  |         6.951|
oHK_Y<3>                                       |       12.654|      SLOW  |        5.312|      FAST  |         6.540|
oHK_Y<4>                                       |       12.654|      SLOW  |        5.170|      FAST  |         6.540|
oHK_Y<5>                                       |       12.430|      SLOW  |        5.134|      FAST  |         6.316|
oHK_Y<6>                                       |       12.430|      SLOW  |        5.649|      FAST  |         6.316|
oHK_Y<7>                                       |       12.069|      SLOW  |        5.635|      FAST  |         5.955|
oHK_Y<8>                                       |       12.069|      SLOW  |        5.744|      FAST  |         5.955|
oHK_Y<9>                                       |       11.207|      SLOW  |        4.773|      FAST  |         5.093|
oHK_Y<10>                                      |       11.190|      SLOW  |        4.727|      FAST  |         5.076|
oHK_Y<11>                                      |       11.368|      SLOW  |        4.783|      FAST  |         5.254|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 3.258 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
MDC                                            |        7.321|      SLOW  |        3.847|      FAST  |         0.000|
MDIO                                           |       10.579|      SLOW  |        4.093|      FAST  |         3.258|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.859 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        8.729|      SLOW  |        4.883|      FAST  |         0.781|
TXD1T1                                         |        8.239|      SLOW  |        4.510|      FAST  |         0.291|
TXD1T2                                         |        8.090|      SLOW  |        4.472|      FAST  |         0.142|
TXD1T3                                         |        7.948|      SLOW  |        4.347|      FAST  |         0.000|
TX_EN1                                         |        8.807|      SLOW  |        4.926|      FAST  |         0.859|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 94602202 paths, 2 nets, and 34965 connections

Design statistics:
   Minimum period:  18.890ns{1}   (Maximum frequency:  52.938MHz)
   Maximum path delay from/to any node:   7.060ns
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  15.114ns
   Minimum output required time after clock:  13.413ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 14:05:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



