Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:16:27 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6190 |         1443 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             666 |          172 |
| Yes          | No                    | No                     |             613 |          169 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |              Enable Signal              |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U9/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                                                             |                1 |              1 |         1.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U7/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U7/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                |                2 |              7 |         3.50 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U7/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                   |                4 |              8 |         2.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                           |                3 |              8 |         2.67 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                                |                2 |              8 |         4.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                        |                2 |              8 |         4.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U9/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[1]                                                                   |                2 |             10 |         5.00 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                          |                3 |             11 |         3.67 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                          |                8 |             22 |         2.75 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                |                7 |             22 |         3.14 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                          |                4 |             23 |         5.75 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[104]                                                                                                                                                                                               |                5 |             29 |         5.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10  |                                                                                                                                                                                                                                            |                7 |             31 |         4.43 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/opcode_buf10                                                                                                                                                                                                          |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6   |                                                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1[31]_i_1_n_0                                                                                                                                                           |                7 |             32 |         4.57 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U10/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                               |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state31  |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1320           |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state104 |                                                                                                                                                                                                                                            |               10 |             35 |         3.50 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U7/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |                9 |             51 |         5.67 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                          |                9 |             51 |         5.67 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U9/fn1_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]_0[3]                                                                   |               10 |             51 |         5.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state113 |                                                                                                                                                                                                                                            |               20 |             63 |         3.15 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U8/din1_buf1[63]_i_1_n_0                                                                                                                                                                |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state118 |                                                                                                                                                                                                                                            |               18 |             64 |         3.56 |
|  ap_clk      |                                         | bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U7/din1_buf1[61]_i_1_n_0                                                                                                                                                           |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state97  |                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1380           |                                                                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38  |                                                                                                                                                                                                                                            |               29 |             70 |         2.41 |
|  ap_clk      |                                         | ap_rst                                                                                                                                                                                                                                     |               39 |            125 |         3.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state119 |                                                                                                                                                                                                                                            |               32 |            127 |         3.97 |
|  ap_clk      |                                         |                                                                                                                                                                                                                                            |             1443 |           6359 |         4.41 |
+--------------+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


