

================================================================
== Synthesis Summary Report of 'add'
================================================================
+ General Information: 
    * Date:           Wed Jul 17 12:08:05 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        VitisHLS
    * Solution:       solution_1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ add   |     -|  3.75|        0|   0.000|         -|        1|     -|        no|     -|   -|  144 (~0%)|  271 (1%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------+------------+---------------+--------+----------+
| Interface   | Data Width | Address Width | Offset | Register |
+-------------+------------+---------------+--------+----------+
| s_axi_CRTLS | 32         | 6             | 24     | 0        |
+-------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface   | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CRTLS | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CRTLS | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CRTLS | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CRTLS | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CRTLS | ap_return | 0x10   | 32    | R      | Data signal of ap_return         |                                                                      |
| s_axi_CRTLS | a         | 0x18   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_CRTLS | b         | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
+-------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+----------+-------------------------------------+
| Argument | HW Interface | HW Type  | HW Info                             |
+----------+--------------+----------+-------------------------------------+
| a        | s_axi_CRTLS  | register | name=a offset=0x18 range=32         |
| b        | s_axi_CRTLS  | register | name=b offset=0x20 range=32         |
| return   | s_axi_CRTLS  | register | name=ap_return offset=0x10 range=32 |
+----------+--------------+----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------+-----+--------+----------+-----+--------+---------+
| Name        | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------+-----+--------+----------+-----+--------+---------+
| + add       | 0   |        |          |     |        |         |
|   ap_return |     |        | add_ln10 | add | fabric | 0       |
+-------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name            | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                 |           |           |      |      |        |          |      |         | Banks            |
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + add           |           |           | 0    | 0    |        |          |      |         |                  |
|   CRTLS_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------+-----------------------------------+
| Type      | Options                            | Location                          |
+-----------+------------------------------------+-----------------------------------+
| interface | s_axilite port=return bundle=CRTLS | VitisHLS/add.cpp:6 in add, return |
| interface | s_axilite port=a bundle=CRTLS      | VitisHLS/add.cpp:7 in add, a      |
| interface | s_axilite port=b bundle=CRTLS      | VitisHLS/add.cpp:8 in add, b      |
+-----------+------------------------------------+-----------------------------------+


