lib_name: logic_templates
cell_name: tie_wovdd
pins: [ "VSS" ]
instances:
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  I5:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
  I4:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  IN1:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  IN0:
    lib_name: BAG_prim
    cell_name: nmos4_fast
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
      B:
<<<<<<< HEAD
        direction: 
=======
        direction: inputOutput
>>>>>>> 8c8590cd8bfb60e26aa8a5a25a147b68f818eb33
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
