<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 267</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page267-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce267.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;8-11</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft05">Because the&#160;memory-ordering model prevents&#160;a store&#160;from&#160;being reordered with an earlier load (see<a href="o_fe12b1e2a880e0ce-265.html">&#160;Section&#160;<br/>8.2.3.3), processor&#160;</a>1’s&#160;load occurs&#160;before&#160;its store. Thus, processor&#160;0’s&#160;store causally precedes processor&#160;1’s&#160;<br/>store.</p>
<p style="position:absolute;top:155px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:156px;left:95px;white-space:nowrap" class="ft05">Because processor&#160;0’s&#160;store causally precedes processor&#160;1’s&#160;store, the&#160;memory-ordering model ensures&#160;that&#160;<br/>processor&#160;0’s&#160;store&#160;appears to&#160;occur before&#160;processor&#160;1’s&#160;store&#160;from&#160;the point&#160;of view of all&#160;processors.</p>
<p style="position:absolute;top:194px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:195px;left:95px;white-space:nowrap" class="ft03">Because&#160;r2&#160;=&#160;1, processor&#160;1’s&#160;store&#160;occurs before&#160;processor&#160;2’s&#160;load.</p>
<p style="position:absolute;top:217px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:217px;left:95px;white-space:nowrap" class="ft05">Because the&#160;Intel-64 memory-ordering&#160;model prevents&#160;loads from being reordered&#160;(see<a href="o_fe12b1e2a880e0ce-265.html">&#160;Section 8.2.3.2),&#160;<br/></a>processor&#160;2’s&#160;load occur in&#160;order.</p>
<p style="position:absolute;top:256px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:256px;left:95px;white-space:nowrap" class="ft05">The&#160;above items&#160;imply that processor&#160;0’s&#160;store to&#160;x&#160;occurs before&#160;processor&#160;2’s&#160;load from x.&#160;This implies that&#160;<br/>r3&#160;= 1.</p>
<p style="position:absolute;top:317px;left:69px;white-space:nowrap" class="ft04">8.2.3.7&#160;&#160;</p>
<p style="position:absolute;top:317px;left:153px;white-space:nowrap" class="ft04">Stores Are Seen in a Consistent&#160;Order by&#160;Other Processors</p>
<p style="position:absolute;top:346px;left:69px;white-space:nowrap" class="ft05">As note<a href="o_fe12b1e2a880e0ce-266.html">d in Section 8.2.3.5</a>,&#160;the&#160;memory-ordering model&#160;allows stores&#160;by two processors to&#160;be&#160;seen&#160;in different&#160;<br/>orders by those&#160;two&#160;processors. However,&#160;any two stores must&#160;appear to execute&#160;in&#160;the same&#160;order&#160;to all&#160;proces-<br/>sors&#160;other than those&#160;performing the stores.&#160;This is&#160;illustrated by&#160;the&#160;following&#160;example:</p>
<p style="position:absolute;top:572px;left:69px;white-space:nowrap" class="ft03">By&#160;the principles&#160;<a href="o_fe12b1e2a880e0ce-265.html">discussed in Section 8.2.3.2,&#160;</a></p>
<p style="position:absolute;top:594px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:595px;left:95px;white-space:nowrap" class="ft03">processor&#160;2’s&#160;first&#160;and second load cannot be reordered,</p>
<p style="position:absolute;top:616px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:617px;left:95px;white-space:nowrap" class="ft03">processor&#160;3’s&#160;first&#160;and second load cannot be reordered.&#160;</p>
<p style="position:absolute;top:639px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:640px;left:95px;white-space:nowrap" class="ft03">If r1&#160;= 1&#160;and r2&#160;= 0, processor 0’s store&#160;appears to&#160;precede&#160;processor&#160;1’s&#160;store with respect&#160;to processor 2.&#160;</p>
<p style="position:absolute;top:661px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:662px;left:95px;white-space:nowrap" class="ft05">Similarly,&#160;r3 = 1 and r4&#160;= 0 imply that&#160;processor 1’s store appears to precede processor 0’s store with&#160;respect&#160;<br/>to processor&#160;1.&#160;</p>
<p style="position:absolute;top:703px;left:69px;white-space:nowrap" class="ft05">Because the&#160;memory-ordering&#160;model ensures that any&#160;two&#160;stores&#160;appear&#160;to execute in&#160;the same&#160;order&#160;to all&#160;<br/>processors&#160;(other than those performing&#160;the stores),&#160;this set of&#160;return&#160;values&#160;is not&#160;allowed</p>
<p style="position:absolute;top:763px;left:69px;white-space:nowrap" class="ft04">8.2.3.8&#160;&#160;</p>
<p style="position:absolute;top:763px;left:153px;white-space:nowrap" class="ft04">Locked Instructions Have&#160;a Total Order</p>
<p style="position:absolute;top:792px;left:69px;white-space:nowrap" class="ft05">The memory-ordering&#160;model ensures that all&#160;processors&#160;agree on&#160;a single execution&#160;order&#160;of&#160;all locked instruc-<br/>tions,&#160;including those&#160;that are&#160;larger&#160;than 8&#160;bytes or&#160;are not&#160;naturally&#160;aligned.&#160;This is&#160;illustrated by the&#160;following&#160;<br/>example:</p>
<p style="position:absolute;top:1018px;left:69px;white-space:nowrap" class="ft05">Processor&#160;2&#160;and&#160;processor&#160;3&#160;must&#160;agree on&#160;the order&#160;of the&#160;two&#160;executions of XCHG. Without&#160;loss of&#160;generality,&#160;<br/>suppose&#160;that processor&#160;0’s&#160;XCHG&#160;occurs first.</p>
<p style="position:absolute;top:1057px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:1057px;left:95px;white-space:nowrap" class="ft03">If&#160;r5&#160;=&#160;1, processor&#160;1’s&#160;XCHG&#160;into y occurs&#160;before processor&#160;3’s&#160;load from&#160;y.</p>
<p style="position:absolute;top:401px;left:71px;white-space:nowrap" class="ft01">Example&#160;8-7.&#160;&#160;Stores&#160;Are Seen&#160;in&#160;a Consistent&#160;Order by&#160;Other Processors</p>
<p style="position:absolute;top:420px;left:131px;white-space:nowrap" class="ft03">Processor 0</p>
<p style="position:absolute;top:420px;left:322px;white-space:nowrap" class="ft03">Processor 1</p>
<p style="position:absolute;top:420px;left:513px;white-space:nowrap" class="ft03">Processor 2</p>
<p style="position:absolute;top:420px;left:704px;white-space:nowrap" class="ft03">Processor 3</p>
<p style="position:absolute;top:443px;left:76px;white-space:nowrap" class="ft03">mov [ _x], 1&#160;</p>
<p style="position:absolute;top:443px;left:266px;white-space:nowrap" class="ft03">mov [ _y], 1</p>
<p style="position:absolute;top:443px;left:457px;white-space:nowrap" class="ft03">mov&#160;r1, [ _x]&#160;</p>
<p style="position:absolute;top:443px;left:648px;white-space:nowrap" class="ft03">mov r3, [_y]&#160;</p>
<p style="position:absolute;top:465px;left:457px;white-space:nowrap" class="ft03">mov r2, [ _y]&#160;</p>
<p style="position:absolute;top:465px;left:648px;white-space:nowrap" class="ft03">mov r4, [_x]&#160;</p>
<p style="position:absolute;top:510px;left:76px;white-space:nowrap" class="ft06">Initially x = y =0<br/>r1 = 1, r2 = 0, r3 = 1, r4 = 0 is not allowed</p>
<p style="position:absolute;top:847px;left:71px;white-space:nowrap" class="ft01">Example 8-8. &#160;Locked&#160;Instructions Have&#160;a Total&#160;Order</p>
<p style="position:absolute;top:867px;left:131px;white-space:nowrap" class="ft03">Processor 0</p>
<p style="position:absolute;top:867px;left:322px;white-space:nowrap" class="ft03">Processor 1</p>
<p style="position:absolute;top:867px;left:513px;white-space:nowrap" class="ft03">Processor 2</p>
<p style="position:absolute;top:867px;left:704px;white-space:nowrap" class="ft03">Processor 3</p>
<p style="position:absolute;top:889px;left:76px;white-space:nowrap" class="ft03">xchg [ _x], r1</p>
<p style="position:absolute;top:889px;left:266px;white-space:nowrap" class="ft03">xchg [ _y], r2</p>
<p style="position:absolute;top:912px;left:457px;white-space:nowrap" class="ft03">mov r3, [ _x]</p>
<p style="position:absolute;top:912px;left:648px;white-space:nowrap" class="ft03">mov&#160;r5, [_y]</p>
<p style="position:absolute;top:934px;left:457px;white-space:nowrap" class="ft03">mov r4, [ _y]</p>
<p style="position:absolute;top:934px;left:648px;white-space:nowrap" class="ft03">mov&#160;r6, [_x]</p>
<p style="position:absolute;top:957px;left:76px;white-space:nowrap" class="ft06">Initially r1&#160;=&#160;r2&#160;= 1,&#160;x&#160;= y =&#160;0<br/>r3 = 1, r4 = 0, r5 = 1, r6 = 0 is not allowed</p>
</div>
</body>
</html>
