# SR Flip-Flop

This is a behavioral **Verilog** code for SR Flip-Flop

## Circuit

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/SR_FLIP_FLOP/sr_flipflop.jpg?raw=true)

## Truth Table


| S | R | Q( t - 1 ) | Q( t ) |
|:-:|:-:|:----------:|:------:|
| 0 | 0 |      0     |    0   |
| 0 | 1 |      0     |    0   |
| 1 | 0 |      0     |    1   |
| 1 | 1 |      0     |    x   |
| 0 | 0 |      1     |    1   |
| 0 | 1 |      1     |    0   |
| 1 | 0 |      1     |    1   |
| 1 | 1 |      1     |    x   |

## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/SR_FLIP_FLOP/simulation.PNG?raw=true)

## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
