# -FPGA---Fabric-Design-and-Architecture

![image](https://user-images.githubusercontent.com/67407412/171920700-fc26a0dd-af30-4ed1-8ab1-2dbd96442867.png)



## <large><U><a href='http://ecotrust-canada.github.io/markdown-toc/'>Table of contents </a></i></small>

### ● Module 1

FPGA Introduction

Design of a 4-bit counter through Vivado on Basys3 FPGA

Use of Virtual Input/Output (VIO)

### ● Module 2

VPR flow: tseng on Earch

 VTR flow: 4 bit counter on Earch

 Timing, area, power and post implementation simulation

 Basys3 vs VTR results

### ● Module 3

 Explain RISC-V RVMyth processor code

 Run it till bitstream on Basys3

### ● Module 4

 Skywater OpenSource FPGA (SOFA): 4-bit counter on SOFA

 Area, timing and post implementation

### ● Module 5

 Skywater OpenSource FPGA (SOFA): RVMyth on SOFA (https://github.com/lnis-uofu/SOFA)

 Area, timing and post implementation
