#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 09:08:10 2016
# Process ID: 18969
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_xilmonitor_subset0_0_synth_1
# Command line: vivado -log xcl_design_xilmonitor_subset0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_xilmonitor_subset0_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_xilmonitor_subset0_0_synth_1/xcl_design_xilmonitor_subset0_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_xilmonitor_subset0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_xilmonitor_subset0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1397.082 ; gain = 486.141 ; free physical = 6098 ; free virtual = 7710
INFO: [Synth 8-638] synthesizing module 'xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/synth/xcl_design_xilmonitor_subset0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'top_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/top_xcl_design_xilmonitor_subset0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_10_core' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/287a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_10_core' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/287a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'tdata_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdata_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdata_xcl_design_xilmonitor_subset0_0' (2#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdata_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tuser_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tuser_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tuser_xcl_design_xilmonitor_subset0_0' (3#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tuser_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tid_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tid_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tid_xcl_design_xilmonitor_subset0_0' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tid_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tdest_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdest_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdest_xcl_design_xilmonitor_subset0_0' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdest_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tstrb_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tstrb_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tstrb_xcl_design_xilmonitor_subset0_0' (6#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tstrb_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tkeep_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tkeep_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tkeep_xcl_design_xilmonitor_subset0_0' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tkeep_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tlast_xcl_design_xilmonitor_subset0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tlast_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tlast_xcl_design_xilmonitor_subset0_0' (8#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tlast_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'top_xcl_design_xilmonitor_subset0_0' (9#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/top_xcl_design_xilmonitor_subset0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_xilmonitor_subset0_0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/synth/xcl_design_xilmonitor_subset0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.559 ; gain = 526.617 ; free physical = 6056 ; free virtual = 7668
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1437.559 ; gain = 526.617 ; free physical = 6056 ; free virtual = 7668
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1888.266 ; gain = 0.004 ; free physical = 5672 ; free virtual = 7284
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1888.266 ; gain = 977.324 ; free physical = 5673 ; free virtual = 7284
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1888.266 ; gain = 977.324 ; free physical = 5673 ; free virtual = 7284
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1888.266 ; gain = 977.324 ; free physical = 5673 ; free virtual = 7284
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1888.266 ; gain = 977.324 ; free physical = 5669 ; free virtual = 7281
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1888.266 ; gain = 977.324 ; free physical = 5669 ; free virtual = 7281
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2104.500 ; gain = 1193.559 ; free physical = 5420 ; free virtual = 7035
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2104.500 ; gain = 1193.559 ; free physical = 5420 ; free virtual = 7035
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.512 ; gain = 1203.570 ; free physical = 5410 ; free virtual = 7026
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2114.516 ; gain = 1203.574 ; free physical = 5410 ; free virtual = 7026
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2152.281 ; gain = 834.199 ; free physical = 5377 ; free virtual = 6993
