# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do FinalProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:39 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 18:25:39 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/Address_Incrementer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:39 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/Address_Incrementer.sv 
# -- Compiling module Address_Incrementer
# 
# Top level modules:
# 	Address_Incrementer
# End time: 18:25:39 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper.sv 
# -- Compiling module SamplerKeymapper_keyboard
# 
# Top level modules:
# 	SamplerKeymapper_keyboard
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/noteCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/noteCounter.sv 
# -- Compiling module noteCounter
# 
# Top level modules:
# 	noteCounter
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv 
# -- Compiling module incrementControl
# 
# Top level modules:
# 	incrementControl
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/samplerAddressControl.sv 
# -- Compiling module samplerAddressControl
# 
# Top level modules:
# 	samplerAddressControl
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/MUX4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/MUX4.sv 
# -- Compiling module MUX4
# 
# Top level modules:
# 	MUX4
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv 
# -- Compiling module MultinoteController
# 
# Top level modules:
# 	MultinoteController
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/addressAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/addressAdder.sv 
# -- Compiling module addressAdder
# 
# Top level modules:
# 	addressAdder
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/NoteProducer.sv 
# -- Compiling module NoteProducer
# 
# Top level modules:
# 	NoteProducer
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/reg_20.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:40 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/reg_20.sv 
# -- Compiling module reg_20
# 
# Top level modules:
# 	reg_20
# End time: 18:25:40 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper_drum.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:41 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/SamplerKeymapper_drum.sv 
# -- Compiling module SamplerKeymapper_drum
# 
# Top level modules:
# 	SamplerKeymapper_drum
# End time: 18:25:41 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/MUX4_1bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:41 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/MUX4_1bit.sv 
# -- Compiling module MUX4_1bit
# 
# Top level modules:
# 	MUX4_1bit
# End time: 18:25:41 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ECE_385/FinalProject_synth_sampler {C:/ECE_385/FinalProject_synth_sampler/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:41 on Dec 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/FinalProject_synth_sampler" C:/ECE_385/FinalProject_synth_sampler/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:25:41 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 18:25:41 on Dec 09,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.NoteProducer
# Loading work.addressAdder
# Loading work.MultinoteController
# Loading work.MUX4
# Loading work.reg_16
# Loading work.reg_20
# Loading work.samplerAddressControl
# Loading work.SamplerKeymapper_keyboard
# Loading work.SamplerKeymapper_drum
# Loading work.MUX4_1bit
# Loading work.Address_Incrementer
# Loading work.noteCounter
# Loading work.incrementControl
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: palella2  Hostname: ECEB-2076-07  ProcessID: 14488
#           Attempting to use alternate WLF file "./wlftyvc23a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyvc23a
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC4/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC3/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC2/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC1/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/Control
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/Control
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC1/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC2/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC3/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC4/CONTROL
add wave -position end  sim:/testbench/MULTI/SAC1/keymapper_address
add wave -position end  sim:/testbench/MULTI/SAC2/keymapper_address
add wave -position end  sim:/testbench/MULTI/SAC3/keymapper_address
add wave -position end  sim:/testbench/MULTI/SAC4/keymapper_address
# Break key hit
# Simulation stop requested.
restart -f
restart -f
run -all
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC4/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC3/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC2/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/SAC1/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/MULTI/Control
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/MultinoteController.sv(50): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/Control
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC1/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC2/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC3/CONTROL
# ** Warning: (vsim-8315) C:/ECE_385/FinalProject_synth_sampler/incrementControl.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/MULTI/SAC4/CONTROL
# Break key hit
# Simulation stop requested.
run -all
# Break key hit
# Simulation stop requested.
# End time: 18:27:49 on Dec 09,2019, Elapsed time: 0:02:08
# Errors: 0, Warnings: 22
