########################
# operators benchmarks config
########################

regression_params=--include_default_arch
script_synthesis_params=--time_limit 3600s 
script_simulation_params=--time_limit 3600s
simulation_params= -L reset rst -H we
synthesis_params= -fflegalize

# setup the architecture
archs_dir=../../libs/vtr/vtr_flow/arch/timing

# setup the circuits
circuits_dir=../../libs/vtr/ODIN_II/regression_test/benchmark/verilog/c_functions/clog2

circuit_list_add=*.v

synthesis_parse_file=regression_test/parse_result/conf/synth.toml
simulation_parse_file=regression_test/parse_result/conf/sim.toml
