
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv aon_timer_reg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv lc_ctrl_state_pkg.sv lc_ctrl_pkg.sv prim_pkg.sv prim_sync_reqack.sv prim_lc_sync.sv aon_timer.sv aon_timer_core.sv aon_timer_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_flop.sv prim_lc_sync.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_subreg_ext.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

yosys> verific -sv aon_timer_reg_pkg.sv prim_util_pkg.sv prim_mubi_pkg.sv top_pkg.sv prim_secded_pkg.sv tlul_pkg.sv prim_alert_pkg.sv prim_subreg_pkg.sv lc_ctrl_state_pkg.sv lc_ctrl_pkg.sv prim_pkg.sv prim_sync_reqack.sv prim_lc_sync.sv aon_timer.sv aon_timer_core.sv aon_timer_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_flop.sv prim_lc_sync.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_subreg_ext.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:136: parameter 'AON_TIMER_ALERT_TEST_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:137: parameter 'AON_TIMER_WKUP_CTRL_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:138: parameter 'AON_TIMER_WKUP_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:139: parameter 'AON_TIMER_WKUP_COUNT_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:140: parameter 'AON_TIMER_WDOG_REGWEN_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:141: parameter 'AON_TIMER_WDOG_CTRL_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:142: parameter 'AON_TIMER_WDOG_BARK_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:143: parameter 'AON_TIMER_WDOG_BITE_THOLD_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:144: parameter 'AON_TIMER_WDOG_COUNT_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:145: parameter 'AON_TIMER_INTR_STATE_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:146: parameter 'AON_TIMER_INTR_TEST_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:147: parameter 'AON_TIMER_WKUP_CAUSE_OFFSET' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:150: parameter 'AON_TIMER_ALERT_TEST_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:151: parameter 'AON_TIMER_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:152: parameter 'AON_TIMER_INTR_TEST_RESVAL' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] aon_timer_reg_pkg.sv:171: parameter 'AON_TIMER_PERMIT' declared inside package 'aon_timer_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'TokenMuxBits' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'LC_FLASH_RMA_SEED_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:142: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'aon_timer_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-WARNING [VERI-1206] prim_lc_sync.sv:49: overwriting previous definition of module 'prim_lc_sync'
VERIFIC-INFO [VERI-2142] prim_lc_sync.sv:49: previous definition of design element 'prim_lc_sync' is here
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'

yosys> synth_rs -top aon_timer -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top aon_timer

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] aon_timer.sv:7: compiling module 'aon_timer'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] aon_timer_reg_top.sv:8: compiling module 'aon_timer_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-WARNING [VDB-1002] tlul_adapter_reg.sv:43: net 'malformed_meta_err' does not have a driver
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)'
VERIFIC-INFO [VERI-1018] prim_reg_cdc.sv:8: compiling module 'prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] prim_lc_sync.sv:12: compiling module 'prim_lc_sync(NumCopies=3)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=4,ResetValue=4'b0110)'
VERIFIC-INFO [VERI-1018] aon_timer_core.sv:6: compiling module 'aon_timer_core'
VERIFIC-INFO [VERI-1018] prim_pulse_sync.sv:11: compiling module 'prim_pulse_sync'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw(Width=32'b010)'
Importing module aon_timer.
Importing module aon_timer_core.
Importing module aon_timer_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw(Width=32'b010).
Importing module prim_lc_sync(NumCopies=3).
Importing module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Importing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Importing module prim_generic_flop(Width=4,ResetValue=4'b0110).
Importing module prim_pulse_sync.
Importing module prim_reg_cdc.
Importing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Importing module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
Importing module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
Importing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_sync_reqack.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.3.1. Analyzing design hierarchy..
Top module:  \aon_timer
Used module:     \prim_intr_hw(Width=32'b010)
Used module:     \prim_pulse_sync
Used module:         \prim_flop_2sync(Width=1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \aon_timer_core
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0110)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:     \aon_timer_reg_top
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:             \prim_sync_reqack
Used module:         \prim_reg_cdc
Used module:         \prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)
Used module:         \prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.3.2. Analyzing design hierarchy..
Top module:  \aon_timer
Used module:     \prim_intr_hw(Width=32'b010)
Used module:     \prim_pulse_sync
Used module:         \prim_flop_2sync(Width=1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop(ResetValue=1'b0)
Used module:     \aon_timer_core
Used module:     \prim_lc_sync(NumCopies=3)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:             \prim_generic_flop_2sync(Width=4,ResetValue=4'b0110)
Used module:                 \prim_generic_flop(Width=4,ResetValue=4'b0110)
Used module:     \prim_alert_sender
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:     \aon_timer_reg_top
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0)
Used module:         \prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1)
Used module:             \prim_sync_reqack
Used module:         \prim_reg_cdc
Used module:         \prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11)
Used module:         \prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111)
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
<suppressed ~5 debug messages>
Optimizing module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
<suppressed ~4 debug messages>
Optimizing module prim_reg_cdc.
<suppressed ~5 debug messages>
Optimizing module prim_pulse_sync.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=4,ResetValue=4'b0110).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Optimizing module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Optimizing module prim_lc_sync(NumCopies=3).
Optimizing module prim_intr_hw(Width=32'b010).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module aon_timer_reg_top.
<suppressed ~2 debug messages>
Optimizing module aon_timer_core.
<suppressed ~2 debug messages>
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module prim_sync_reqack.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg(SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=12,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=12'b0).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessW0C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_reg_cdc(DataWidth=2,ResetVal=2'b0,BitMask=2'b11).
Deleting now unused module prim_reg_cdc(DataWidth=13,ResetVal=13'b0,BitMask=13'b1111111111111).
Deleting now unused module prim_reg_cdc(DataWidth=1,ResetVal=1'b0,BitMask=1'b1).
Deleting now unused module prim_reg_cdc.
Deleting now unused module prim_pulse_sync.
Deleting now unused module prim_generic_flop(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_generic_flop_2sync(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_flop_2sync(Width=4,ResetValue=4'b0110).
Deleting now unused module prim_lc_sync(NumCopies=3).
Deleting now unused module prim_intr_hw(Width=32'b010).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender.
Deleting now unused module aon_timer_reg_top.
Deleting now unused module aon_timer_core.
<suppressed ~80 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~18 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 311 unused cells and 4985 unused wires.
<suppressed ~1027 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module aon_timer...
Warning: Wire aon_timer.\u_reg.u_reg_if.malformed_meta_err is used but has no driver.
Found and reported 1 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~9 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_aon_tgl.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_aon_tgl.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_aon_tgl.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_aon_tgl.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_aon_tgl.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_bark_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_bite_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_count_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_count_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_count_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_count_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wdog_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_cause_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_cause_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_count_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_count_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_count_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_count_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_ctrl_cdc.u_prim_sync.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i11$prim_sync_reqack.sv:94$4139: \u_reg.u_wkup_thold_cdc.u_prim_sync.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i8$prim_sync_reqack.sv:85$4137: \u_reg.u_wkup_thold_cdc.u_prim_sync.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i21$prim_sync_reqack.sv:124$4148: \u_reg.u_wkup_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$i19$prim_sync_reqack.sv:115$4147: \u_reg.u_wkup_thold_cdc.u_prim_sync.dst_fsm_cs -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_243$aon_timer_reg_top.sv:953$3297: { $flatten\u_reg.$verific$n1744$980 $flatten\u_reg.$verific$n1747$983 $flatten\u_reg.$verific$n1750$986 $flatten\u_reg.$verific$n1753$989 $flatten\u_reg.$verific$n1756$992 $flatten\u_reg.$verific$n1759$995 $flatten\u_reg.$verific$n1762$998 $flatten\u_reg.$verific$n1765$1001 $flatten\u_reg.$verific$n1768$1004 $flatten\u_reg.$verific$n1774$1010 $flatten\u_reg.$verific$n1776$1012 }
  Optimizing cells in module \aon_timer.
Performed a total of 1 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_sync_sleep_mode.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_sync_sleep_mode.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$3441 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3898 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3880 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$3827 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3810 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$3439 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$3440 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3970 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3952 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.\u_prim_sync.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4241 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4240 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4239 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4249 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4229 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4250 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_wkup_timer_expired.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_wdog_timer_bark.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_req_q_reg$prim_sync_reqack.sv:139$4157 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$4156 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$4161 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.\u_aon_tgl.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$4162 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$aon_timer_reg_top.sv:63$1170 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_lc_sync_escalate_en.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg$prim_generic_flop.sv:23$3679 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_lc_sync_escalate_en.\u_prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg$prim_generic_flop.sv:23$3679 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_intr_hw.$verific$intr_o_reg$prim_intr_hw.sv:46$3601 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\u_core.$verific$prescale_count_q_reg$aon_timer_core.sv:46$845 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[1].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_intr_sync[0].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3529 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3530 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3579 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$3531 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$3528 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$3529 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$3530 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$3438 ($aldff) from module aon_timer.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$3442 ($aldff) from module aon_timer.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 2 unused cells and 19 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_bark_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_bite_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_ctrl_pause_in_sleep.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_wdog_regwen.$verific$q_reg[0]$prim_subreg.sv:72$4040 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_ctrl_enable.$verific$q_reg[0]$prim_subreg.sv:72$4002 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_ctrl_prescaler.$verific$q_reg$prim_subreg.sv:72$4076 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wkup_thold.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~22 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 12 unused cells and 23 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($adff) from module aon_timer (removing D path).
Handling D = Q on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($adff) from module aon_timer (removing D path).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[1].u_intr_sync.$verific$src_level_reg$prim_pulse_sync.sv:32$3693 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wdog_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_cause.$verific$q_reg[0]$prim_subreg.sv:72$4019 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_wkup_count.$verific$q_reg$prim_subreg.sv:72$4095 ($dlatch) from module aon_timer.
Setting constant 0-bit at position 0 on $verific$aon_rst_req_q_reg$aon_timer.sv:235$802 ($dlatch) from module aon_timer.

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.11.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff -nodffe -nosdff

3.11.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($adff) from module aon_timer.

yosys> opt_clean

3.11.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.11.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.\prim_flop_2sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$3562 ($adff) from module aon_timer.

yosys> opt_clean

3.11.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.11.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

3.11.44. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\gen_intr_sync[0].u_intr_sync.$verific$dst_level_q_reg$prim_pulse_sync.sv:60$3700 ($adff) from module aon_timer.

yosys> opt_clean

3.11.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.11.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

3.11.51. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.55. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.11.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.11.58. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.11.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.11.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.62. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.11.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.11.65. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wkup_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wkup_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3898 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$n101$3867, Q = \u_reg.u_wkup_ctrl_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3880 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_ctrl_cdc.$verific$n14$3850, Q = \u_reg.u_wkup_ctrl_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_count_cdc.$verific$n177$3727, Q = \u_reg.u_wkup_count_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_count_cdc.$verific$n14$3710, Q = \u_reg.u_wkup_count_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_q_reg[0]$prim_reg_cdc.sv:98$3827 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n49$3793, Q = \u_reg.u_wkup_cause_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wkup_cause_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3810 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wkup_cause_cdc.$verific$n14$3782, Q = \u_reg.u_wkup_cause_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3970 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$n57$3939, Q = \u_reg.u_wdog_ctrl_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3952 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_ctrl_cdc.$verific$n14$3922, Q = \u_reg.u_wdog_ctrl_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_count_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_count_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_count_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_count_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_count_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_bite_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bite_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_bite_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_q_reg$prim_reg_cdc.sv:98$3758 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$n177$3727, Q = \u_reg.u_wdog_bark_thold_cdc.src_q).
Adding EN signal on $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$src_busy_q_reg$prim_reg_cdc.sv:55$3740 ($adff) from module aon_timer (D = $flatten\u_reg.\u_wdog_bark_thold_cdc.$verific$n14$3710, Q = \u_reg.u_wdog_bark_thold_cdc.src_busy_q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$4241 ($adff) from module aon_timer (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$4240 ($adff) from module aon_timer (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$4239 ($adff) from module aon_timer (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$4249 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n181$4199, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$4229 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n74$4179, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$4250 ($adff) from module aon_timer (D = $flatten\u_reg.\u_reg_if.$verific$n247$4181, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_wkup_timer_expired.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($adff) from module aon_timer (D = \u_intr_hw.hw2reg_intr_state_d_o [0], Q = \u_reg.u_intr_state_wkup_timer_expired.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_wdog_timer_bark.$verific$q_reg[0]$prim_subreg.sv:72$4057 ($adff) from module aon_timer (D = \u_intr_hw.hw2reg_intr_state_d_o [1], Q = \u_reg.u_intr_state_wdog_timer_bark.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$aon_timer_reg_top.sv:63$1170 ($adff) from module aon_timer (D = 1'1, Q = \u_reg.intg_err_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5269 ($adffe) from module aon_timer.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5269 ($adffe) from module aon_timer.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~18 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell aon_timer.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$4209 ($eq).
Removed top 31 bits (of 32) from port A of cell aon_timer.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$4857 ($shl).
Removed top 28 bits (of 32) from port Y of cell aon_timer.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$4857 ($shl).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_62$aon_timer_reg_top.sv:844$3178 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_60$aon_timer_reg_top.sv:843$3177 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_58$aon_timer_reg_top.sv:842$3176 ($eq).
Removed top 1 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_56$aon_timer_reg_top.sv:841$3175 ($eq).
Removed top 2 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_54$aon_timer_reg_top.sv:840$3174 ($eq).
Removed top 2 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_52$aon_timer_reg_top.sv:839$3173 ($eq).
Removed top 3 bits (of 4) from port B of cell aon_timer.$flatten\u_reg.$verific$equal_50$aon_timer_reg_top.sv:838$3172 ($eq).
Removed top 2 bits (of 4) from wire aon_timer.$flatten\u_reg.$verific$n1408$1046.
Removed top 3 bits (of 4) from wire aon_timer.$flatten\u_reg.$verific$n1432$1048.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aon_timer:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$5311: { $flatten\u_reg.$verific$n1759$995 $flatten\u_reg.$verific$n1762$998 $flatten\u_reg.$verific$n1765$1001 $flatten\u_reg.$verific$n1768$1004 $flatten\u_reg.$verific$n1774$1010 $flatten\u_reg.$verific$n1776$1012 }
  Optimizing cells in module \aon_timer.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== aon_timer ===

   Number of wires:               1814
   Number of wire bits:           7439
   Number of public wires:        1476
   Number of public wire bits:    6386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $adff                          93
     $adffe                         25
     $and                          108
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                          172
     $ne                             1
     $not                           64
     $or                            59
     $reduce_and                     3
     $reduce_bool                   17
     $reduce_or                     16
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== aon_timer ===

   Number of wires:               1814
   Number of wire bits:           7439
   Number of public wires:        1476
   Number of public wire bits:    6386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $adff                          93
     $adffe                         25
     $and                          108
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                          172
     $ne                             1
     $not                           64
     $or                            59
     $reduce_and                     3
     $reduce_bool                   17
     $reduce_or                     16
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> stat

3.24. Printing statistics.

=== aon_timer ===

   Number of wires:               1814
   Number of wire bits:           7439
   Number of public wires:        1476
   Number of public wire bits:    6386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                623
     $adff                          93
     $adffe                         25
     $and                          108
     $bmux                          15
     $eq                            13
     $logic_not                      2
     $mux                          172
     $ne                             1
     $not                           64
     $or                            59
     $reduce_and                     3
     $reduce_bool                   17
     $reduce_or                     16
     $reduce_xor                    28
     $shl                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
No more expansions possible.
<suppressed ~867 debug messages>

yosys> stat

3.26. Printing statistics.

=== aon_timer ===

   Number of wires:               2088
   Number of wire bits:          10329
   Number of public wires:        1476
   Number of public wire bits:    6386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2322
     $_AND_                        121
     $_DFFE_PN0P_                  232
     $_DFF_PN0_                     91
     $_DFF_PN1_                      7
     $_MUX_                        990
     $_NOT_                         87
     $_OR_                         171
     $_XOR_                        623


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~377 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~828 debug messages>
Removed a total of 276 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$7712 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$7710 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$7711 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 216 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~35 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$7699 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$7698 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$7645 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$7644 ($_DFF_PN0_) from module aon_timer (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~32 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~422 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~1590 debug messages>
Removed a total of 530 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$5540 ($_DFFE_PN0P_) from module aon_timer (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$6498 ($_DFFE_PN0P_) from module aon_timer (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6498 ($_DLATCH_N_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5588 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5540 ($_DLATCH_N_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8033 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6270 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6237 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6180 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6109 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6071 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6000 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5974 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5963 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5906 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5810 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5544 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5737 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5554 ($_DFFE_PN0P_) from module aon_timer.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5682 ($_DFFE_PN0P_) from module aon_timer.

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 402 unused cells and 619 unused wires.
<suppressed ~722 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~15 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$8048 ($_DFF_PN0_) from module aon_timer.

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.28.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge

3.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

3.28.15. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$7683 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$7667
        $auto$simplemap.cc:278:simplemap_mux$7663

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$7688 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$7668
        $auto$simplemap.cc:278:simplemap_mux$7664


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~2 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8364, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8284, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8139, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8156, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5274, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8364, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.3. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8284, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 6 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.4. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8139, asynchronously reset by !\rst_ni
Extracted 27 gates and 41 wires to a netlist network with 12 inputs and 18 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.5. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8156, asynchronously reset by !\rst_ni
Extracted 39 gates and 60 wires to a netlist network with 19 inputs and 12 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               MUX cells:        9
ABC RESULTS:              NAND cells:        5
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.6. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 41 gates and 57 wires to a netlist network with 15 inputs and 18 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        6
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.7. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5274, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.8. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 24 gates and 40 wires to a netlist network with 15 inputs and 17 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       22
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.9. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      160
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

yosys> abc -script /tmp/yosys_wLZB3R/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Extracted 349 gates and 470 wires to a netlist network with 121 inputs and 31 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_wLZB3R/abc_tmp_1.scr 
ABC:   #Luts =   102  Max Lvl =  11  Avg Lvl =   3.06  [   0.20 sec. at Pass 0]
ABC:   #Luts =    88  Max Lvl =  10  Avg Lvl =   2.81  [   3.13 sec. at Pass 1]
ABC:   #Luts =    85  Max Lvl =   9  Avg Lvl =   2.58  [   0.91 sec. at Pass 2]
ABC:   #Luts =    85  Max Lvl =   9  Avg Lvl =   2.58  [   1.44 sec. at Pass 3]
ABC:   #Luts =    85  Max Lvl =   9  Avg Lvl =   2.58  [   1.94 sec. at Pass 4]
ABC:   #Luts =    83  Max Lvl =  10  Avg Lvl =   2.94  [   2.29 sec. at Pass 5]
ABC:   #Luts =    83  Max Lvl =   9  Avg Lvl =   2.71  [   0.99 sec. at Pass 6]
ABC:   #Luts =    83  Max Lvl =   8  Avg Lvl =   2.48  [   2.21 sec. at Pass 7]
ABC:   #Luts =    83  Max Lvl =   8  Avg Lvl =   2.48  [   1.24 sec. at Pass 8]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.71  [   2.24 sec. at Pass 9]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.71  [   1.67 sec. at Pass 10]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.71  [   1.74 sec. at Pass 11]
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.71  [   1.86 sec. at Pass 12]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       82
ABC RESULTS:        internal signals:      318
ABC RESULTS:           input signals:      121
ABC RESULTS:          output signals:       31
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 934 unused wires.
<suppressed ~80 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== aon_timer ===

   Number of wires:               1173
   Number of wire bits:           6048
   Number of public wires:        1078
   Number of public wire bits:    5953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                122
     $_DFFE_PN0P_                   21
     $_DFF_PN0_                     17
     $lut                           82
     $mux                            2


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== aon_timer ===

   Number of wires:               1173
   Number of wire bits:           6048
   Number of public wires:        1078
   Number of public wire bits:    5953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                122
     $_DFFE_PN0P_                   21
     $_DFF_PN0_                     17
     $lut                           82
     $mux                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
No more expansions possible.
<suppressed ~258 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~1537 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 279 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_wLZB3R/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\aon_timer' to `<abc-temp-dir>/input.blif'..
Extracted 577 gates and 698 wires to a netlist network with 119 inputs and 28 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_wLZB3R/abc_tmp_2.scr 
ABC:   #Luts =    82  Max Lvl =   9  Avg Lvl =   2.93  [   0.27 sec. at Pass 0]
ABC:   #Luts =    81  Max Lvl =  10  Avg Lvl =   3.07  [   2.28 sec. at Pass 1]
ABC:   #Luts =    81  Max Lvl =  10  Avg Lvl =   3.07  [   0.68 sec. at Pass 2]
ABC:   #Luts =    81  Max Lvl =  10  Avg Lvl =   3.07  [   1.14 sec. at Pass 3]
ABC:   #Luts =    80  Max Lvl =  10  Avg Lvl =   3.18  [   1.23 sec. at Pass 4]
ABC:   #Luts =    80  Max Lvl =  10  Avg Lvl =   3.18  [   1.22 sec. at Pass 5]
ABC:   #Luts =    80  Max Lvl =   9  Avg Lvl =   2.93  [   1.43 sec. at Pass 6]
ABC:   #Luts =    80  Max Lvl =   9  Avg Lvl =   2.93  [   1.58 sec. at Pass 7]
ABC:   #Luts =    80  Max Lvl =   8  Avg Lvl =   2.68  [   1.82 sec. at Pass 8]
ABC:   #Luts =    80  Max Lvl =   8  Avg Lvl =   2.68  [   1.93 sec. at Pass 9]
ABC:   #Luts =    79  Max Lvl =  10  Avg Lvl =   3.18  [   2.27 sec. at Pass 10]
ABC:   #Luts =    79  Max Lvl =   8  Avg Lvl =   2.68  [   1.87 sec. at Pass 11]
ABC:   #Luts =    79  Max Lvl =   8  Avg Lvl =   2.68  [   2.17 sec. at Pass 12]
ABC:   #Luts =    79  Max Lvl =   8  Avg Lvl =   2.68  [   1.81 sec. at Pass 13]
ABC:   #Luts =    79  Max Lvl =   8  Avg Lvl =   2.68  [   1.39 sec. at Pass 14]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       79
ABC RESULTS:        internal signals:      551
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       28
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 490 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aon_timer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aon_timer.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aon_timer'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module aon_timer.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \aon_timer

3.48.2. Analyzing design hierarchy..
Top module:  \aon_timer
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== aon_timer ===

   Number of wires:               1168
   Number of wire bits:           6043
   Number of public wires:        1078
   Number of public wire bits:    5953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $lut                           79
     dffsre                         38


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aon_timer..
Removed 0 unused cells and 1030 unused wires.
<suppressed ~1030 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\aon_timer'.

Warnings: 196 unique messages, 196 total
End of script. Logfile hash: 018f37e08e, CPU: user 9.54s system 0.09s, MEM: 35.23 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 96% 3x abc (240 sec), 1% 44x opt_expr (2 sec), ...
real 74.79
user 224.67
sys 24.97
