#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan  8 11:02:50 2021
# Process ID: 16316
# Current directory: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26360 C:\Users\xiang\Downloads\full_v0.04\test\n4ddr\perf_test_v0.01\soc_axi_perf\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1'
INFO: [Project 1-313] Project file moved from 'D:/dev/yingzhong2020/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_ram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_pll_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_clock_converter_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_crossbar_1x2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.ip_user_files', nor could it be found using path 'D:/dev/yingzhong2020/n4ddr/perf_test_v0.01/soc_axi_perf_demo/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 940.414 ; gain = 304.473
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/defines_ascii.vh C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/defines.vh}
add_files -norecurse {C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/ImmShift.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/cp0_reg.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/RegHILO.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/axi_interface.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/mips.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/hazard.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Comparer.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Mux_21.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/DataPath.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/PCAdd.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/ALU.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/RegHeap.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/PC.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Imm_Extend.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Mux_41.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/ALU_Decoder.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/PipeReg.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Div_32x32.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/MUL.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/simfile.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/Controller.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/MainDecoder.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/InstAsciiDecoder.v C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/exception.v}
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
[Fri Jan  8 11:06:23 2021] Launched axi_ram_synth_1, clk_pll_synth_1, axi_clock_converter_synth_1, axi_crossbar_1x2_synth_1, synth_1...
Run output will be captured here:
axi_ram_synth_1: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1/runme.log
clk_pll_synth_1: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/runme.log
axi_clock_converter_synth_1: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/axi_clock_converter_synth_1/runme.log
axi_crossbar_1x2_synth_1: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1/runme.log
synth_1: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Fri Jan  8 11:06:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 976.363 ; gain = 10.281
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan  8 11:10:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Fri Jan  8 11:10:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
close [ open C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/i_cache.v w ]
add_files C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/i_cache.v
update_compile_order -fileset sources_1
close [ open C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/d_cache.v w ]
add_files C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/d_cache.v
update_compile_order -fileset sources_1
close [ open C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/d_chche.v w ]
add_files C:/Users/xiang/Desktop/func_test_v0.03/func_test_v0.03/soc_axi_func/rtl/myCPU/d_chche.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan  8 11:14:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Fri Jan  8 11:14:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/xiang/Downloads/full_v0.04/test/n4ddr/perf_test_v0.01/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 12:48:12 2021...
