Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Feb 16 16:32:57 2017
| Host         : user-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmc_imageon_gs_wrapper_timing_summary_routed.rpt -rpx fmc_imageon_gs_wrapper_timing_summary_routed.rpx
| Design       : fmc_imageon_gs_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.265     -320.293                    321                79904        0.052        0.000                      0                79684        0.264        0.000                       0                 34544  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_fpga_0               {0.000 10.000}       20.000          50.000          
clk_fpga_1               {0.000 3.365}        6.730           148.588         
clk_fpga_2               {0.000 2.500}        5.000           200.000         
fmc1_vita_clk            {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0    {0.000 13.460}       26.920          37.147          
fmc1_vita_ser_clk        {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0             {0.000 5.384}        13.460          74.294          
fmc2_vita_clk            {0.000 3.365}        6.730           148.588         
  vita_clk_div4_l_n_0_1  {0.000 13.460}       26.920          37.147          
fmc2_vita_ser_clk        {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0_1           {0.000 5.384}        13.460          74.294          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                     5.909        0.000                      0                12852        0.053        0.000                      0                12852        8.750        0.000                       0                  5951  
clk_fpga_1                    -0.630      -78.079                    254                53131        0.052        0.000                      0                53131        2.115        0.000                       0                 21350  
clk_fpga_2                                                                                                                                                                 0.264        0.000                       0                     2  
fmc1_vita_clk                  1.072        0.000                      0                 4967        0.053        0.000                      0                 4967        2.385        0.000                       0                  2459  
  vita_clk_div4_l_n_0         17.588        0.000                      0                 3294        0.080        0.000                      0                 3294       12.480        0.000                       0                  2030  
fmc1_vita_ser_clk                                                                                                                                                          1.025        0.000                       0                    22  
  CLKDIV_c_0                   8.802        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  
fmc2_vita_clk                  1.855        0.000                      0                  532        0.066        0.000                      0                  532        2.865        0.000                       0                   330  
  vita_clk_div4_l_n_0_1       16.977        0.000                      0                 3294        0.052        0.000                      0                 3294       12.480        0.000                       0                  2030  
fmc2_vita_ser_clk                                                                                                                                                          1.025        0.000                       0                    22  
  CLKDIV_c_0_1                 9.032        0.000                      0                  232        0.121        0.000                      0                  232        4.884        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1             clk_fpga_0                   4.987        0.000                      0                  102                                                                        
clk_fpga_0             clk_fpga_1                  -4.265     -242.215                     67                  185        0.188        0.000                      0                   67  
vita_clk_div4_l_n_0    fmc1_vita_clk                2.649        0.000                      0                   16        0.738        0.000                      0                   16  
fmc1_vita_clk          vita_clk_div4_l_n_0          2.052        0.000                      0                   16        0.576        0.000                      0                   16  
CLKDIV_c_0             vita_clk_div4_l_n_0          6.223        0.000                      0                   55        0.358        0.000                      0                   55  
vita_clk_div4_l_n_0    CLKDIV_c_0                   7.140        0.000                      0                   36        1.032        0.000                      0                   36  
vita_clk_div4_l_n_0_1  fmc2_vita_clk                2.488        0.000                      0                   16        0.747        0.000                      0                   16  
fmc2_vita_clk          vita_clk_div4_l_n_0_1        2.389        0.000                      0                   16        0.565        0.000                      0                   16  
CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        5.598        0.000                      0                   55        0.877        0.000                      0                   55  
vita_clk_div4_l_n_0_1  CLKDIV_c_0_1                 7.210        0.000                      0                   36        1.012        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      CLKDIV_c_0             CLKDIV_c_0                   2.520        0.000                      0                    5        2.858        0.000                      0                    5  
**async_default**      CLKDIV_c_0_1           CLKDIV_c_0_1                 2.202        0.000                      0                    5        3.004        0.000                      0                    5  
**async_default**      clk_fpga_0             clk_fpga_0                  16.268        0.000                      0                  340        0.312        0.000                      0                  340  
**async_default**      clk_fpga_1             clk_fpga_1                   4.135        0.000                      0                  112        0.328        0.000                      0                  112  
**async_default**      fmc1_vita_clk          fmc1_vita_clk                4.138        0.000                      0                  121        0.356        0.000                      0                  121  
**async_default**      vita_clk_div4_l_n_0    fmc1_vita_clk                1.471        0.000                      0                    2        1.462        0.000                      0                    2  
**async_default**      fmc2_vita_clk          fmc2_vita_clk                4.281        0.000                      0                  117        0.408        0.000                      0                  117  
**async_default**      vita_clk_div4_l_n_0_1  fmc2_vita_clk                1.166        0.000                      0                    2        1.708        0.000                      0                    2  
**async_default**      CLKDIV_c_0             vita_clk_div4_l_n_0          6.130        0.000                      0                    5        0.793        0.000                      0                    5  
**async_default**      vita_clk_div4_l_n_0    vita_clk_div4_l_n_0         21.804        0.000                      0                  125        0.366        0.000                      0                  125  
**async_default**      CLKDIV_c_0_1           vita_clk_div4_l_n_0_1        5.810        0.000                      0                    5        0.934        0.000                      0                    5  
**async_default**      vita_clk_div4_l_n_0_1  vita_clk_div4_l_n_0_1       22.903        0.000                      0                  125        0.389        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.519ns  (logic 1.450ns (10.726%)  route 12.069ns (89.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=58, routed)         12.069    15.256    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X46Y45         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.494    21.494    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y45         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[15]/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.302    21.192    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.028    21.164    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg5_reg[15]
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 0.580ns (4.395%)  route 12.616ns (95.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.561    14.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.683    21.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.302    21.381    
    SLICE_X108Y96        FDRE (Setup_fdre_C_R)       -0.524    20.857    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         20.857    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 0.580ns (4.395%)  route 12.616ns (95.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.561    14.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.683    21.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.302    21.381    
    SLICE_X109Y96        FDRE (Setup_fdre_C_R)       -0.429    20.952    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         20.952    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 0.580ns (4.395%)  route 12.616ns (95.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.561    14.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.683    21.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__4/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.302    21.381    
    SLICE_X109Y96        FDRE (Setup_fdre_C_R)       -0.429    20.952    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         20.952    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 0.580ns (4.395%)  route 12.616ns (95.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.561    14.924    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.683    21.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
                         clock pessimism              0.000    21.683    
                         clock uncertainty           -0.302    21.381    
    SLICE_X109Y96        FDRE (Setup_fdre_C_R)       -0.429    20.952    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         20.952    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 1.450ns (10.839%)  route 11.928ns (89.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=58, routed)         11.928    15.115    fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[15]
    SLICE_X21Y14         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.574    21.574    fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X21Y14         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]/C
                         clock pessimism              0.000    21.574    
                         clock uncertainty           -0.302    21.272    
    SLICE_X21Y14         FDRE (Setup_fdre_C_D)       -0.047    21.225    fmc_imageon_gs_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[15]
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.226ns  (logic 1.450ns (10.963%)  route 11.776ns (89.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.737     1.737    fmc_imageon_gs_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.450     3.187 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=58, routed)         11.776    14.963    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X51Y46         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.482    21.482    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y46         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[15]/C
                         clock pessimism              0.000    21.482    
                         clock uncertainty           -0.302    21.180    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.062    21.118    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[15]
  -------------------------------------------------------------------
                         required time                         21.118    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 21.609 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.053    14.416    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.609    21.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[0]/C
                         clock pessimism              0.000    21.609    
                         clock uncertainty           -0.302    21.307    
    SLICE_X102Y96        FDRE (Setup_fdre_C_R)       -0.524    20.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 21.609 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.053    14.416    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.609    21.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[1]/C
                         clock pessimism              0.000    21.609    
                         clock uncertainty           -0.302    21.307    
    SLICE_X102Y96        FDRE (Setup_fdre_C_R)       -0.524    20.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.688ns  (logic 0.580ns (4.571%)  route 12.108ns (95.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 21.609 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728     1.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     2.184 f  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          7.055     9.239    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aresetn
    SLICE_X66Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.363 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=1384, routed)        5.053    14.416    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.609    21.609    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y96        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[3]/C
                         clock pessimism              0.000    21.609    
                         clock uncertainty           -0.302    21.307    
    SLICE_X102Y96        FDRE (Setup_fdre_C_R)       -0.524    20.783    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg15_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.038%)  route 0.192ns (45.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.580     0.580    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/s_axi_aclk
    SLICE_X61Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     0.708 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[7]/Q
                         net (fo=3, routed)           0.192     0.900    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Q[7]
    SLICE_X65Y49         LUT6 (Prop_lut6_I0_O)        0.098     0.998 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/slave_sda_i_1/O
                         net (fo=1, routed)           0.000     0.998    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG_n_0
    SLICE_X65Y49         FDSE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.854     0.854    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X65Y49         FDSE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                         clock pessimism              0.000     0.854    
    SLICE_X65Y49         FDSE (Hold_fdse_C_D)         0.091     0.945    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.576     0.576    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.113     0.830    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.843     0.843    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.252     0.591    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.774    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.845%)  route 0.142ns (50.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.586     0.586    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X61Y49         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/Q
                         net (fo=11, routed)          0.142     0.868    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.849     0.849    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.000     0.849    
    SLICE_X63Y50         FDRE (Hold_fdre_C_CE)       -0.039     0.810    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.845%)  route 0.142ns (50.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.586     0.586    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X61Y49         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/Q
                         net (fo=11, routed)          0.142     0.868    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.849     0.849    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.000     0.849    
    SLICE_X63Y50         FDRE (Hold_fdre_C_CE)       -0.039     0.810    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.845%)  route 0.142ns (50.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.586     0.586    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X61Y49         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/Q
                         net (fo=11, routed)          0.142     0.868    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.849     0.849    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.000     0.849    
    SLICE_X63Y50         FDRE (Hold_fdre_C_CE)       -0.039     0.810    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.845%)  route 0.142ns (50.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.586     0.586    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X61Y49         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF/Q
                         net (fo=11, routed)          0.142     0.868    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.849     0.849    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X63Y50         FDRE                                         r  fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.000     0.849    
    SLICE_X63Y50         FDRE (Hold_fdre_C_CE)       -0.039     0.810    fmc_imageon_gs_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.753%)  route 0.292ns (58.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.577     0.577    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.292     1.032    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][2]
    SLICE_X31Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.077 r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.077    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X31Y102        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.931     0.931    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.005     0.926    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.091     1.017    fmc_imageon_gs_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.673%)  route 0.212ns (62.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.562     0.562    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y46         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6_reg[29]/Q
                         net (fo=2, routed)           0.212     0.901    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/slv_reg6[29]
    SLICE_X51Y47         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.826     0.826    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y47         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[29]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.019     0.840    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.952%)  route 0.189ns (56.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.557     0.557    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X42Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][0]/Q
                         net (fo=1, routed)           0.189     0.893    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[0]
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.820     0.820    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.016     0.831    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.554%)  route 0.256ns (64.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.556     0.556    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X47Y55         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][8]/Q
                         net (fo=1, routed)           0.256     0.952    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[8]
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.820     0.820    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X51Y53         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.070     0.885    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X86Y15  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum05rja/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X78Y14  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1npyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X65Y9   fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1qpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X71Y10  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1r5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X70Y14  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2n5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X67Y14  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2q5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X57Y16  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum2rpyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X65Y14  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum3p5yui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y40  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4opyui/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X86Y15  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyuna5rja/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y42  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y42  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y41  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :          254  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation      -78.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 2.147ns (31.190%)  route 4.737ns (68.810%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.752     6.359    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.463     6.946    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.441     7.512    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.069     8.704    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X1Y44          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.659     8.389    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X1Y44          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.000     8.389    
                         clock uncertainty           -0.111     8.279    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205     8.074    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 2.147ns (31.190%)  route 4.737ns (68.810%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.752     6.359    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.463     6.946    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.441     7.512    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.069     8.704    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X1Y44          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.659     8.389    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X1Y44          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
                         clock pessimism              0.000     8.389    
                         clock uncertainty           -0.111     8.279    
    SLICE_X1Y44          FDRE (Setup_fdre_C_CE)      -0.205     8.074    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 2.147ns (31.128%)  route 4.750ns (68.872%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.382 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.017     8.718    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.652     8.382    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/C
                         clock pessimism              0.000     8.382    
                         clock uncertainty           -0.111     8.272    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169     8.103    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 2.147ns (31.128%)  route 4.750ns (68.872%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.382 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.017     8.718    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.652     8.382    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/C
                         clock pessimism              0.000     8.382    
                         clock uncertainty           -0.111     8.272    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169     8.103    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 2.147ns (31.128%)  route 4.750ns (68.872%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 8.382 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          1.017     8.718    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.652     8.382    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X6Y34          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]/C
                         clock pessimism              0.000     8.382    
                         clock uncertainty           -0.111     8.272    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169     8.103    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[57]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.147ns (31.677%)  route 4.631ns (68.323%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.305 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.752     6.359    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.463     6.946    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.441     7.512    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          0.963     8.598    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X13Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.575     8.305    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.111     8.195    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205     7.990    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.609ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.147ns (31.677%)  route 4.631ns (68.323%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.305 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.752     6.359    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.483 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.463     6.946    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_3
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.070 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=4, routed)           0.441     7.512    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124     7.636 r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          0.963     8.598    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X13Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.575     8.305    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.111     8.195    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205     7.990    fmc_imageon_gs_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -0.609    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.147ns (31.805%)  route 4.604ns (68.195%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          0.870     8.571    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.111     8.196    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205     7.991    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.147ns (31.805%)  route 4.604ns (68.195%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          0.870     8.571    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.111     8.196    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205     7.991    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.147ns (31.805%)  route 4.604ns (68.195%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.306 - 6.730 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.820     1.820    fmc_imageon_gs_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.097 r  fmc_imageon_gs_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=3, routed)           1.657     4.754    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X12Y47         LUT3 (Prop_lut3_I0_O)        0.150     4.904 r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.355     5.259    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.348     5.607 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.661     6.268    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.392 f  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.634     7.026    fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_2
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.150 r  fmc_imageon_gs_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=4, routed)           0.427     7.577    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.701 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=64, routed)          0.870     8.571    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.576     8.306    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y35         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.111     8.196    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205     7.991    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 -0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.999%)  route 0.228ns (64.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.587     0.587    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y29          FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.128     0.715 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][9]/Q
                         net (fo=1, routed)           0.228     0.942    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DIADI[3]
    RAMB36_X0Y6          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.900     0.900    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     0.890    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.964%)  route 0.257ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.583     0.583    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y6          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtnx5csa/Q
                         net (fo=1, routed)           0.257     1.003    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y2          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.887     0.887    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y2          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.233     0.654    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.950    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtt4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl255eiqn5crtx4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.268ns (52.556%)  route 0.242ns (47.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.579     0.579    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsaaarmk
    SLICE_X61Y96         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtt4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsagraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbx2kgopyur5crtt4fea/Q
                         net (fo=2, routed)           0.242     0.962    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsfgraqgs5ayqwampyq0sdsavh4irayqsjrch2rcbxy14npx2kgopyur5crtt4fea
    SLICE_X60Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.089 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnira13ooa/obsnaakl255eiqn5crtx4feprd21/O[3]
                         net (fo=1, routed)           0.000     1.089    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaira13ooprx3b
    SLICE_X60Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl255eiqn5crtx4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.935     0.935    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X60Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl255eiqn5crtx4fea/C
                         clock pessimism             -0.005     0.930    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.105     1.035    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaakl255eiqn5crtx4fea
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.562     0.562    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y38         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[15]/Q
                         net (fo=1, routed)           0.113     0.816    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[15]
    SLICE_X34Y37         SRL16E                                       r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.826     0.826    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y37         SRL16E                                       r  fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4/CLK
                         clock pessimism             -0.250     0.576    
    SLICE_X34Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.759    fmc_imageon_gs_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsajgtnvb5eiqn5crtnv5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245eiqn5crtnv5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.602%)  route 0.200ns (44.398%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.555     0.555    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X49Y93         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsajgtnvb5eiqn5crtnv5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsajgtnvb5eiqn5crtnv5csa/Q
                         net (fo=2, routed)           0.200     0.896    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsajgtnvb[10]
    SLICE_X50Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.941 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsfafit245rizw15rjd2i5hb/O
                         net (fo=1, routed)           0.000     0.941    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245rizw15rjd2i5hpy14na
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.006 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsfafit245eiqn5crtnx5cshyr4nb/O[2]
                         net (fo=1, routed)           0.000     1.006    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245eiqn5crtnx5cshyr4n5rx25
    SLICE_X50Y93         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245eiqn5crtnv5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.820     0.820    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X50Y93         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245eiqn5crtnv5csa/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     0.949    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit245eiqn5crtnv5csa
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsijgtru45eiqn5crtp4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit225eiqn5crul4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.404ns (78.729%)  route 0.109ns (21.271%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.580     0.580    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X66Y99         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsijgtru45eiqn5crtp4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsijgtru45eiqn5crtp4fea/Q
                         net (fo=2, routed)           0.108     0.852    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsfjgtru4[1]
    SLICE_X64Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.999 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaafit225eiqn5crtx4feprd21/CO[3]
                         net (fo=1, routed)           0.000     0.999    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiafit225eiqn5crtx4feprd215dpzk
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.038 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsiafit225eiqn5cruh4feprd21/CO[3]
                         net (fo=1, routed)           0.001     1.039    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaafit225eiqn5cruh4feprd215dpzk
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.093 r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaafit225eiqn5crtnx5cshyr4nb/O[0]
                         net (fo=1, routed)           0.000     1.093    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsfafit225eiqn5crtnx5cshyr4n5rx3b
    SLICE_X64Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit225eiqn5crul4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.935     0.935    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsaaarmk
    SLICE_X64Y100        FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit225eiqn5crul4fea/C
                         clock pessimism             -0.005     0.930    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     1.035    fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsadbcp3k/obsfitqfisj5qiorhdba0agqqt4egrqrh4kqch2medp0k/obsadbcp2akrhzkai5w0os/obsnafit225eiqn5crul4fea
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5qh2dopseig5rizz5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsigfc2id5bxyd4ira14fdhh2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.781%)  route 0.175ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.614     0.614    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X96Y49         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5qh2dopseig5rizz5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDRE (Prop_fdre_C_Q)         0.148     0.762 r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsidpra0th5qh2dopseig5rizz5csa/Q
                         net (fo=1, routed)           0.175     0.937    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsadpra0th5qh2doa[2]
    SLICE_X98Y51         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsigfc2id5bxyd4ira14fdhh2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.879     0.879    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X98Y51         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsigfc2id5bxyd4ira14fdhh2ki/C
                         clock pessimism              0.000     0.879    
    SLICE_X98Y51         FDRE (Hold_fdre_C_D)         0.000     0.879    fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsigfc2id5bxyd4ira14fdhh2ki
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtsd5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizzb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.708%)  route 0.169ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.542     0.542    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X50Y72         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtsd5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.148     0.690 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtsd5csa/Q
                         net (fo=2, routed)           0.169     0.859    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnjsbqj4bdrvgrhc5zcedett2igu52kgnpyui[27]
    SLICE_X49Y72         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizzb5rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.811     0.811    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X49Y72         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizzb5rja/C
                         clock pessimism             -0.005     0.806    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)        -0.007     0.799    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizzb5rja
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.090%)  route 0.239ns (62.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.552     0.552    fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/m_axi_s2mm_aclk
    SLICE_X47Y28         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0]/Q
                         net (fo=4, routed)           0.239     0.932    fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2][0]
    SLICE_X50Y28         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.813     0.813    fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/m_axi_s2mm_aclk
    SLICE_X50Y28         FDRE                                         r  fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.064     0.872    fmc_imageon_gs_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtnv5csa/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizw05rja/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.443%)  route 0.226ns (61.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.546     0.546    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X49Y70         FDSE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtnv5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDSE (Prop_fdse_C_Q)         0.141     0.687 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crtnv5csa/Q
                         net (fo=2, routed)           0.226     0.912    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnjsbqj4bdrvgrhc5zcedett2igu52kgnpyui[10]
    SLICE_X50Y73         FDSE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.805     0.805    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsfksap2abczc
    SLICE_X50Y73         FDSE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizw05rja/C
                         clock pessimism             -0.005     0.800    
    SLICE_X50Y73         FDSE (Hold_fdse_C_D)         0.052     0.852    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5rizw05rja
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X4Y20  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X2Y17  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X2Y36  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y9   fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X5Y16  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X3Y19  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X3Y18  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB18_X3Y35  fmc_imageon_gs_i/v_cfa_1/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X5Y11  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.730       3.786      RAMB36_X4Y11  fmc_imageon_gs_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X34Y69  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X30Y68  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X30Y68  fmc_imageon_gs_i/v_rgb2ycrcb_1/U0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_25/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y4   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y6   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.365       2.115      SLICE_X58Y6   fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ip0b4nwd/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc1_vita_clk
  To Clock:  fmc1_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.215ns (21.941%)  route 4.323ns (78.059%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.654     5.304    fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X40Y54         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  fmc_imageon_gs_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/Q
                         net (fo=15, routed)          2.699     8.459    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_active_video
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.124     8.583 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_9/O
                         net (fo=1, routed)           0.959     9.542    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_9_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.666 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.666    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X42Y3          MUXF7 (Prop_muxf7_I1_O)      0.214     9.880 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.665    10.544    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I5_O)        0.297    10.841 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.841    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X42Y4          FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.492    11.600    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X42Y4          FDRE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    11.872    
                         clock uncertainty           -0.035    11.837    
    SLICE_X42Y4          FDRE (Setup_fdre_C_D)        0.077    11.914    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.956ns (17.407%)  route 4.536ns (82.593%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.637 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.536    10.320    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.296    10.616 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0/O
                         net (fo=1, routed)           0.000    10.616    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    10.857 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.857    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_28
    SLICE_X30Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.529    11.637    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X30Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
                         clock pessimism              0.286    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.113    12.000    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 0.932ns (17.236%)  route 4.475ns (82.764%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 11.633 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.475    10.259    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X28Y61         LUT6 (Prop_lut6_I4_O)        0.296    10.555 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0/O
                         net (fo=1, routed)           0.000    10.555    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_3__0_n_0
    SLICE_X28Y61         MUXF7 (Prop_muxf7_I1_O)      0.217    10.772 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.772    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_24
    SLICE_X28Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.525    11.633    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X28Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/C
                         clock pessimism              0.286    11.918    
                         clock uncertainty           -0.035    11.883    
    SLICE_X28Y61         FDRE (Setup_fdre_C_D)        0.064    11.947    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         11.947    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.715ns (13.454%)  route 4.599ns (86.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.599    10.383    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.296    10.679 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][9]_i_1/O
                         net (fo=1, routed)           0.000    10.679    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][9]
    SLICE_X38Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]/C
                         clock pessimism              0.286    11.872    
                         clock uncertainty           -0.035    11.837    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.079    11.916    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][9]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.932ns (17.445%)  route 4.410ns (82.555%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.637 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.410    10.194    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.296    10.490 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0/O
                         net (fo=1, routed)           0.000    10.490    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_3__0_n_0
    SLICE_X29Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    10.707 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.707    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_21
    SLICE_X29Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.529    11.637    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X29Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/C
                         clock pessimism              0.286    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.064    11.951    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.715ns (13.407%)  route 4.618ns (86.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.637 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.618    10.402    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.296    10.698 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][2]_i_1/O
                         net (fo=1, routed)           0.000    10.698    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][2]
    SLICE_X30Y51         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.529    11.637    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y51         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]/C
                         clock pessimism              0.286    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)        0.079    11.966    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][2]
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.715ns (13.584%)  route 4.548ns (86.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 11.587 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.548    10.332    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.296    10.628 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][25]_i_1/O
                         net (fo=1, routed)           0.000    10.628    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][25]
    SLICE_X38Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.479    11.587    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X38Y61         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]/C
                         clock pessimism              0.286    11.872    
                         clock uncertainty           -0.035    11.837    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.079    11.916    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][25]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 0.715ns (13.630%)  route 4.531ns (86.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 11.637 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.531    10.315    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X31Y51         LUT3 (Prop_lut3_I2_O)        0.296    10.611 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][3]_i_1/O
                         net (fo=1, routed)           0.000    10.611    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][3]
    SLICE_X31Y51         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.529    11.637    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y51         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]/C
                         clock pessimism              0.286    11.922    
                         clock uncertainty           -0.035    11.887    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)        0.031    11.918    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][3]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.932ns (17.738%)  route 4.322ns (82.262%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 11.632 - 6.730 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.715     5.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X57Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.419     5.784 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         4.322    10.106    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/out_data[0]
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.296    10.402 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0/O
                         net (fo=1, routed)           0.000    10.402    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_3__0_n_0
    SLICE_X28Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    10.619 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_i_1__0/O
                         net (fo=1, routed)           0.000    10.619    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_5
    SLICE_X28Y62         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.524    11.632    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X28Y62         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]/C
                         clock pessimism              0.286    11.917    
                         clock uncertainty           -0.035    11.882    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.064    11.946    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.797ns (15.072%)  route 4.491ns (84.928%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 11.636 - 6.730 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.640     5.290    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y59         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=86, routed)          4.491    10.237    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.361 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3/O
                         net (fo=1, routed)           0.000    10.361    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3_n_0
    SLICE_X31Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    10.578 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000    10.578    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.528    11.636    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y55         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/C
                         clock pessimism              0.286    11.921    
                         clock uncertainty           -0.035    11.886    
    SLICE_X31Y55         FDRE (Setup_fdre_C_D)        0.064    11.950    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  1.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.248ns (54.741%)  route 0.205ns (45.259%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.561     1.681    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X37Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.822 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2]/Q
                         net (fo=1, routed)           0.205     2.027    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[242]
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.072 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0/O
                         net (fo=1, routed)           0.000     2.072    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_2__0_n_0
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     2.134 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.134    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_29
    SLICE_X36Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.827     2.335    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X36Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/C
                         clock pessimism             -0.388     1.948    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.134     2.082    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.250ns (55.244%)  route 0.203ns (44.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.563     1.683    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1]/Q
                         net (fo=1, routed)           0.203     2.027    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[169]
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.072 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0/O
                         net (fo=1, routed)           0.000     2.072    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_3__0_n_0
    SLICE_X32Y52         MUXF7 (Prop_muxf7_I1_O)      0.064     2.136 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.136    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_62
    SLICE_X32Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.828     2.336    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X32Y52         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/C
                         clock pessimism             -0.388     1.949    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.134     2.083    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.337%)  route 0.189ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.552     1.672    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][21]/Q
                         net (fo=2, routed)           0.189     1.990    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[21]
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.824     2.332    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]/C
                         clock pessimism             -0.393     1.940    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)        -0.008     1.932    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.007%)  route 0.262ns (64.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.553     1.673    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y57         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][16]/Q
                         net (fo=2, routed)           0.262     2.076    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[23][16]
    SLICE_X42Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.826     2.334    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X42Y56         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]/C
                         clock pessimism             -0.393     1.942    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.076     2.018    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][16]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.590     1.710    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X27Y47         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][5]/Q
                         net (fo=29, routed)          0.256     2.107    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[5]
    SLICE_X28Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.847     2.355    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5]/C
                         clock pessimism             -0.388     1.968    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.076     2.044    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.250ns (54.478%)  route 0.209ns (45.522%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.554     1.674    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X48Y62         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][23]/Q
                         net (fo=1, routed)           0.209     2.024    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43]__0[23]
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3/O
                         net (fo=1, routed)           0.000     2.069    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_3_n_0
    SLICE_X50Y63         MUXF7 (Prop_muxf7_I1_O)      0.064     2.133 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1/O
                         net (fo=1, routed)           0.000     2.133    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.817     2.325    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y63         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                         clock pessimism             -0.393     1.933    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.134     2.067    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.291ns (63.714%)  route 0.166ns (36.286%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.579     1.699    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y50         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.128     1.827 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][4]/Q
                         net (fo=1, routed)           0.166     1.993    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[364]
    SLICE_X28Y49         LUT6 (Prop_lut6_I0_O)        0.098     2.091 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0/O
                         net (fo=1, routed)           0.000     2.091    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_3__0_n_0
    SLICE_X28Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     2.156 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.156    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_27
    SLICE_X28Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.857     2.365    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X28Y49         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]/C
                         clock pessimism             -0.388     1.978    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.105     2.083    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/C
                            (rising edge-triggered cell FDSE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/D
                            (rising edge-triggered cell FDSE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.392%)  route 0.228ns (60.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.553     1.673    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y59         FDSE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDSE (Prop_fdse_C_Q)         0.148     1.821 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][23]/Q
                         net (fo=2, routed)           0.228     2.049    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[24][23]
    SLICE_X47Y59         FDSE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.825     2.333    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y59         FDSE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]/C
                         clock pessimism             -0.393     1.941    
    SLICE_X47Y59         FDSE (Hold_fdse_C_D)         0.025     1.966    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][23]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.843%)  route 0.238ns (59.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.552     1.672    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.836 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][17]/Q
                         net (fo=2, routed)           0.238     2.074    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[785]
    SLICE_X47Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.825     2.333    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y58         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17]/C
                         clock pessimism             -0.393     1.941    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.046     1.987    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][17]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19]/D
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.473%)  route 0.241ns (59.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.552     1.672    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.836 r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]/Q
                         net (fo=2, routed)           0.241     2.077    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[787]
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.824     2.332    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y60         FDRE                                         r  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19]/C
                         clock pessimism             -0.393     1.940    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.047     1.987    fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][19]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc1_vita_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y13  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y7   fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y1   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y3   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y4   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y0   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y2   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y0   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y1   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X3Y0   fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y4   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y4   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y56  fmc_imageon_gs_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X36Y6   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y5   fmc_imageon_gs_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       17.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.962ns (21.662%)  route 7.095ns (78.338%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.884ns = ( 33.804 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.456     9.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y13        LUT3 (Prop_lut3_I0_O)        0.152     9.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.201    10.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X108Y12        LUT6 (Prop_lut6_I4_O)        0.326    11.132 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.798    11.930    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X107Y12        LUT6 (Prop_lut6_I5_O)        0.124    12.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.586 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.491    14.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X106Y16        LUT6 (Prop_lut6_I1_O)        0.124    14.201 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.743    14.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X112Y16        LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           1.015    16.083    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I5_O)        0.124    16.207 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.391    16.598    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X110Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.756    33.804    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.427    
                         clock uncertainty           -0.035    34.392    
    SLICE_X110Y15        FDCE (Setup_fdce_C_CE)      -0.205    34.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.187    
                         arrival time                         -16.598    
  -------------------------------------------------------------------
                         slack                                 17.588    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.962ns (21.751%)  route 7.058ns (78.248%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.456     9.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y13        LUT3 (Prop_lut3_I0_O)        0.152     9.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.201    10.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X108Y12        LUT6 (Prop_lut6_I4_O)        0.326    11.132 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.798    11.930    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X107Y12        LUT6 (Prop_lut6_I5_O)        0.124    12.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.586 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.491    14.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X106Y16        LUT6 (Prop_lut6_I1_O)        0.124    14.201 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.743    14.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X112Y16        LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           1.015    16.083    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I5_O)        0.124    16.207 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.354    16.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X111Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.428    
                         clock uncertainty           -0.035    34.393    
    SLICE_X111Y13        FDCE (Setup_fdce_C_CE)      -0.205    34.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.188    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                 17.627    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.962ns (21.751%)  route 7.058ns (78.248%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.456     9.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y13        LUT3 (Prop_lut3_I0_O)        0.152     9.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.201    10.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X108Y12        LUT6 (Prop_lut6_I4_O)        0.326    11.132 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.798    11.930    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X107Y12        LUT6 (Prop_lut6_I5_O)        0.124    12.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.586 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.491    14.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X106Y16        LUT6 (Prop_lut6_I1_O)        0.124    14.201 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.743    14.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X112Y16        LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           1.015    16.083    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I5_O)        0.124    16.207 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.354    16.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X110Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.623    34.428    
                         clock uncertainty           -0.035    34.393    
    SLICE_X110Y13        FDCE (Setup_fdce_C_CE)      -0.205    34.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.188    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                 17.627    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 1.962ns (21.751%)  route 7.058ns (78.248%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.885ns = ( 33.805 - 26.920 ) 
    Source Clock Delay      (SCD):    7.541ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814     7.541    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y17        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDPE (Prop_fdpe_C_Q)         0.456     7.997 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          1.456     9.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y13        LUT3 (Prop_lut3_I0_O)        0.152     9.605 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.201    10.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X108Y12        LUT6 (Prop_lut6_I4_O)        0.326    11.132 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2/O
                         net (fo=1, routed)           0.798    11.930    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__2_n_0
    SLICE_X107Y12        LUT6 (Prop_lut6_I5_O)        0.124    12.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000    12.054    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2_n_0
    SLICE_X107Y12        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.586 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           1.491    14.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X106Y16        LUT6 (Prop_lut6_I1_O)        0.124    14.201 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.743    14.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X112Y16        LUT6 (Prop_lut6_I2_O)        0.124    15.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           1.015    16.083    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X111Y15        LUT6 (Prop_lut6_I5_O)        0.124    16.207 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.354    16.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X111Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.757    33.805    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.428    
                         clock uncertainty           -0.035    34.393    
    SLICE_X111Y13        FDCE (Setup_fdce_C_CE)      -0.205    34.188    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.188    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                 17.627    

Slack (MET) :             17.770ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 1.794ns (20.374%)  route 7.011ns (79.626%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.878ns = ( 33.798 - 26.920 ) 
    Source Clock Delay      (SCD):    7.605ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.605    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y19        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_fdpe_C_Q)         0.518     8.123 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.828     9.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I2_O)        0.124    10.075 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0/O
                         net (fo=2, routed)           0.725    10.800    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0/O
                         net (fo=1, routed)           0.952    11.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0/O
                         net (fo=1, routed)           0.000    12.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.532 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.670    14.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X108Y20        LUT6 (Prop_lut6_I1_O)        0.124    14.326 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.860    15.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X109Y20        LUT6 (Prop_lut6_I2_O)        0.124    15.311 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.404    15.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I5_O)        0.124    15.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.572    16.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X110Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.750    33.798    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.421    
                         clock uncertainty           -0.035    34.386    
    SLICE_X110Y21        FDCE (Setup_fdce_C_CE)      -0.205    34.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.181    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 17.770    

Slack (MET) :             17.770ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 1.794ns (20.374%)  route 7.011ns (79.626%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.878ns = ( 33.798 - 26.920 ) 
    Source Clock Delay      (SCD):    7.605ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.605    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y19        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_fdpe_C_Q)         0.518     8.123 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.828     9.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I2_O)        0.124    10.075 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0/O
                         net (fo=2, routed)           0.725    10.800    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0/O
                         net (fo=1, routed)           0.952    11.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0/O
                         net (fo=1, routed)           0.000    12.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.532 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.670    14.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X108Y20        LUT6 (Prop_lut6_I1_O)        0.124    14.326 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.860    15.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X109Y20        LUT6 (Prop_lut6_I2_O)        0.124    15.311 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.404    15.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I5_O)        0.124    15.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.572    16.411    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X110Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.750    33.798    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.421    
                         clock uncertainty           -0.035    34.386    
    SLICE_X110Y21        FDCE (Setup_fdce_C_CE)      -0.205    34.181    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.181    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                 17.770    

Slack (MET) :             17.810ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 1.794ns (20.464%)  route 6.973ns (79.536%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.879ns = ( 33.799 - 26.920 ) 
    Source Clock Delay      (SCD):    7.605ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.605    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y19        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_fdpe_C_Q)         0.518     8.123 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.828     9.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I2_O)        0.124    10.075 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0/O
                         net (fo=2, routed)           0.725    10.800    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0/O
                         net (fo=1, routed)           0.952    11.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0/O
                         net (fo=1, routed)           0.000    12.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.532 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.670    14.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X108Y20        LUT6 (Prop_lut6_I1_O)        0.124    14.326 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.860    15.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X109Y20        LUT6 (Prop_lut6_I2_O)        0.124    15.311 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.404    15.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I5_O)        0.124    15.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.533    16.372    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X109Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    33.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X109Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.422    
                         clock uncertainty           -0.035    34.387    
    SLICE_X109Y19        FDCE (Setup_fdce_C_CE)      -0.205    34.182    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.182    
                         arrival time                         -16.372    
  -------------------------------------------------------------------
                         slack                                 17.810    

Slack (MET) :             17.866ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.794ns (20.512%)  route 6.952ns (79.488%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.879ns = ( 33.799 - 26.920 ) 
    Source Clock Delay      (SCD):    7.605ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.878     7.605    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y19        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_fdpe_C_Q)         0.518     8.123 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.828     9.951    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[1]
    SLICE_X105Y22        LUT6 (Prop_lut6_I2_O)        0.124    10.075 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0/O
                         net (fo=2, routed)           0.725    10.800    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_28__0_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I5_O)        0.124    10.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0/O
                         net (fo=1, routed)           0.952    11.876    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0
    SLICE_X99Y21         LUT6 (Prop_lut6_I5_O)        0.124    12.000 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0/O
                         net (fo=1, routed)           0.000    12.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0_n_0
    SLICE_X99Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.532 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           1.670    14.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X108Y20        LUT6 (Prop_lut6_I1_O)        0.124    14.326 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           0.860    15.187    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X109Y20        LUT6 (Prop_lut6_I2_O)        0.124    15.311 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.404    15.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I5_O)        0.124    15.839 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.513    16.351    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X112Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    33.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y19        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.623    34.422    
                         clock uncertainty           -0.035    34.387    
    SLICE_X112Y19        FDCE (Setup_fdce_C_CE)      -0.169    34.218    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.218    
                         arrival time                         -16.351    
  -------------------------------------------------------------------
                         slack                                 17.866    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.684ns (19.706%)  route 6.862ns (80.294%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.948ns = ( 33.868 - 26.920 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.883     7.610    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X96Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDCE (Prop_fdce_C_Q)         0.478     8.088 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           1.590     9.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA_reg[9][5]
    SLICE_X96Y34         LUT6 (Prop_lut6_I2_O)        0.301     9.980 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_20/O
                         net (fo=1, routed)           0.000     9.980    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_20_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.513 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_6/CO[3]
                         net (fo=6, routed)           2.323    12.836    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp0_out
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.124    12.960 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_12/O
                         net (fo=3, routed)           0.994    13.954    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_12_n_0
    SLICE_X108Y36        LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           0.977    15.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X104Y38        LUT6 (Prop_lut6_I2_O)        0.124    15.179 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.977    16.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_5
    SLICE_X101Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820    33.868    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X101Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.623    34.491    
                         clock uncertainty           -0.035    34.456    
    SLICE_X101Y33        FDPE (Setup_fdpe_C_CE)      -0.205    34.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                         34.251    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                 18.095    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.684ns (19.706%)  route 6.862ns (80.294%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.948ns = ( 33.868 - 26.920 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.883     7.610    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X96Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDCE (Prop_fdce_C_Q)         0.478     8.088 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           1.590     9.679    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_DATA_reg[9][5]
    SLICE_X96Y34         LUT6 (Prop_lut6_I2_O)        0.301     9.980 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_20/O
                         net (fo=1, routed)           0.000     9.980    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate[3]_i_20_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.513 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/alignstate_reg[3]_i_6/CO[3]
                         net (fo=6, routed)           2.323    12.836    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/eqOp0_out
    SLICE_X107Y36        LUT3 (Prop_lut3_I0_O)        0.124    12.960 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_12/O
                         net (fo=3, routed)           0.994    13.954    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_12_n_0
    SLICE_X108Y36        LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5/O
                         net (fo=1, routed)           0.977    15.055    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_5_n_0
    SLICE_X104Y38        LUT6 (Prop_lut6_I2_O)        0.124    15.179 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.977    16.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_5
    SLICE_X101Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820    33.868    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X101Y33        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]/C
                         clock pessimism              0.623    34.491    
                         clock uncertainty           -0.035    34.456    
    SLICE_X101Y33        FDPE (Setup_fdpe_C_CE)      -0.205    34.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         34.251    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                 18.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.283     2.362    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X90Y17         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDCE (Prop_fdce_C_Q)         0.164     2.526 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.262     2.787    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.411    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.707    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.632%)  route 0.272ns (62.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X90Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.164     2.528 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/Q
                         net (fo=4, routed)           0.272     2.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[27]
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.364     3.269    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.421    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.717    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.957%)  route 0.268ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X92Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDCE (Prop_fdce_C_Q)         0.164     2.529 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           0.268     2.797    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.259    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y4          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.841     2.418    
    RAMB36_X4Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.058%)  route 0.241ns (61.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X90Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.148     2.512 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/Q
                         net (fo=4, routed)           0.241     2.753    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[18]
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.364     3.269    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.421    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     2.664    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.263%)  route 0.310ns (68.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X91Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y11         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[9]/Q
                         net (fo=4, routed)           0.310     2.817    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[29]
    RAMB36_X4Y0          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.369     3.274    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.848     2.426    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.722    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.594%)  route 0.256ns (63.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.365    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X92Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDCE (Prop_fdce_C_Q)         0.148     2.513 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/Q
                         net (fo=4, routed)           0.256     2.769    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[20]
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.364     3.269    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.841     2.428    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.243     2.671    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.632%)  route 0.256ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_r
    SLICE_X92Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[27]/Q
                         net (fo=4, routed)           0.256     2.770    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[9]
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.364     3.269    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.841     2.428    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.242     2.670    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDRE (Prop_fdre_C_Q)         0.141     2.505 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[7]
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.321     3.226    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.862     2.364    
    SLICE_X95Y34         FDRE (Hold_fdre_C_D)         0.078     2.442    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.310     2.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y16         FDCE (Prop_fdce_C_Q)         0.141     2.530 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.586    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.347     3.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.863     2.389    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.076     2.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.285     2.364    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y34         FDRE (Prop_fdre_C_Q)         0.141     2.505 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[5]
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.321     3.226    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][5]/C
                         clock pessimism             -0.862     2.364    
    SLICE_X95Y34         FDRE (Hold_fdre_C_D)         0.076     2.440    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X3Y8    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y8    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y4    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y1    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y3    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y4    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y0    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y2    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y11  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][32]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][33]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][34]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][35]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][36]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][37]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][38]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y22   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][39]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X92Y25   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X90Y19   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc1_vita_ser_clk
  To Clock:  fmc1_vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc1_vita_ser_clk
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_R_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y31  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y20  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y19  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y48  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        8.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.653ns (16.242%)  route 3.367ns (83.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           3.367     7.336    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[7]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.931ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.653ns (16.783%)  route 3.238ns (83.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           3.238     7.207    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[0]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  8.931    

Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.653ns (16.882%)  route 3.215ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.804     3.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y31         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y31         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.967 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           3.215     7.182    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[9]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             9.037ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.653ns (17.253%)  route 3.132ns (82.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           3.132     7.101    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[1]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  9.037    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.653ns (17.357%)  route 3.109ns (82.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           3.109     7.078    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[4]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.653ns (17.349%)  route 3.111ns (82.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.804     3.314    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y31         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y31         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.967 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           3.111     7.078    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[8]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.653ns (17.591%)  route 3.059ns (82.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           3.059     7.028    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[2]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.181ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.653ns (17.935%)  route 2.988ns (82.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.988     6.957    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[3]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  9.181    

Slack (MET) :             9.396ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.653ns (19.061%)  route 2.773ns (80.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.773     6.742    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[6]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  9.396    

Slack (MET) :             9.462ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.653ns (19.432%)  route 2.708ns (80.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.806     3.316    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y32         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y32         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.969 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.708     6.676    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[5]
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.138    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  9.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y20        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X113Y20        FDCE (Hold_fdce_C_D)         0.076     1.202    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.253     1.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y27        FDCE (Prop_fdce_C_Q)         0.141     1.266 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.322    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_CE_reg
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X113Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.335     1.125    
    SLICE_X113Y27        FDCE (Hold_fdce_C_D)         0.075     1.200    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y20        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_CE_reg
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X113Y20        FDCE (Hold_fdce_C_D)         0.075     1.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y15        FDCE (Prop_fdce_C_Q)         0.141     1.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.131    
    SLICE_X113Y15        FDCE (Hold_fdce_C_D)         0.075     1.206    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_INC_reg
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X113Y29        FDCE (Hold_fdce_C_D)         0.075     1.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y20        FDCE (Prop_fdce_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_INC_reg
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X113Y20        FDCE (Hold_fdce_C_D)         0.071     1.197    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.251     1.123    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDCE (Prop_fdce_C_Q)         0.141     1.264 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[1]/Q
                         net (fo=10, routed)          0.077     1.342    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/syncstate[1]
    SLICE_X112Y26        LUT4 (Prop_lut4_I3_O)        0.045     1.387 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3/O
                         net (fo=1, routed)           0.000     1.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3_n_0
    SLICE_X112Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.458    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X112Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism             -0.322     1.136    
    SLICE_X112Y26        FDCE (Hold_fdce_C_D)         0.121     1.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.254     1.126    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X113Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDPE (Prop_fdpe_C_Q)         0.141     1.267 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.067     1.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X113Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.336     1.126    
    SLICE_X113Y29        FDCE (Hold_fdce_C_D)         0.071     1.197    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.281     1.153    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.141     1.294 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.098     1.393    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/p_1_in
    SLICE_X104Y32        LUT4 (Prop_lut4_I3_O)        0.045     1.438 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.438    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate[0]_i_1_n_0
    SLICE_X104Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317     1.490    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism             -0.324     1.166    
    SLICE_X104Y32        FDCE (Hold_fdce_C_D)         0.121     1.287    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.281     1.153    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X105Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.141     1.294 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.100     1.395    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/p_1_in
    SLICE_X104Y32        LUT5 (Prop_lut5_I0_O)        0.045     1.440 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1/O
                         net (fo=1, routed)           0.000     1.440    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1_n_0
    SLICE_X104Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.317     1.490    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                         clock pessimism             -0.324     1.166    
    SLICE_X104Y32        FDCE (Hold_fdce_C_D)         0.120     1.286    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X3Y8    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y8    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y14   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y4    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y10   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y32   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y20   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y48   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y16   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y30   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X96Y31   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X96Y31   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X96Y31   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y33   fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X101Y22  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X106Y32  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X100Y22  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_r_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X100Y22  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  fmc2_vita_clk
  To Clock:  fmc2_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 2.150ns (44.351%)  route 2.698ns (55.649%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.851    10.304    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.124    10.428 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[12]_i_1/O
                         net (fo=1, routed)           0.000    10.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[12]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.031    12.283    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 2.150ns (44.360%)  route 2.697ns (55.640%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.850    10.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.124    10.427 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[8]_i_1/O
                         net (fo=1, routed)           0.000    10.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[8]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.032    12.284    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.150ns (44.505%)  route 2.681ns (55.495%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.835    10.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.124    10.412 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[11]_i_1/O
                         net (fo=1, routed)           0.000    10.412    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[11]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.031    12.283    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.150ns (45.472%)  route 2.578ns (54.528%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 11.786 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.732    10.185    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X89Y115        LUT2 (Prop_lut2_I0_O)        0.124    10.309 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[0]_i_1/O
                         net (fo=1, routed)           0.000    10.309    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[0]
    SLICE_X89Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.714    11.786    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X89Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]/C
                         clock pessimism              0.403    12.189    
                         clock uncertainty           -0.035    12.153    
    SLICE_X89Y115        FDCE (Setup_fdce_C_D)        0.029    12.182    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.150ns (44.672%)  route 2.663ns (55.327%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.817    10.270    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.124    10.394 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[10]_i_1/O
                         net (fo=1, routed)           0.000    10.394    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[10]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.029    12.281    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 2.146ns (44.305%)  route 2.698ns (55.695%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.851    10.304    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.120    10.424 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[7]_i_1/O
                         net (fo=1, routed)           0.000    10.424    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[7]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[7]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.075    12.327    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.143ns (44.280%)  route 2.697ns (55.720%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.850    10.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.117    10.420 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[9]_i_1/O
                         net (fo=1, routed)           0.000    10.420    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[9]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.075    12.327    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.145ns (44.447%)  route 2.681ns (55.553%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.835    10.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.119    10.407 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[5]_i_1/O
                         net (fo=1, routed)           0.000    10.407    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[5]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.075    12.327    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.144ns (45.402%)  route 2.578ns (54.598%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 11.786 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.732    10.185    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X89Y115        LUT2 (Prop_lut2_I0_O)        0.118    10.303 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[13]_i_1/O
                         net (fo=1, routed)           0.000    10.303    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[13]
    SLICE_X89Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.714    11.786    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X89Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]/C
                         clock pessimism              0.403    12.189    
                         clock uncertainty           -0.035    12.153    
    SLICE_X89Y115        FDCE (Setup_fdce_C_D)        0.075    12.228    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 2.144ns (44.603%)  route 2.663ns (55.397%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 11.847 - 6.730 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.968     5.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y115        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDCE (Prop_fdce_C_Q)         0.419     6.000 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[3]/Q
                         net (fo=7, routed)           1.105     7.104    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[3]
    SLICE_X87Y112        LUT4 (Prop_lut4_I1_O)        0.299     7.403 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21/O
                         net (fo=1, routed)           0.000     7.403    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_21_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.953 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.953    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.067 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.067    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X87Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.338 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.742     9.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X89Y114        LUT6 (Prop_lut6_I0_O)        0.373     9.453 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.817    10.270    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X93Y114        LUT2 (Prop_lut2_I0_O)        0.118    10.388 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[6]_i_1/O
                         net (fo=1, routed)           0.000    10.388    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[6]
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.775    11.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X93Y114        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]/C
                         clock pessimism              0.441    12.288    
                         clock uncertainty           -0.035    12.252    
    SLICE_X93Y114        FDCE (Setup_fdce_C_D)        0.075    12.327    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.918%)  route 0.330ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y101        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.330     2.196    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][7]
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.340    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.392     1.947    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.130    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y101        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=4, routed)           0.170     2.036    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][1]
    RAMB36_X2Y20         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.953     2.425    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y20         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.642     1.783    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.966    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y101        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     1.866 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.343     2.209    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][3]
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.340    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.392     1.947    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.130    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.737%)  route 0.337ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y101        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     1.889 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=4, routed)           0.337     2.226    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][5]
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.340    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.392     1.947    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.130    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.737%)  route 0.172ns (51.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y102        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.164     1.889 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/Q
                         net (fo=4, routed)           0.172     2.062    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][9]
    RAMB36_X2Y20         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.953     2.425    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y20         RAMB36E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.642     1.783    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.966    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg/D
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.311%)  route 0.375ns (72.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.583     1.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X85Y95         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/De_s_reg/Q
                         net (fo=7, routed)           0.375     2.183    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_de
    SLICE_X80Y110        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.936     2.407    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/clk
    SLICE_X80Y110        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg/C
                         clock pessimism             -0.392     2.015    
    SLICE_X80Y110        FDRE (Hold_fdre_C_D)         0.070     2.085    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_active_video_o_reg
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.173%)  route 0.297ns (67.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.552     1.636    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X53Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[1]/Q
                         net (fo=1, routed)           0.297     2.074    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2[1]
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     2.295    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[1]/C
                         clock pessimism             -0.392     1.903    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.070     1.973    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.173%)  route 0.297ns (67.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.552     1.636    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X53Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[3]/Q
                         net (fo=1, routed)           0.297     2.074    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2[3]
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     2.295    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[3]/C
                         clock pessimism             -0.392     1.903    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.070     1.973    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.147%)  route 0.346ns (67.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.641     1.725    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y102        FDCE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.164     1.889 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/Q
                         net (fo=4, routed)           0.346     2.235    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11][11]
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.868     2.340    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y38         RAMB18E1                                     r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.392     1.947    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.130    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.179%)  route 0.297ns (67.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.552     1.636    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X53Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[2]/Q
                         net (fo=1, routed)           0.297     2.074    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2[2]
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.824     2.295    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X39Y94         FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[2]/C
                         clock pessimism             -0.392     1.903    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.066     1.969    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc2_vita_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_vclk_l }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X2Y38    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X2Y20    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y17    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y16    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y14    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y13    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X4Y12    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y13    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y12    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y19  fmc_imageon_vclk_l_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X81Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y86    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y86    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X80Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X80Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X80Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X80Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y86    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y86    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.VIDEO_8BIT_GEN.video_data_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X53Y94    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X35Y103   fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X35Y103   fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X35Y103   fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X35Y103   fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X86Y90    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/FORMATTER_INST/data_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X88Y70    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X88Y70    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X88Y70    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.365       2.865      SLICE_X88Y70    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.959ns (20.402%)  route 7.643ns (79.598%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDPE (Prop_fdpe_C_Q)         0.456     8.020 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.582     9.602    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[2]
    SLICE_X96Y89         LUT3 (Prop_lut3_I2_O)        0.146     9.748 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=10, routed)          1.574    11.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I4_O)        0.328    11.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3/O
                         net (fo=1, routed)           0.659    12.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.434 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3/O
                         net (fo=1, routed)           0.000    12.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.967 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3/CO[3]
                         net (fo=2, routed)           2.069    15.035    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/eqOp3_out
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.124    15.159 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3/O
                         net (fo=1, routed)           0.636    15.795    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.919 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.517    16.436    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.560 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.606    17.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]/C
                         clock pessimism              0.623    34.383    
                         clock uncertainty           -0.035    34.348    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    34.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.959ns (20.402%)  route 7.643ns (79.598%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDPE (Prop_fdpe_C_Q)         0.456     8.020 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.582     9.602    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[2]
    SLICE_X96Y89         LUT3 (Prop_lut3_I2_O)        0.146     9.748 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=10, routed)          1.574    11.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I4_O)        0.328    11.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3/O
                         net (fo=1, routed)           0.659    12.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.434 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3/O
                         net (fo=1, routed)           0.000    12.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.967 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3/CO[3]
                         net (fo=2, routed)           2.069    15.035    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/eqOp3_out
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.124    15.159 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3/O
                         net (fo=1, routed)           0.636    15.795    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.919 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.517    16.436    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.560 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.606    17.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.623    34.383    
                         clock uncertainty           -0.035    34.348    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    34.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.959ns (20.402%)  route 7.643ns (79.598%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDPE (Prop_fdpe_C_Q)         0.456     8.020 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.582     9.602    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[2]
    SLICE_X96Y89         LUT3 (Prop_lut3_I2_O)        0.146     9.748 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=10, routed)          1.574    11.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I4_O)        0.328    11.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3/O
                         net (fo=1, routed)           0.659    12.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.434 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3/O
                         net (fo=1, routed)           0.000    12.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.967 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3/CO[3]
                         net (fo=2, routed)           2.069    15.035    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/eqOp3_out
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.124    15.159 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3/O
                         net (fo=1, routed)           0.636    15.795    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.919 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.517    16.436    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.560 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.606    17.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.623    34.383    
                         clock uncertainty           -0.035    34.348    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    34.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             16.977ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.602ns  (logic 1.959ns (20.402%)  route 7.643ns (79.598%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.841ns = ( 33.761 - 26.920 ) 
    Source Clock Delay      (SCD):    7.564ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.888     7.564    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X105Y97        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDPE (Prop_fdpe_C_Q)         0.456     8.020 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[2]/Q
                         net (fo=5, routed)           1.582     9.602    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[2]
    SLICE_X96Y89         LUT3 (Prop_lut3_I2_O)        0.146     9.748 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3/O
                         net (fo=10, routed)          1.574    11.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__3_n_0
    SLICE_X96Y87         LUT6 (Prop_lut6_I4_O)        0.328    11.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3/O
                         net (fo=1, routed)           0.659    12.310    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__3_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.434 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3/O
                         net (fo=1, routed)           0.000    12.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_9__3_n_0
    SLICE_X96Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.967 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__3/CO[3]
                         net (fo=2, routed)           2.069    15.035    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/eqOp3_out
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.124    15.159 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3/O
                         net (fo=1, routed)           0.636    15.795    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_12__3_n_0
    SLICE_X109Y101       LUT6 (Prop_lut6_I2_O)        0.124    15.919 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3/O
                         net (fo=1, routed)           0.517    16.436    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_4__3_n_0
    SLICE_X108Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.560 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate[3]_i_1__3/O
                         net (fo=4, routed)           0.606    17.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.763    33.761    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y98        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.623    34.383    
                         clock uncertainty           -0.035    34.348    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    34.143    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 16.977    

Slack (MET) :             17.521ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.810ns (19.819%)  route 7.323ns (80.181%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 33.752 - 26.920 ) 
    Source Clock Delay      (SCD):    7.492ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.492    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDPE (Prop_fdpe_C_Q)         0.456     7.948 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          2.394    10.342    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y79        LUT3 (Prop_lut3_I0_O)        0.152    10.494 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.174    11.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X106Y76        LUT6 (Prop_lut6_I4_O)        0.326    11.994 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_16__2/O
                         net (fo=1, routed)           1.020    13.015    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_16__2_n_0
    SLICE_X108Y77        LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__2/O
                         net (fo=1, routed)           0.000    13.139    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__2_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.519 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           0.773    14.292    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y79        LUT6 (Prop_lut6_I1_O)        0.124    14.416 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.685    15.100    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I2_O)        0.124    15.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.302    15.527    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124    15.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.974    16.625    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X113Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    33.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism              0.635    34.386    
                         clock uncertainty           -0.035    34.351    
    SLICE_X113Y82        FDCE (Setup_fdce_C_CE)      -0.205    34.146    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         34.146    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                 17.521    

Slack (MET) :             17.718ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.003ns (22.315%)  route 6.973ns (77.685%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.900ns = ( 33.820 - 26.920 ) 
    Source Clock Delay      (SCD):    7.559ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.883     7.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X98Y83         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDPE (Prop_fdpe_C_Q)         0.518     8.077 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[3]/Q
                         net (fo=17, routed)          1.339     9.416    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr[3]
    SLICE_X97Y82         LUT3 (Prop_lut3_I1_O)        0.150     9.566 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0/O
                         net (fo=10, routed)          1.022    10.589    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__0_n_0
    SLICE_X96Y81         LUT6 (Prop_lut6_I4_O)        0.326    10.915 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0/O
                         net (fo=1, routed)           0.827    11.741    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_23__0_n_0
    SLICE_X98Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0/O
                         net (fo=1, routed)           0.000    11.865    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__0_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.378 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__0/CO[3]
                         net (fo=2, routed)           0.913    13.291    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X98Y80         LUT6 (Prop_lut6_I1_O)        0.124    13.415 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0/O
                         net (fo=1, routed)           1.004    14.419    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_12__0_n_0
    SLICE_X104Y80        LUT6 (Prop_lut6_I2_O)        0.124    14.543 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.935    15.478    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X101Y81        LUT6 (Prop_lut6_I5_O)        0.124    15.602 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.934    16.535    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X98Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.822    33.820    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X98Y85         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]/C
                         clock pessimism              0.638    34.457    
                         clock uncertainty           -0.035    34.422    
    SLICE_X98Y85         FDCE (Setup_fdce_C_CE)      -0.169    34.253    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         34.253    
                         arrival time                         -16.535    
  -------------------------------------------------------------------
                         slack                                 17.718    

Slack (MET) :             17.746ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 1.810ns (20.238%)  route 7.133ns (79.762%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.832ns = ( 33.752 - 26.920 ) 
    Source Clock Delay      (SCD):    7.492ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816     7.492    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y84        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDPE (Prop_fdpe_C_Q)         0.456     7.948 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr_reg[0]/Q
                         net (fo=17, routed)          2.394    10.342    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/GenCntr[0]
    SLICE_X107Y79        LUT3 (Prop_lut3_I0_O)        0.152    10.494 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2/O
                         net (fo=10, routed)          1.174    11.668    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_12__2_n_0
    SLICE_X106Y76        LUT6 (Prop_lut6_I4_O)        0.326    11.994 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_16__2/O
                         net (fo=1, routed)           1.020    13.015    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_16__2_n_0
    SLICE_X108Y77        LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__2/O
                         net (fo=1, routed)           0.000    13.139    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_8__2_n_0
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.519 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_6__2/CO[3]
                         net (fo=2, routed)           0.773    14.292    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X110Y79        LUT6 (Prop_lut6_I1_O)        0.124    14.416 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2/O
                         net (fo=1, routed)           0.685    15.100    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_12__2_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I2_O)        0.124    15.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.302    15.527    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124    15.651 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.785    16.436    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X112Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.754    33.752    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y82        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/C
                         clock pessimism              0.635    34.386    
                         clock uncertainty           -0.035    34.351    
    SLICE_X112Y82        FDCE (Setup_fdce_C_CE)      -0.169    34.182    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         34.182    
                         arrival time                         -16.436    
  -------------------------------------------------------------------
                         slack                                 17.746    

Slack (MET) :             17.766ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.047ns (22.972%)  route 6.864ns (77.028%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.904ns = ( 33.824 - 26.920 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X93Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.828     9.850    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[1]
    SLICE_X97Y92         LUT2 (Prop_lut2_I0_O)        0.152    10.002 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[0]_i_1__3/O
                         net (fo=2, routed)           0.843    10.844    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[0]
    SLICE_X96Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.170 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3/O
                         net (fo=1, routed)           0.000    11.170    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.683 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.127    13.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X108Y100       LUT4 (Prop_lut4_I0_O)        0.148    13.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.839    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.328    15.125 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.452    15.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          0.775    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.826    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]/C
                         clock pessimism              0.623    34.446    
                         clock uncertainty           -0.035    34.411    
    SLICE_X102Y98        FDPE (Setup_fdpe_C_CE)      -0.169    34.242    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[0]
  -------------------------------------------------------------------
                         required time                         34.242    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 17.766    

Slack (MET) :             17.766ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.047ns (22.972%)  route 6.864ns (77.028%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.904ns = ( 33.824 - 26.920 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X93Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.828     9.850    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[1]
    SLICE_X97Y92         LUT2 (Prop_lut2_I0_O)        0.152    10.002 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[0]_i_1__3/O
                         net (fo=2, routed)           0.843    10.844    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[0]
    SLICE_X96Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.170 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3/O
                         net (fo=1, routed)           0.000    11.170    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.683 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.127    13.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X108Y100       LUT4 (Prop_lut4_I0_O)        0.148    13.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.839    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.328    15.125 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.452    15.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          0.775    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.826    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]/C
                         clock pessimism              0.623    34.446    
                         clock uncertainty           -0.035    34.411    
    SLICE_X102Y98        FDPE (Setup_fdpe_C_CE)      -0.169    34.242    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[10]
  -------------------------------------------------------------------
                         required time                         34.242    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 17.766    

Slack (MET) :             17.766ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.047ns (22.972%)  route 6.864ns (77.028%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.904ns = ( 33.824 - 26.920 ) 
    Source Clock Delay      (SCD):    7.565ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X93Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDCE (Prop_fdce_C_Q)         0.456     8.021 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_DATA_reg[1]/Q
                         net (fo=8, routed)           1.828     9.850    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Q[1]
    SLICE_X97Y92         LUT2 (Prop_lut2_I0_O)        0.152    10.002 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/edge_init[0]_i_1__3/O
                         net (fo=2, routed)           0.843    10.844    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/D[0]
    SLICE_X96Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.170 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3/O
                         net (fo=1, routed)           0.000    11.170    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_19__3_n_0
    SLICE_X96Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.683 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[15]_i_11__3/CO[3]
                         net (fo=10, routed)          2.127    13.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/neqOp
    SLICE_X108Y100       LUT4 (Prop_lut4_I0_O)        0.148    13.958 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3/O
                         net (fo=2, routed)           0.839    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/retrycntr[15]_i_5__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I5_O)        0.328    15.125 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3/O
                         net (fo=1, routed)           0.452    15.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_3__3_n_0
    SLICE_X104Y100       LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount[10]_i_1__3/O
                         net (fo=11, routed)          0.775    16.476    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_2
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.826    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y98        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]/C
                         clock pessimism              0.623    34.446    
                         clock uncertainty           -0.035    34.411    
    SLICE_X102Y98        FDPE (Setup_fdpe_C_CE)      -0.169    34.242    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/Maxcount_reg[6]
  -------------------------------------------------------------------
                         required time                         34.242    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                 17.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.551%)  route 0.251ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X90Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.164     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[21]/Q
                         net (fo=1, routed)           0.251     2.731    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X4Y17         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     2.383    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.679    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.544%)  route 0.232ns (64.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.281     2.318    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X91Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDCE (Prop_fdce_C_Q)         0.128     2.446 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[24]/Q
                         net (fo=1, routed)           0.232     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.362     3.227    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     2.378    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     2.620    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.328%)  route 0.295ns (67.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X95Y74         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[26]/Q
                         net (fo=1, routed)           0.295     2.749    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[3]
    RAMB36_X5Y14         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.352     3.217    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y14         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.375    
    RAMB36_X5Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.671    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.168%)  route 0.270ns (67.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X93Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDCE (Prop_fdce_C_Q)         0.128     2.445 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.270     2.715    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.362     3.227    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.843     2.385    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.242     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.173%)  route 0.302ns (64.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X90Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.164     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[31]/Q
                         net (fo=1, routed)           0.302     2.782    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y17         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y17         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     2.383    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.679    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.122%)  route 0.273ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/fmc_imageon_vclk_l
    SLICE_X90Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.148     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[33]/Q
                         net (fo=1, routed)           0.273     2.738    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.362     3.227    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y16         RAMB36E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     2.378    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     2.621    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.520    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_54[7]
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.323     3.188    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.865     2.323    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.078     2.401    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.141     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.520    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0]_54[6]
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.323     3.188    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]/C
                         clock pessimism             -0.865     2.323    
    SLICE_X91Y87         FDRE (Hold_fdre_C_D)         0.076     2.399    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_l
    SLICE_X99Y77         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141     2.457 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_int_reg[17]/Q
                         net (fo=5, routed)           0.068     2.525    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/DATA_IN[7]
    SLICE_X98Y77         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     3.178    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/fmc_imageon_vclk_l
    SLICE_X98Y77         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[17]/C
                         clock pessimism             -0.849     2.329    
    SLICE_X98Y77         FDRE (Hold_fdre_C_D)         0.075     2.404    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.281     2.318    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y69         FDCE (Prop_fdce_C_Q)         0.141     2.459 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.515    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X99Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.181    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X99Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.863     2.318    
    SLICE_X99Y69         FDCE (Hold_fdce_C_D)         0.075     2.393    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_div4_l_n_0_1
Waveform(ns):       { 0.000 13.460 }
Period(ns):         26.920
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y17   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y16   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y14   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y13   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X4Y12   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y13   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.920      24.344     RAMB36_X5Y12   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X5Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.920      24.344     RAMB18_X4Y28   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][24]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][25]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][26]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][27]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][28]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][29]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][30]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y80  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][31]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X86Y91   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y83  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X94Y78   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y77  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y77  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y77  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.460      12.480     SLICE_X100Y77  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc2_vita_ser_clk
  To Clock:  fmc2_vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc2_vita_ser_clk
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_L_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y98  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.032ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.653ns (17.258%)  route 3.131ns (82.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y89         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           3.131     7.060    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[8]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  9.032    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.653ns (17.598%)  route 3.058ns (82.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           3.058     6.987    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[2]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.161ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.653ns (17.864%)  route 3.002ns (82.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           3.002     6.932    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[7]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  9.161    

Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.653ns (18.053%)  route 2.964ns (81.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.964     6.894    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  9.199    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.653ns (18.281%)  route 2.919ns (81.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.919     6.849    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[0]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.653ns (18.432%)  route 2.890ns (81.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.890     6.819    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[4]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  9.273    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.653ns (19.672%)  route 2.666ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 16.574 - 13.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.666     6.599    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[1]
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.857    16.574    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.781    
                         clock uncertainty           -0.035    16.746    
    RAMB18_X4Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.009    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.653ns (19.841%)  route 2.638ns (80.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 16.574 - 13.460 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816     3.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y98         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.933 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.638     6.571    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.857    16.574    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.781    
                         clock uncertainty           -0.035    16.746    
    RAMB18_X4Y28         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.009    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.653ns (19.365%)  route 2.719ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.719     6.649    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[6]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.653ns (19.632%)  route 2.673ns (80.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813     3.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    ILOGIC_X1Y90         ISERDESE2                                    r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.930 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           2.673     6.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/ISERDES_DATAOUT[5]
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    16.093    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  9.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/ISERDES_BITSLIP_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.076     1.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/IODELAY_CE_reg
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.338     1.091    
    SLICE_X113Y97        FDCE (Hold_fdce_C_D)         0.075     1.166    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_CE_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.075     1.158    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.256     1.083    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDCE (Prop_fdce_C_Q)         0.141     1.224 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/Q
                         net (fo=1, routed)           0.056     1.280    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/IODELAY_INC_reg
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.291     1.418    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]/C
                         clock pessimism             -0.336     1.083    
    SLICE_X113Y81        FDCE (Hold_fdce_C_D)         0.071     1.154    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_INC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.088     1.320    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/p_1_in
    SLICE_X112Y97        LUT4 (Prop_lut4_I3_O)        0.045     1.365 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.365    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[0]_i_1__1_n_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]/C
                         clock pessimism             -0.325     1.104    
    SLICE_X112Y97        FDCE (Hold_fdce_C_D)         0.121     1.225    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.264     1.091    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDCE (Prop_fdce_C_Q)         0.141     1.232 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.090     1.322    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/p_1_in
    SLICE_X112Y97        LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.367    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[1]_i_1__1_n_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/C
                         clock pessimism             -0.325     1.104    
    SLICE_X112Y97        FDCE (Hold_fdce_C_D)         0.120     1.224    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.230 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/Q
                         net (fo=1, routed)           0.099     1.329    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/IODELAY_CE
    SLICE_X113Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.426    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X113Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
                         clock pessimism             -0.322     1.105    
    SLICE_X113Y92        FDCE (Hold_fdce_C_D)         0.070     1.175    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.090    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X111Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDCE (Prop_fdce_C_Q)         0.141     1.231 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.102     1.333    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg_n_0_[0]
    SLICE_X113Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.322     1.106    
    SLICE_X113Y96        FDCE (Hold_fdce_C_D)         0.071     1.177    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X95Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDCE (Prop_fdce_C_Q)         0.141     1.255 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FSM_sequential_syncstate_reg[0]/Q
                         net (fo=10, routed)          0.121     1.376    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/syncstate[0]
    SLICE_X94Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.421 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_i_1__3/O
                         net (fo=1, routed)           0.000     1.421    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_i_1__3_n_0
    SLICE_X94Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.325     1.452    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X94Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
                         clock pessimism             -0.326     1.127    
    SLICE_X94Y89         FDCE (Hold_fdce_C_D)         0.120     1.247    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.141     1.257 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.132     1.389    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg_n_0_[0]
    SLICE_X94Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.326     1.453    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X94Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.301     1.153    
    SLICE_X94Y90         FDCE (Hold_fdce_C_D)         0.060     1.213    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0_1
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y36   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y28   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y32   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X3Y32   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y92   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y88   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y98   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y84   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y90   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Slow    FDPE/C          n/a            0.500         8.076       7.576      SLICE_X86Y85   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X113Y92  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X111Y91  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X111Y90  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X108Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X106Y90  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X108Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X111Y90  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X108Y85  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X110Y93  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X110Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X110Y88  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X100Y87  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X95Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
High Pulse Width  Fast    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X95Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X95Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X95Y87   fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.650ns  (logic 0.518ns (31.391%)  route 1.132ns (68.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnx52ki/Q
                         net (fo=1, routed)           1.132     1.650    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[15]
    SLICE_X53Y60         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsibqcmb4jgbuf4ira14fdgx2ki5rizw55rja
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.680ns  (logic 0.456ns (27.148%)  route 1.224ns (72.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y12                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/C
    SLICE_X74Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/Q
                         net (fo=1, routed)           1.224     1.680    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[8]
    SLICE_X62Y15         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)       -0.013     6.717    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.412%)  route 1.149ns (71.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/C
    SLICE_X74Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgn5yui/Q
                         net (fo=1, routed)           1.149     1.605    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[1]
    SLICE_X53Y17         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizx5csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.606ns  (logic 0.518ns (32.253%)  route 1.088ns (67.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/C
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoh52ki/Q
                         net (fo=1, routed)           1.088     1.606    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[25]
    SLICE_X52Y17         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)       -0.043     6.687    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizy55rja
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.497ns  (logic 0.518ns (34.606%)  route 0.979ns (65.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/C
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgrpyui/Q
                         net (fo=1, routed)           0.979     1.497    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[8]
    SLICE_X49Y65         FDRE                                         r  fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_cfa_1/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5ri0f5csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.449ns  (logic 0.518ns (35.755%)  route 0.931ns (64.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42                                      0.000     0.000 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/C
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsaso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnwx2ki/Q
                         net (fo=1, routed)           0.931     1.449    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[10]
    SLICE_X59Y42         FDRE                                         r  fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X59Y42         FDRE (Setup_fdre_C_D)       -0.093     6.637    fmc_imageon_gs_i/v_cfa_0/U0/obsfksamio5arvgrfb/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsabqcmb4jgbuf4ira14fdgx2ki5rizw05rja
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgppyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5riz35csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.490ns  (logic 0.456ns (30.602%)  route 1.034ns (69.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y8                                       0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgppyui/C
    SLICE_X71Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgppyui/Q
                         net (fo=1, routed)           1.034     1.490    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[4]
    SLICE_X55Y18         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5riz35csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5riz35csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoih2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizza5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.487ns  (logic 0.518ns (34.829%)  route 0.969ns (65.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y10                                      0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoih2ki/C
    SLICE_X66Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgoih2ki/Q
                         net (fo=1, routed)           0.969     1.487    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[26]
    SLICE_X53Y17         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizza5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)       -0.043     6.687    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsnbqcmb4jgbuf4ira14fdgx2ki5rizza5rja
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.470ns  (logic 0.456ns (31.013%)  route 1.014ns (68.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2                                       0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/C
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgnyp2ki/Q
                         net (fo=1, routed)           1.014     1.470    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[17]
    SLICE_X57Y13         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X57Y13         FDRE (Setup_fdre_C_D)       -0.043     6.687    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5rizxb5rja
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.454ns  (logic 0.456ns (31.354%)  route 0.998ns (68.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y8                                       0.000     0.000 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/C
    SLICE_X71Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgo5yui/Q
                         net (fo=1, routed)           0.998     1.454    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsiedpygajqa[3]
    SLICE_X57Y13         FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X57Y13         FDRE (Setup_fdre_C_D)       -0.047     6.683    fmc_imageon_gs_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsnso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wa/obsfbqcmb4jgbuf4ira14fdgx2ki5riz15csa
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  5.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           67  Failing Endpoints,  Worst Slack       -4.265ns,  Total Violation     -242.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.265ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.457%)  route 3.031ns (78.543%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.174  4965.463    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRA0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.587 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA_D1/O
                         net (fo=1, routed)           0.000  4965.587    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[1]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.077  4961.321    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtp4fea
  -------------------------------------------------------------------
                         required time                       4961.321    
                         arrival time                       -4965.587    
  -------------------------------------------------------------------
                         slack                                 -4.265    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.481%)  route 3.027ns (78.519%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.170  4965.459    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRC0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.583 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC_D1/O
                         net (fo=1, routed)           0.000  4965.583    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[5]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.079  4961.323    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt54fea
  -------------------------------------------------------------------
                         required time                       4961.324    
                         arrival time                       -4965.583    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.512%)  route 3.021ns (78.488%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.164  4965.453    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRB0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.577 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB_D1/O
                         net (fo=1, routed)           0.000  4965.577    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[3]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.081  4961.325    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtx4fea
  -------------------------------------------------------------------
                         required time                       4961.325    
                         arrival time                       -4965.577    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -4.250ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.885ns  (logic 0.854ns (21.982%)  route 3.031ns (78.018%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.174  4965.463    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRA0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150  4965.613 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/O
                         net (fo=1, routed)           0.000  4965.613    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[0]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.118  4961.362    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtl4fea
  -------------------------------------------------------------------
                         required time                       4961.362    
                         arrival time                       -4965.613    
  -------------------------------------------------------------------
                         slack                                 -4.250    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.884ns  (logic 0.857ns (22.067%)  route 3.027ns (77.933%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.170  4965.459    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRC0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153  4965.612 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMC/O
                         net (fo=1, routed)           0.000  4965.612    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[4]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.118  4961.362    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crt14fea
  -------------------------------------------------------------------
                         required time                       4961.362    
                         arrival time                       -4965.611    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.242ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.877ns  (logic 0.856ns (22.079%)  route 3.021ns (77.921%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.164  4965.453    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/ADDRB0
    SLICE_X58Y4          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152  4965.605 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMB/O
                         net (fo=1, routed)           0.000  4965.605    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[2]
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y4          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)        0.118  4961.362    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtt4fea
  -------------------------------------------------------------------
                         required time                       4961.362    
                         arrival time                       -4965.604    
  -------------------------------------------------------------------
                         slack                                 -4.242    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.827ns  (logic 0.828ns (21.637%)  route 2.999ns (78.363%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.142  4965.431    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRC0
    SLICE_X58Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.555 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMC_D1/O
                         net (fo=1, routed)           0.000  4965.555    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[17]
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y5          FDRE (Setup_fdre_C_D)        0.079  4961.323    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtod5csa
  -------------------------------------------------------------------
                         required time                       4961.324    
                         arrival time                       -4965.555    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.221ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.856ns  (logic 0.857ns (22.227%)  route 2.999ns (77.773%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.142  4965.431    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRC0
    SLICE_X58Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153  4965.584 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMC/O
                         net (fo=1, routed)           0.000  4965.584    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[16]
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y5          FDRE (Setup_fdre_C_D)        0.118  4961.362    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtob5csa
  -------------------------------------------------------------------
                         required time                       4961.362    
                         arrival time                       -4965.583    
  -------------------------------------------------------------------
                         slack                                 -4.221    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.710ns  (logic 0.828ns (22.319%)  route 2.882ns (77.681%))
  Logic Levels:           3  (LUT3=2 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.975  4964.165    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.124  4964.289 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          1.025  4965.314    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRA0
    SLICE_X58Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124  4965.438 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMA_D1/O
                         net (fo=1, routed)           0.000  4965.438    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[13]
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y5          FDRE (Setup_fdre_C_D)        0.077  4961.321    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn15csa
  -------------------------------------------------------------------
                         required time                       4961.321    
                         arrival time                       -4965.438    
  -------------------------------------------------------------------
                         slack                                 -4.116    

Slack (VIOLATED) :        -4.110ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (clk_fpga_1 rise@4960.010ns - clk_fpga_0 rise@4960.000ns)
  Data Path Delay:        3.708ns  (logic 0.828ns (22.332%)  route 2.880ns (77.668%))
  Logic Levels:           3  (LUT3=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 4961.564 - 4960.010 ) 
    Source Clock Delay      (SCD):    1.728ns = ( 4961.728 - 4960.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4960.000  4960.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000  4960.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.728  4961.728    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456  4962.184 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.882  4963.066    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.124  4963.190 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.961  4964.151    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT5 (Prop_lut5_I2_O)        0.124  4964.275 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          1.037  4965.313    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/ADDRB2
    SLICE_X58Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124  4965.437 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsfvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzw25g2b/RAMB_D1/O
                         net (fo=1, routed)           0.000  4965.437    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnh5tt2oked[15]
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   4960.010  4960.010 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4960.010 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.554  4961.564    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsaaarmk
    SLICE_X58Y5          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa/C
                         clock pessimism              0.000  4961.564    
                         clock uncertainty           -0.320  4961.244    
    SLICE_X58Y5          FDRE (Setup_fdre_C_D)        0.081  4961.325    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2x4egu5zab5eiqn5crtn55csa
  -------------------------------------------------------------------
                         required time                       4961.325    
                         arrival time                       -4965.436    
  -------------------------------------------------------------------
                         slack                                 -4.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.728%)  route 0.594ns (68.272%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.348     1.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.164     1.280    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.325 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5cbvh4epte/O
                         net (fo=1, routed)           0.082     1.407    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5cbvh4eptt2n5gc
    SLICE_X57Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.452 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfcdb3gy5cbvh4eptd/O
                         net (fo=1, routed)           0.000     1.452    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfcdb3gy5cbvh4eptp2n5gc
    SLICE_X57Y6          FDSE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.852     0.852    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X57Y6          FDSE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.320     1.172    
    SLICE_X57Y6          FDSE (Hold_fdse_C_D)         0.092     1.264    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsacdb3gy5cbvh4irag
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.231ns (23.868%)  route 0.737ns (76.132%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.348     1.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.389     1.504    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.549 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd245ptd/O
                         net (fo=19, routed)          0.000     1.549    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsnaayncb[0]
    SLICE_X58Y8          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.851     0.851    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X58Y8          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.320     1.171    
    SLICE_X58Y8          FDRE (Hold_fdre_C_D)         0.121     1.292    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsniraah4hu0h2igu5zcedpyum05rja
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedpyum25rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.231ns (23.575%)  route 0.749ns (76.425%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.348     1.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.401     1.516    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X58Y8          LUT5 (Prop_lut5_I2_O)        0.045     1.561 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd225ptd/O
                         net (fo=19, routed)          0.000     1.561    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsnaayncb[2]
    SLICE_X58Y8          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedpyum25rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.851     0.851    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X58Y8          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedpyum25rja/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.320     1.171    
    SLICE_X58Y8          FDRE (Hold_fdre_C_D)         0.121     1.292    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu5zcedpyum25rja
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.231ns (23.957%)  route 0.733ns (76.043%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.348     1.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.385     1.501    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X57Y6          LUT4 (Prop_lut4_I2_O)        0.045     1.546 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4p5rd235ptd/O
                         net (fo=19, routed)          0.000     1.546    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsnaayncb[1]
    SLICE_X57Y6          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.852     0.852    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X57Y6          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.320     1.172    
    SLICE_X57Y6          FDRE (Hold_fdre_C_D)         0.092     1.264    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsiiraah4hu0h2igu5zcedpyum15rja
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.231ns (23.483%)  route 0.753ns (76.517%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.348     1.071    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.116 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready_INST_0/O
                         net (fo=6, routed)           0.405     1.520    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsagpqboijpsuqdcdxzgrcaani
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.565 r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfiraah4hu0h2igu52kgo5yur4eptd/O
                         net (fo=1, routed)           0.000     1.565    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfh5tl2igwxyqn
    SLICE_X56Y7          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.851     0.851    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsaaarmk
    SLICE_X56Y7          FDRE                                         r  fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.320     1.171    
    SLICE_X56Y7          FDRE (Hold_fdre_C_D)         0.092     1.263    fmc_imageon_gs_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsairaah4hu0h2igu5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.231ns (20.370%)  route 0.903ns (79.630%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.317     1.040    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.256     1.340    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.385 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.330     1.716    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    RAMB36_X3Y1          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.891     0.891    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y1          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.891    
                         clock uncertainty            0.320     1.211    
    RAMB36_X3Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     1.300    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.235ns (20.950%)  route 0.887ns (79.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.317     1.040    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.570     1.654    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.049     1.703 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     1.703    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X56Y8          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.851     0.851    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y8          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.320     1.171    
    SLICE_X56Y8          FDPE (Hold_fdpe_C_D)         0.100     1.271    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.231ns (20.010%)  route 0.923ns (79.990%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.317     1.040    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.256     1.340    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.385 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.351     1.736    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    RAMB36_X3Y2          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.887     0.887    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y2          RAMB36E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.887    
                         clock uncertainty            0.320     1.207    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.303    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.235ns (20.950%)  route 0.887ns (79.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.317     1.040    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.570     1.654    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X56Y8          LUT5 (Prop_lut5_I3_O)        0.049     1.703 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     1.703    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X56Y8          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.851     0.851    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X56Y8          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.320     1.171    
    SLICE_X56Y8          FDPE (Hold_fdpe_C_D)         0.099     1.270    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.231ns (19.679%)  route 0.943ns (80.321%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.636ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.582     0.582    fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/slowest_sync_clk
    SLICE_X57Y8          FDRE                                         r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  fmc_imageon_gs_i/rst_processing_system7_0_76M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          0.317     1.040    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.085 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_2/O
                         net (fo=2, routed)           0.256     1.340    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X56Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.385 r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=42, routed)          0.370     1.755    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_full_fb_i_reg
    RAMB18_X3Y0          RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.892     0.892    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y0          RAMB18E1                                     r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.892    
                         clock uncertainty            0.320     1.212    
    RAMB18_X3Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.308    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc1_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.419ns (32.615%)  route 0.866ns (67.385%))
  Logic Levels:           0  
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 11.657 - 6.730 ) 
    Source Clock Delay      (SCD):    7.693ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.966     7.693    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X73Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDCE (Prop_fdce_C_Q)         0.419     8.112 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.866     8.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X71Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.549    11.657    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    11.929    
                         clock uncertainty           -0.035    11.894    
    SLICE_X71Y34         FDCE (Setup_fdce_C_D)       -0.267    11.627    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.478ns (33.382%)  route 0.954ns (66.618%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.478     8.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.954     9.048    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X99Y10         FDCE (Setup_fdce_C_D)       -0.264    11.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.518ns (32.619%)  route 1.070ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.518     8.134 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.070     9.204    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X101Y10        FDCE (Setup_fdce_C_D)       -0.095    11.870    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.518ns (31.759%)  route 1.113ns (68.241%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.518     8.134 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.113     9.247    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X100Y9         FDCE (Setup_fdce_C_D)       -0.045    11.920    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.518ns (32.802%)  route 1.061ns (67.198%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.518     8.134 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.061     9.195    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X99Y10         FDCE (Setup_fdce_C_D)       -0.095    11.870    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.518ns (32.885%)  route 1.057ns (67.115%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.518     8.134 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.057     9.191    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X99Y10         FDCE (Setup_fdce_C_D)       -0.092    11.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.478ns (34.655%)  route 0.901ns (65.345%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.478     8.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.901     8.996    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X99Y10         FDCE (Setup_fdce_C_D)       -0.265    11.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.478ns (34.983%)  route 0.888ns (65.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.478     8.094 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.888     8.983    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X101Y10        FDCE (Setup_fdce_C_D)       -0.270    11.695    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.518ns (32.640%)  route 1.069ns (67.360%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    7.616ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889     7.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.518     8.134 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.069     9.203    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.620    11.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    12.000    
                         clock uncertainty           -0.035    11.965    
    SLICE_X100Y9         FDCE (Setup_fdce_C_D)       -0.047    11.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.799%)  route 0.934ns (67.201%))
  Logic Levels:           0  
  Clock Path Skew:        -2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDCE (Prop_fdce_C_Q)         0.456     8.146 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.934     9.080    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.550    11.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    11.930    
                         clock uncertainty           -0.035    11.895    
    SLICE_X72Y34         FDCE (Setup_fdce_C_D)       -0.093    11.802    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.557%)  route 0.180ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.392    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDCE (Prop_fdce_C_Q)         0.128     2.520 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.180     2.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     1.968    
    SLICE_X72Y34         FDCE (Hold_fdce_C_D)        -0.006     1.962    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.244%)  route 0.248ns (63.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.392    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDCE (Prop_fdce_C_Q)         0.141     2.533 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.248     2.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.388     1.968    
    SLICE_X72Y34         FDCE (Hold_fdce_C_D)         0.046     2.014    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.762%)  route 0.304ns (67.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.304     2.817    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.879     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.388     2.000    
    SLICE_X101Y10        FDCE (Hold_fdce_C_D)        -0.006     1.994    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.148ns (31.203%)  route 0.326ns (68.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.326     2.840    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.879     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.000    
    SLICE_X101Y10        FDCE (Hold_fdce_C_D)        -0.007     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.148ns (28.904%)  route 0.364ns (71.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.364     2.878    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.880     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     2.001    
    SLICE_X100Y9         FDCE (Hold_fdce_C_D)         0.023     2.024    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.148ns (30.682%)  route 0.334ns (69.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.334     2.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.879     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     2.000    
    SLICE_X101Y10        FDCE (Hold_fdce_C_D)        -0.007     1.993    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.520%)  route 0.337ns (69.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y10         FDCE (Prop_fdce_C_Q)         0.148     2.514 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.337     2.851    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.879     2.387    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     2.000    
    SLICE_X99Y10         FDCE (Hold_fdce_C_D)        -0.006     1.994    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.235%)  route 0.341ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.313     2.392    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDCE (Prop_fdce_C_Q)         0.141     2.533 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.341     2.874    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     1.968    
    SLICE_X72Y34         FDCE (Hold_fdce_C_D)         0.047     2.015    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.771%)  route 0.406ns (71.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.164     2.530 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.406     2.936    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.880     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     2.001    
    SLICE_X100Y9         FDCE (Hold_fdce_C_D)         0.075     2.076    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc1_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.446%)  route 0.413ns (71.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.366    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y10        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y10        FDCE (Prop_fdce_C_Q)         0.164     2.530 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.413     2.942    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.880     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y9         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.388     2.001    
    SLICE_X100Y9         FDCE (Hold_fdce_C_D)         0.076     2.077    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
From Clock:  fmc1_vita_clk
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        6.301ns  (logic 0.419ns (6.650%)  route 5.882ns (93.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 33.949 - 26.920 ) 
    Source Clock Delay      (SCD):    5.374ns = ( 25.564 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.724    25.564    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y34         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y34         FDCE (Prop_fdce_C_Q)         0.419    25.983 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.882    31.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.901    33.949    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.272    34.221    
                         clock uncertainty           -0.035    34.185    
    SLICE_X72Y33         FDCE (Setup_fdce_C_D)       -0.268    33.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.917    
                         arrival time                         -31.865    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        6.080ns  (logic 0.518ns (8.519%)  route 5.562ns (91.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.518    26.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           5.562    31.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X88Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X88Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.272    34.218    
                         clock uncertainty           -0.035    34.182    
    SLICE_X88Y12         FDCE (Setup_fdce_C_D)       -0.095    34.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         34.087    
                         arrival time                         -31.715    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        6.045ns  (logic 0.518ns (8.568%)  route 5.527ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 33.948 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.518    26.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           5.527    31.680    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X89Y9          FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.900    33.948    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y9          FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.272    34.220    
                         clock uncertainty           -0.035    34.184    
    SLICE_X89Y9          FDCE (Setup_fdce_C_D)       -0.095    34.089    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.089    
                         arrival time                         -31.680    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.866ns  (logic 0.419ns (7.143%)  route 5.447ns (92.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 33.949 - 26.920 ) 
    Source Clock Delay      (SCD):    5.376ns = ( 25.566 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.726    25.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDCE (Prop_fdce_C_Q)         0.419    25.985 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.447    31.432    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.901    33.949    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.272    34.221    
                         clock uncertainty           -0.035    34.185    
    SLICE_X72Y33         FDCE (Setup_fdce_C_D)       -0.268    33.917    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.917    
                         arrival time                         -31.432    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.790ns  (logic 0.518ns (8.946%)  route 5.272ns (91.054%))
  Logic Levels:           0  
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns = ( 33.872 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.518    26.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           5.272    31.425    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.824    33.872    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.272    34.144    
                         clock uncertainty           -0.035    34.108    
    SLICE_X90Y11         FDCE (Setup_fdce_C_D)       -0.045    34.063    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         34.063    
                         arrival time                         -31.425    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.772ns  (logic 0.456ns (7.901%)  route 5.316ns (92.099%))
  Logic Levels:           0  
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.029ns = ( 33.949 - 26.920 ) 
    Source Clock Delay      (SCD):    5.376ns = ( 25.566 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.726    25.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDCE (Prop_fdce_C_Q)         0.456    26.022 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           5.316    31.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.901    33.949    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.272    34.221    
                         clock uncertainty           -0.035    34.185    
    SLICE_X72Y33         FDCE (Setup_fdce_C_D)       -0.095    34.090    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.090    
                         arrival time                         -31.337    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.240ns  (logic 0.518ns (9.885%)  route 4.722ns (90.115%))
  Logic Levels:           0  
  Clock Path Skew:        1.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns = ( 33.873 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.518    26.153 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           4.722    30.875    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.825    33.873    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.272    34.145    
                         clock uncertainty           -0.035    34.109    
    SLICE_X91Y10         FDCE (Setup_fdce_C_D)       -0.095    34.014    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         34.014    
                         arrival time                         -30.875    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.372ns  (logic 0.456ns (8.489%)  route 4.916ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.026ns = ( 33.946 - 26.920 ) 
    Source Clock Delay      (SCD):    5.376ns = ( 25.566 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.726    25.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDCE (Prop_fdce_C_Q)         0.456    26.022 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           4.916    30.937    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.898    33.946    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.272    34.218    
                         clock uncertainty           -0.035    34.182    
    SLICE_X72Y31         FDCE (Setup_fdce_C_D)       -0.095    34.087    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.087    
                         arrival time                         -30.937    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        5.114ns  (logic 0.478ns (9.347%)  route 4.636ns (90.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 33.948 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.478    26.113 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           4.636    30.748    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X88Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.900    33.948    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X88Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.272    34.220    
                         clock uncertainty           -0.035    34.184    
    SLICE_X88Y10         FDCE (Setup_fdce_C_D)       -0.272    33.912    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.912    
                         arrival time                         -30.748    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0 rise@26.920ns - fmc1_vita_clk rise@20.190ns)
  Data Path Delay:        4.791ns  (logic 0.478ns (9.977%)  route 4.313ns (90.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.952ns = ( 33.872 - 26.920 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.635 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                     20.190    20.190 r  
    Y18                                               0.000    20.190 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344    21.534 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.739    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.840 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.795    25.635    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.478    26.113 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           4.313    30.426    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.824    33.872    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.272    34.144    
                         clock uncertainty           -0.035    34.108    
    SLICE_X90Y11         FDCE (Setup_fdce_C_D)       -0.217    33.891    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         33.891    
                         arrival time                         -30.426    
  -------------------------------------------------------------------
                         slack                                  3.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.148ns (8.789%)  route 1.536ns (91.211%))
  Logic Levels:           0  
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.608     1.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.148     1.876 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.536     3.412    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.388     2.842    
    SLICE_X91Y10         FDCE (Hold_fdce_C_D)        -0.006     2.836    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.128ns (7.446%)  route 1.591ns (92.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.607     1.727    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y14         FDCE (Prop_fdce_C_Q)         0.128     1.855 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.591     3.446    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.347     3.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.388     2.864    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)        -0.006     2.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.141ns (7.895%)  route 1.645ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.607     1.727    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y14         FDCE (Prop_fdce_C_Q)         0.141     1.868 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.645     3.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.347     3.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.388     2.864    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.047     2.911    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.128ns (7.303%)  route 1.625ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.607     1.727    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y14         FDCE (Prop_fdce_C_Q)         0.128     1.855 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.625     3.480    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.388     2.842    
    SLICE_X90Y11         FDCE (Hold_fdce_C_D)         0.021     2.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.141ns (7.794%)  route 1.668ns (92.206%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.607     1.727    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y14         FDCE (Prop_fdce_C_Q)         0.141     1.868 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           1.668     3.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.347     3.252    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.388     2.864    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.046     2.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.141ns (7.687%)  route 1.693ns (92.313%))
  Logic Levels:           0  
  Clock Path Skew:        1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.607     1.727    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y14         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y14         FDCE (Prop_fdce_C_Q)         0.141     1.868 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.693     3.561    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.388     2.842    
    SLICE_X90Y11         FDCE (Hold_fdce_C_D)         0.076     2.918    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.148ns (7.411%)  route 1.849ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.608     1.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.148     1.876 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.849     3.725    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X90Y11         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.388     2.842    
    SLICE_X90Y11         FDCE (Hold_fdce_C_D)         0.023     2.865    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.148ns (7.274%)  route 1.887ns (92.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.608     1.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.148     1.876 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.887     3.763    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X88Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.352     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X88Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.388     2.869    
    SLICE_X88Y10         FDCE (Hold_fdce_C_D)        -0.008     2.861    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.763    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.141ns (6.502%)  route 2.028ns (93.498%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.582     1.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X72Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDCE (Prop_fdce_C_Q)         0.141     1.843 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           2.028     3.871    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X72Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.388     2.867    
    SLICE_X72Y31         FDCE (Hold_fdce_C_D)         0.046     2.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.164ns (7.506%)  route 2.021ns (92.494%))
  Logic Levels:           0  
  Clock Path Skew:        1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.608     1.728    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10         FDCE (Prop_fdce_C_Q)         0.164     1.892 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.021     3.913    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.230    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.388     2.842    
    SLICE_X91Y10         FDCE (Hold_fdce_C_D)         0.046     2.888    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  1.025    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.664ns  (logic 0.456ns (4.276%)  route 10.208ns (95.724%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 16.789 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819    16.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDCE (Prop_fdce_C_Q)         0.456    17.245 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)          10.208    27.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    33.806    
                         clock uncertainty           -0.035    33.771    
    SLICE_X110Y12        FDRE (Setup_fdre_C_D)       -0.095    33.676    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.676    
                         arrival time                         -27.453    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.573ns  (logic 0.518ns (4.899%)  route 10.055ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.879ns = ( 33.799 - 26.920 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 16.782 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812    16.782    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X108Y18        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y18        FDCE (Prop_fdce_C_Q)         0.518    17.300 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)          10.055    27.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X107Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    33.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.799    
                         clock uncertainty           -0.035    33.764    
    SLICE_X107Y19        FDRE (Setup_fdre_C_D)       -0.105    33.659    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.659    
                         arrival time                         -27.355    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.565ns  (logic 0.456ns (4.316%)  route 10.109ns (95.684%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 16.789 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819    16.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDCE (Prop_fdce_C_Q)         0.456    17.245 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)          10.109    27.354    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.806    
                         clock uncertainty           -0.035    33.771    
    SLICE_X110Y12        FDRE (Setup_fdre_C_D)       -0.093    33.678    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.678    
                         arrival time                         -27.354    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.408ns  (logic 0.456ns (4.381%)  route 9.952ns (95.619%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 33.861 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDCE (Prop_fdce_C_Q)         0.456    17.300 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           9.952    27.251    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X104Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.861    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    33.861    
                         clock uncertainty           -0.035    33.826    
    SLICE_X104Y19        FDRE (Setup_fdre_C_D)       -0.061    33.765    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         33.765    
                         arrival time                         -27.251    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.378ns  (logic 0.518ns (4.991%)  route 9.860ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 33.862 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X104Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y20        FDCE (Prop_fdce_C_Q)         0.518    17.362 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           9.860    27.222    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X104Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X104Y18        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    33.862    
                         clock uncertainty           -0.035    33.827    
    SLICE_X104Y18        FDRE (Setup_fdre_C_D)       -0.056    33.771    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.771    
                         arrival time                         -27.222    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.286ns  (logic 0.456ns (4.433%)  route 9.830ns (95.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.886ns = ( 33.806 - 26.920 ) 
    Source Clock Delay      (SCD):    3.329ns = ( 16.789 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.819    16.789    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X111Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y12        FDCE (Prop_fdce_C_Q)         0.456    17.245 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           9.830    27.075    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.806    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X110Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.806    
                         clock uncertainty           -0.035    33.771    
    SLICE_X110Y12        FDRE (Setup_fdre_C_D)       -0.093    33.678    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.678    
                         arrival time                         -27.075    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.126ns  (logic 0.419ns (4.138%)  route 9.707ns (95.862%))
  Logic Levels:           0  
  Clock Path Skew:        3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.949ns = ( 33.869 - 26.920 ) 
    Source Clock Delay      (SCD):    3.393ns = ( 16.853 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.883    16.853    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X105Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDCE (Prop_fdce_C_Q)         0.419    17.272 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           9.707    26.978    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X102Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.821    33.869    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X102Y12        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    33.869    
                         clock uncertainty           -0.035    33.834    
    SLICE_X102Y12        FDRE (Setup_fdre_C_D)       -0.217    33.617    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         33.617    
                         arrival time                         -26.978    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.253ns  (logic 0.456ns (4.448%)  route 9.797ns (95.552%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 33.862 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDCE (Prop_fdce_C_Q)         0.456    17.300 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           9.797    27.096    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X103Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    33.862    
                         clock uncertainty           -0.035    33.827    
    SLICE_X103Y19        FDRE (Setup_fdre_C_D)       -0.061    33.766    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.766    
                         arrival time                         -27.096    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.114ns  (logic 0.456ns (4.509%)  route 9.658ns (95.491%))
  Logic Levels:           0  
  Clock Path Skew:        3.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.942ns = ( 33.862 - 26.920 ) 
    Source Clock Delay      (SCD):    3.384ns = ( 16.844 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.874    16.844    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDCE (Prop_fdce_C_Q)         0.456    17.300 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           9.658    26.957    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X103Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y19        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.862    
                         clock uncertainty           -0.035    33.827    
    SLICE_X103Y19        FDRE (Setup_fdre_C_D)       -0.095    33.732    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.732    
                         arrival time                         -26.957    
  -------------------------------------------------------------------
                         slack                                  6.774    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        10.077ns  (logic 0.456ns (4.525%)  route 9.621ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.878ns = ( 33.798 - 26.920 ) 
    Source Clock Delay      (SCD):    3.321ns = ( 16.781 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.811    16.781    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X111Y30        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDCE (Prop_fdce_C_Q)         0.456    17.237 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           9.621    26.858    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X111Y28        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.750    33.798    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X111Y28        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    33.798    
                         clock uncertainty           -0.035    33.763    
    SLICE_X111Y28        FDRE (Setup_fdre_C_D)       -0.093    33.670    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         33.670    
                         arrival time                         -26.858    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.367ns (7.245%)  route 4.698ns (92.755%))
  Logic Levels:           0  
  Clock Path Skew:        4.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.758     3.060    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.367     3.427 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           4.698     8.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X107Y36        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.818     7.545    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y36        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     7.545    
                         clock uncertainty            0.035     7.581    
    SLICE_X107Y36        FDRE (Hold_fdre_C_D)         0.187     7.768    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -7.768    
                         arrival time                           8.125    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.367ns (6.793%)  route 5.036ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        4.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459     1.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919     2.302 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.748     3.050    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y27        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y27        FDCE (Prop_fdce_C_Q)         0.367     3.417 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           5.036     8.453    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X106Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.805     7.532    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X106Y26        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000     7.532    
                         clock uncertainty            0.035     7.568    
    SLICE_X106Y26        FDRE (Hold_fdre_C_D)         0.187     7.755    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -7.755    
                         arrival time                           8.453    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.141ns (4.598%)  route 2.926ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.253     1.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y28        FDCE (Prop_fdce_C_Q)         0.141     1.266 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           2.926     4.192    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X106Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.289     3.194    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X106Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.035     3.229    
    SLICE_X106Y29        FDRE (Hold_fdre_C_D)         0.057     3.286    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.141ns (4.370%)  route 3.086ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.253     1.125    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X106Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y28        FDCE (Prop_fdce_C_Q)         0.141     1.266 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.086     4.352    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X106Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.289     3.194    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_r
    SLICE_X106Y29        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.035     3.229    
    SLICE_X106Y29        FDRE (Hold_fdre_C_D)         0.057     3.286    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.164ns (4.278%)  route 3.669ns (95.722%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.282     1.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X96Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDCE (Prop_fdce_C_Q)         0.164     1.318 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.669     4.988    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X96Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X96Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.224    
                         clock uncertainty            0.035     3.259    
    SLICE_X96Y32         FDRE (Hold_fdre_C_D)         0.076     3.335    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.988    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.141ns (3.536%)  route 3.846ns (96.464%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X95Y33         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDCE (Prop_fdce_C_Q)         0.141     1.297 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           3.846     5.144    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.321     3.226    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X95Y34         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     3.226    
                         clock uncertainty            0.035     3.261    
    SLICE_X95Y34         FDRE (Hold_fdre_C_D)         0.047     3.308    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           5.144    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.861ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.141ns (3.491%)  route 3.898ns (96.509%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.156    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X105Y12        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDCE (Prop_fdce_C_Q)         0.141     1.297 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           3.898     5.195    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X103Y11        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.324     3.229    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y11        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     3.229    
                         clock uncertainty            0.035     3.264    
    SLICE_X103Y11        FDRE (Hold_fdre_C_D)         0.070     3.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           5.195    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.164ns (4.067%)  route 3.869ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.281     1.153    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X104Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y32        FDCE (Prop_fdce_C_Q)         0.164     1.317 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.869     5.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int
    SLICE_X103Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.318     3.223    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X103Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     3.223    
                         clock uncertainty            0.035     3.258    
    SLICE_X103Y32        FDCE (Hold_fdce_C_D)         0.059     3.317    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           5.186    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.164ns (4.018%)  route 3.918ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.282     1.154    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X96Y31         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDCE (Prop_fdce_C_Q)         0.164     1.318 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           3.918     5.236    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X96Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.319     3.224    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_r
    SLICE_X96Y32         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     3.224    
                         clock uncertainty            0.035     3.259    
    SLICE_X96Y32         FDRE (Hold_fdre_C_D)         0.075     3.334    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           5.236    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.910ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.128ns (3.175%)  route 3.904ns (96.825%))
  Logic Levels:           0  
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.260     1.132    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X106Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDCE (Prop_fdce_C_Q)         0.128     1.260 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           3.904     5.164    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X107Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.296     3.201    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_r
    SLICE_X107Y37        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     3.201    
                         clock uncertainty            0.035     3.236    
    SLICE_X107Y37        FDRE (Hold_fdre_C_D)         0.018     3.254    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           5.164    
  -------------------------------------------------------------------
                         slack                                  1.910    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.642ns (35.194%)  route 1.182ns (64.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 16.572 - 13.460 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.876     7.603    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y31        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDCE (Prop_fdce_C_Q)         0.518     8.121 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.182     9.303    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/SAMPLEINFIRSTBIT20_out
    SLICE_X99Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.427 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.427    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN[0]_i_1__1_n_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.572    
                         clock uncertainty           -0.035    16.537    
    SLICE_X99Y25         FDCE (Setup_fdce_C_D)        0.031    16.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.568    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.642ns (36.462%)  route 1.119ns (63.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 16.572 - 13.460 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.869     7.596    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDCE (Prop_fdce_C_Q)         0.518     8.114 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.119     9.233    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X99Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.357 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3/O
                         net (fo=1, routed)           0.000     9.357    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3_n_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.572    
                         clock uncertainty           -0.035    16.537    
    SLICE_X99Y25         FDCE (Setup_fdce_C_D)        0.031    16.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.568    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.642ns (35.825%)  route 1.150ns (64.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 16.575 - 13.460 ) 
    Source Clock Delay      (SCD):    7.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.869     7.596    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y23        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y23        FDCE (Prop_fdce_C_Q)         0.518     8.114 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.150     9.264    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/SAMPLEINFIRSTBIT36_out
    SLICE_X100Y22        LUT4 (Prop_lut4_I2_O)        0.124     9.388 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0_n_0
    SLICE_X100Y22        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.813    16.575    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y22        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.575    
                         clock uncertainty           -0.035    16.540    
    SLICE_X100Y22        FDCE (Setup_fdce_C_D)        0.081    16.621    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.621    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.642ns (41.019%)  route 0.923ns (58.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 16.572 - 13.460 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.604    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X102Y29        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y29        FDCE (Prop_fdce_C_Q)         0.518     8.122 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.923     9.045    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/SAMPLEINFIRSTBIT
    SLICE_X99Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.169 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1/O
                         net (fo=1, routed)           0.000     9.169    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1_n_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.572    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.572    
                         clock uncertainty           -0.035    16.537    
    SLICE_X99Y25         FDCE (Setup_fdce_C_D)        0.029    16.566    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.566    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.642ns (39.997%)  route 0.963ns (60.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 16.509 - 13.460 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.809     7.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X108Y28        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y28        FDCE (Prop_fdce_C_Q)         0.518     8.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.963     9.017    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_BITSLIP
    SLICE_X112Y26        LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3/O
                         net (fo=1, routed)           0.000     9.141    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_i_1__3_n_0
    SLICE_X112Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.747    16.509    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X112Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.509    
                         clock uncertainty           -0.035    16.474    
    SLICE_X112Y26        FDCE (Setup_fdce_C_D)        0.079    16.553    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.553    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.456ns (31.459%)  route 0.993ns (68.541%))
  Logic Levels:           0  
  Clock Path Skew:        -4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 16.578 - 13.460 ) 
    Source Clock Delay      (SCD):    7.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.885     7.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X103Y13        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDCE (Prop_fdce_C_Q)         0.456     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.993     9.062    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/REQ_reg[0]
    SLICE_X104Y17        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.816    16.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X104Y17        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000    16.578    
                         clock uncertainty           -0.035    16.543    
    SLICE_X104Y17        FDCE (Setup_fdce_C_D)       -0.056    16.487    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         16.487    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.580ns (37.948%)  route 0.948ns (62.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 16.513 - 13.460 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.809     7.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y21        FDCE (Prop_fdce_C_Q)         0.456     7.992 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.948     8.941    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X113Y20        LUT4 (Prop_lut4_I0_O)        0.124     9.065 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     9.065    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751    16.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty           -0.035    16.478    
    SLICE_X113Y20        FDCE (Setup_fdce_C_D)        0.031    16.509    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.580ns (37.693%)  route 0.959ns (62.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 16.523 - 13.460 ) 
    Source Clock Delay      (SCD):    7.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.822     7.549    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X110Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDCE (Prop_fdce_C_Q)         0.456     8.005 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.959     8.964    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_INC
    SLICE_X112Y41        LUT4 (Prop_lut4_I0_O)        0.124     9.088 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1/O
                         net (fo=1, routed)           0.000     9.088    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_i_1__1_n_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.761    16.523    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.523    
                         clock uncertainty           -0.035    16.488    
    SLICE_X112Y41        FDCE (Setup_fdce_C_D)        0.081    16.569    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.518ns (38.807%)  route 0.817ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 16.577 - 13.460 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.876     7.603    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X104Y31        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDPE (Prop_fdpe_C_Q)         0.518     8.121 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.817     8.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_FIFO_RESET
    SLICE_X103Y31        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.815    16.577    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X103Y31        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000    16.577    
                         clock uncertainty           -0.035    16.542    
    SLICE_X103Y31        FDPE (Setup_fdpe_C_D)       -0.105    16.437    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.642ns (44.267%)  route 0.808ns (55.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 16.513 - 13.460 ) 
    Source Clock Delay      (SCD):    7.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.809     7.536    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y21        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y21        FDCE (Prop_fdce_C_Q)         0.518     8.054 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.808     8.862    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X113Y20        LUT4 (Prop_lut4_I0_O)        0.124     8.986 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     8.986    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.751    16.513    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X113Y20        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.513    
                         clock uncertainty           -0.035    16.478    
    SLICE_X113Y20        FDCE (Setup_fdce_C_D)        0.031    16.509    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  7.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.358    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X103Y27        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDPE (Prop_fdpe_C_Q)         0.141     2.499 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.127     2.626    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_FIFO_RESET
    SLICE_X103Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.315     1.488    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X103Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.035     1.524    
    SLICE_X103Y29        FDPE (Hold_fdpe_C_D)         0.070     1.594    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.031%)  route 0.135ns (41.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.262     2.341    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDCE (Prop_fdce_C_Q)         0.141     2.482 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.135     2.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_BITSLIP
    SLICE_X112Y41        LUT4 (Prop_lut4_I0_O)        0.045     2.661 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1/O
                         net (fo=1, routed)           0.000     2.661    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1_n_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.472    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y41        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.472    
                         clock uncertainty            0.035     1.508    
    SLICE_X112Y41        FDCE (Hold_fdce_C_D)         0.121     1.629    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.276     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/fmc_imageon_vclk_r
    SLICE_X101Y24        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y24        FDCE (Prop_fdce_C_Q)         0.141     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/Q
                         net (fo=1, routed)           0.116     2.612    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r
    SLICE_X100Y24        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.310     1.483    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X100Y24        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/C
                         clock pessimism              0.000     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X100Y24        FDCE (Hold_fdce_C_D)         0.059     1.578    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.039ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.261     2.340    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X113Y38        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.141     2.481 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.133     2.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/REQ_reg[0]
    SLICE_X113Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.296     1.469    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X113Y37        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.035     1.505    
    SLICE_X113Y37        FDCE (Hold_fdce_C_D)         0.070     1.575    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y21        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y21        FDPE (Prop_fdpe_C_Q)         0.164     2.496 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.119     2.615    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_RESET
    SLICE_X112Y20        LUT5 (Prop_lut5_I0_O)        0.045     2.660 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0/O
                         net (fo=1, routed)           0.000     2.660    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_i_1__0_n_0
    SLICE_X112Y20        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.462    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X112Y20        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.462    
                         clock uncertainty            0.035     1.498    
    SLICE_X112Y20        FDPE (Hold_fdpe_C_D)         0.121     1.619    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.978%)  route 0.146ns (44.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.262     2.341    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_r
    SLICE_X111Y41        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDPE (Prop_fdpe_C_Q)         0.141     2.482 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.146     2.628    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_RESET
    SLICE_X112Y41        LUT5 (Prop_lut5_I0_O)        0.045     2.673 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_i_1__1/O
                         net (fo=1, routed)           0.000     2.673    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_i_1__1_n_0
    SLICE_X112Y41        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.299     1.472    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y41        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.472    
                         clock uncertainty            0.035     1.508    
    SLICE_X112Y41        FDPE (Hold_fdpe_C_D)         0.121     1.629    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.259     2.338    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y15        FDCE (Prop_fdce_C_Q)         0.164     2.502 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.093     2.595    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X113Y15        LUT4 (Prop_lut4_I0_O)        0.045     2.640 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000     2.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.294     1.467    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y15        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.467    
                         clock uncertainty            0.035     1.503    
    SLICE_X113Y15        FDCE (Hold_fdce_C_D)         0.091     1.594    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.657%)  route 0.131ns (44.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.250     2.329    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_r
    SLICE_X112Y25        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDCE (Prop_fdce_C_Q)         0.164     2.493 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.131     2.623    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X111Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.458    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X111Y26        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.035     1.494    
    SLICE_X111Y26        FDCE (Hold_fdce_C_D)         0.070     1.564    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.726%)  route 0.131ns (41.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.259     2.338    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X106Y34        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDPE (Prop_fdpe_C_Q)         0.141     2.479 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           0.131     2.609    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_RESET
    SLICE_X106Y32        LUT5 (Prop_lut5_I0_O)        0.045     2.654 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.654    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1_n_0
    SLICE_X106Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.292     1.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X106Y32        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X106Y32        FDPE (Hold_fdpe_C_D)         0.092     1.593    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.442%)  route 0.162ns (46.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.258     2.337    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_r
    SLICE_X107Y33        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y33        FDCE (Prop_fdce_C_Q)         0.141     2.478 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.162     2.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X106Y32        LUT4 (Prop_lut4_I0_O)        0.045     2.685 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     2.685    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X106Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.292     1.465    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X106Y32        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.035     1.501    
    SLICE_X106Y32        FDCE (Hold_fdce_C_D)         0.091     1.592    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  1.093    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc2_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.478ns (31.436%)  route 1.043ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        -2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 11.605 - 6.730 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.478     8.028 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.043     9.071    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.534    11.605    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    11.876    
                         clock uncertainty           -0.035    11.841    
    SLICE_X89Y71         FDCE (Setup_fdce_C_D)       -0.282    11.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.397%)  route 1.272ns (73.603%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.666 - 6.730 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.456     8.009 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.272     9.281    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.595    11.666    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    11.937    
                         clock uncertainty           -0.035    11.902    
    SLICE_X92Y70         FDCE (Setup_fdce_C_D)       -0.054    11.848    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.419ns (27.905%)  route 1.083ns (72.095%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.666 - 6.730 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.419     7.972 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.083     9.055    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.595    11.666    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    11.937    
                         clock uncertainty           -0.035    11.902    
    SLICE_X92Y70         FDCE (Setup_fdce_C_D)       -0.220    11.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.419ns (28.169%)  route 1.068ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        -2.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.419     7.972 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.068     9.041    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.271    11.935    
                         clock uncertainty           -0.035    11.900    
    SLICE_X90Y71         FDCE (Setup_fdce_C_D)       -0.218    11.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.478ns (38.013%)  route 0.779ns (61.987%))
  Logic Levels:           0  
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 11.606 - 6.730 ) 
    Source Clock Delay      (SCD):    7.630ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.954     7.630    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.478     8.108 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.779     8.888    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.535    11.606    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    11.877    
                         clock uncertainty           -0.035    11.842    
    SLICE_X84Y79         FDCE (Setup_fdce_C_D)       -0.269    11.573    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.518ns (37.147%)  route 0.876ns (62.853%))
  Logic Levels:           0  
  Clock Path Skew:        -2.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 11.606 - 6.730 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.955     7.631    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.518     8.149 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.876     9.026    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.535    11.606    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    11.877    
                         clock uncertainty           -0.035    11.842    
    SLICE_X85Y80         FDCE (Setup_fdce_C_D)       -0.095    11.747    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.456ns (28.803%)  route 1.127ns (71.197%))
  Logic Levels:           0  
  Clock Path Skew:        -2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 11.666 - 6.730 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.877     7.553    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.456     8.009 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.127     9.136    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.595    11.666    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.271    11.937    
                         clock uncertainty           -0.035    11.902    
    SLICE_X92Y70         FDCE (Setup_fdce_C_D)       -0.043    11.859    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.518ns (37.423%)  route 0.866ns (62.577%))
  Logic Levels:           0  
  Clock Path Skew:        -2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 11.606 - 6.730 ) 
    Source Clock Delay      (SCD):    7.630ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.954     7.630    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.518     8.148 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.866     9.014    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X85Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.535    11.606    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    11.877    
                         clock uncertainty           -0.035    11.842    
    SLICE_X85Y79         FDCE (Setup_fdce_C_D)       -0.095    11.747    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.518ns (33.145%)  route 1.045ns (66.855%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.518     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.045     9.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    11.935    
                         clock uncertainty           -0.035    11.900    
    SLICE_X90Y71         FDCE (Setup_fdce_C_D)       -0.045    11.855    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.518ns (33.326%)  route 1.036ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    7.550ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.874     7.550    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.518     8.068 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           1.036     9.105    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.271    11.935    
                         clock uncertainty           -0.035    11.900    
    SLICE_X90Y71         FDCE (Setup_fdce_C_D)       -0.047    11.853    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.915%)  route 0.174ns (54.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.307     2.344    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.148     2.492 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.174     2.667    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     1.926    
    SLICE_X85Y80         FDCE (Hold_fdce_C_D)        -0.006     1.920    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.048%)  route 0.259ns (66.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.128     2.444 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.259     2.704    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     1.925    
    SLICE_X89Y71         FDCE (Hold_fdce_C_D)        -0.006     1.919    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.132%)  route 0.240ns (61.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.148     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.240     2.704    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.840     2.311    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.387     1.924    
    SLICE_X89Y72         FDCE (Hold_fdce_C_D)        -0.007     1.917    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.752%)  route 0.407ns (74.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.141     2.457 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.407     2.864    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.864     2.335    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.387     1.948    
    SLICE_X90Y71         FDCE (Hold_fdce_C_D)         0.076     2.024    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.827%)  route 0.386ns (70.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.164     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.386     2.866    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.864     2.335    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.387     1.948    
    SLICE_X90Y71         FDCE (Hold_fdce_C_D)         0.076     2.024    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.585%)  route 0.390ns (70.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.164     2.480 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.390     2.871    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.864     2.335    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.387     1.948    
    SLICE_X90Y71         FDCE (Hold_fdce_C_D)         0.075     2.023    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.349%)  route 0.313ns (65.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.307     2.344    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.164     2.508 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.313     2.822    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.842     2.313    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     1.926    
    SLICE_X85Y80         FDCE (Hold_fdce_C_D)         0.046     1.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.390%)  route 0.327ns (66.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.306     2.343    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDCE (Prop_fdce_C_Q)         0.164     2.507 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.327     2.834    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X85Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.387     1.925    
    SLICE_X85Y79         FDCE (Hold_fdce_C_D)         0.046     1.971    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.615%)  route 0.389ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.141     2.457 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.389     2.846    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.841     2.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.387     1.925    
    SLICE_X89Y71         FDCE (Hold_fdce_C_D)         0.047     1.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc2_vita_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.131%)  route 0.402ns (75.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.279     2.316    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X91Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.128     2.444 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.402     2.847    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.864     2.335    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.387     1.948    
    SLICE_X90Y71         FDCE (Hold_fdce_C_D)         0.023     1.971    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
From Clock:  fmc2_vita_clk
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        6.002ns  (logic 0.419ns (6.980%)  route 5.583ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 33.888 - 26.920 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 25.512 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.709    25.512    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.419    25.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           5.583    31.514    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.888    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    34.159    
                         clock uncertainty           -0.035    34.124    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)       -0.220    33.904    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.904    
                         arrival time                         -31.514    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.562ns  (logic 0.419ns (7.533%)  route 5.143ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 33.888 - 26.920 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 25.512 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.709    25.512    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.419    25.931 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           5.143    31.074    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.888    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.271    34.159    
                         clock uncertainty           -0.035    34.124    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)       -0.215    33.909    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.909    
                         arrival time                         -31.074    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.524ns  (logic 0.518ns (9.377%)  route 5.006ns (90.623%))
  Logic Levels:           0  
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 33.814 - 26.920 ) 
    Source Clock Delay      (SCD):    5.384ns = ( 25.574 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.771    25.574    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDCE (Prop_fdce_C_Q)         0.518    26.092 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           5.006    31.098    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816    33.814    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.271    34.085    
                         clock uncertainty           -0.035    34.050    
    SLICE_X94Y69         FDCE (Setup_fdce_C_D)       -0.043    34.007    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.007    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.600ns  (logic 0.456ns (8.142%)  route 5.144ns (91.858%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.967ns = ( 33.887 - 26.920 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 25.512 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.709    25.512    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.456    25.968 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           5.144    31.112    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X87Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.889    33.887    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X87Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.271    34.158    
                         clock uncertainty           -0.035    34.123    
    SLICE_X87Y78         FDCE (Setup_fdce_C_D)       -0.095    34.028    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.028    
                         arrival time                         -31.112    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.647ns  (logic 0.456ns (8.075%)  route 5.191ns (91.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.968ns = ( 33.888 - 26.920 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 25.512 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.709    25.512    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.456    25.968 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           5.191    31.159    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890    33.888    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y79         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.271    34.159    
                         clock uncertainty           -0.035    34.124    
    SLICE_X86Y79         FDCE (Setup_fdce_C_D)       -0.047    34.077    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.077    
                         arrival time                         -31.159    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.410ns  (logic 0.518ns (9.574%)  route 4.892ns (90.426%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    26.088 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           4.892    30.980    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.271    34.084    
                         clock uncertainty           -0.035    34.049    
    SLICE_X94Y71         FDCE (Setup_fdce_C_D)       -0.043    34.006    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         34.006    
                         arrival time                         -30.980    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.263ns  (logic 0.518ns (9.842%)  route 4.745ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    26.088 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           4.745    30.833    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.271    34.082    
                         clock uncertainty           -0.035    34.047    
    SLICE_X96Y72         FDCE (Setup_fdce_C_D)       -0.047    34.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         34.000    
                         arrival time                         -30.833    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        5.205ns  (logic 0.456ns (8.761%)  route 4.749ns (91.239%))
  Logic Levels:           0  
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.891ns = ( 33.811 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.456    26.026 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           4.749    30.775    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.813    33.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.271    34.082    
                         clock uncertainty           -0.035    34.047    
    SLICE_X96Y72         FDCE (Setup_fdce_C_D)       -0.043    34.004    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.004    
                         arrival time                         -30.775    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        4.437ns  (logic 0.518ns (11.675%)  route 3.919ns (88.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.518    26.088 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           3.919    30.007    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.271    34.084    
                         clock uncertainty           -0.035    34.049    
    SLICE_X94Y71         FDCE (Setup_fdce_C_D)       -0.045    34.004    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         34.004    
                         arrival time                         -30.007    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - fmc2_vita_clk rise@20.190ns)
  Data Path Delay:        4.196ns  (logic 0.419ns (9.985%)  route 3.777ns (90.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    5.380ns = ( 25.570 - 20.190 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                     20.190    20.190 r  
    L18                                               0.000    20.190 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    20.190    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.497 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205    23.702    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    23.803 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.767    25.570    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.419    25.989 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           3.777    29.766    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.271    34.084    
                         clock uncertainty           -0.035    34.049    
    SLICE_X99Y71         FDCE (Setup_fdce_C_D)       -0.270    33.779    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.779    
                         arrival time                         -29.766    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.148ns (8.703%)  route 1.553ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.598     1.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDCE (Prop_fdce_C_Q)         0.148     1.830 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.553     3.382    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.182    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.387     2.795    
    SLICE_X94Y69         FDCE (Hold_fdce_C_D)         0.023     2.818    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.818    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.148ns (8.622%)  route 1.568ns (91.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.148     1.829 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.568     3.397    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.387     2.793    
    SLICE_X94Y71         FDCE (Hold_fdce_C_D)         0.022     2.815    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.164ns (9.219%)  route 1.615ns (90.781%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.598     1.682    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y70         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y70         FDCE (Prop_fdce_C_Q)         0.164     1.846 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           1.615     3.461    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.317     3.182    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.387     2.795    
    SLICE_X94Y69         FDCE (Hold_fdce_C_D)         0.075     2.870    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.128ns (7.384%)  route 1.606ns (92.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.128     1.809 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           1.606     3.414    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X96Y72         FDCE (Hold_fdce_C_D)         0.022     2.814    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.148ns (8.526%)  route 1.588ns (91.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.148     1.829 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           1.588     3.417    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.387     2.793    
    SLICE_X94Y71         FDCE (Hold_fdce_C_D)         0.022     2.815    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.141ns (7.893%)  route 1.645ns (92.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.645     3.467    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X99Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.316     3.181    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y69         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.387     2.794    
    SLICE_X99Y69         FDCE (Hold_fdce_C_D)         0.046     2.840    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.128ns (7.259%)  route 1.635ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y72         FDCE (Prop_fdce_C_Q)         0.128     1.809 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.635     3.444    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X99Y71         FDCE (Hold_fdce_C_D)        -0.008     2.784    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.164ns (8.502%)  route 1.765ns (91.498%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.164     1.845 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           1.765     3.610    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.315     3.180    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.387     2.793    
    SLICE_X94Y71         FDCE (Hold_fdce_C_D)         0.076     2.869    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.495%)  route 2.030ns (93.505%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X95Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           2.030     3.852    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X96Y72         FDCE (Hold_fdce_C_D)         0.076     2.868    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.164ns (7.453%)  route 2.036ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.597     1.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X94Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y72         FDCE (Prop_fdce_C_Q)         0.164     1.845 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           2.036     3.881    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.314     3.179    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X96Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.387     2.792    
    SLICE_X96Y72         FDCE (Hold_fdce_C_D)         0.075     2.867    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  1.015    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        11.400ns  (logic 0.456ns (4.000%)  route 10.944ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 33.812 - 26.920 ) 
    Source Clock Delay      (SCD):    3.276ns = ( 16.736 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.812    16.736    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X107Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDCE (Prop_fdce_C_Q)         0.456    17.192 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)          10.944    28.136    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X105Y81        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y81        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    33.812    
                         clock uncertainty           -0.035    33.776    
    SLICE_X105Y81        FDRE (Setup_fdre_C_D)       -0.043    33.733    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.733    
                         arrival time                         -28.136    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        11.043ns  (logic 0.518ns (4.691%)  route 10.525ns (95.309%))
  Logic Levels:           0  
  Clock Path Skew:        3.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.903ns = ( 33.823 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X90Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDCE (Prop_fdce_C_Q)         0.518    17.329 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)          10.525    27.853    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X92Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.825    33.823    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    33.823    
                         clock uncertainty           -0.035    33.787    
    SLICE_X92Y87         FDRE (Setup_fdre_C_D)       -0.031    33.756    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.756    
                         arrival time                         -27.853    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.567ns  (logic 0.419ns (3.965%)  route 10.148ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        3.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 33.812 - 26.920 ) 
    Source Clock Delay      (SCD):    3.343ns = ( 16.803 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.879    16.803    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDCE (Prop_fdce_C_Q)         0.419    17.222 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)          10.148    27.369    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X105Y81        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.814    33.812    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X105Y81        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    33.812    
                         clock uncertainty           -0.035    33.776    
    SLICE_X105Y81        FDRE (Setup_fdre_C_D)       -0.267    33.509    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         33.509    
                         arrival time                         -27.369    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.651ns  (logic 0.456ns (4.281%)  route 10.195ns (95.719%))
  Logic Levels:           0  
  Clock Path Skew:        3.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.904ns = ( 33.824 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X97Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y90         FDCE (Prop_fdce_C_Q)         0.456    17.269 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)          10.195    27.463    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X97Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.826    33.824    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X97Y91         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    33.824    
                         clock uncertainty           -0.035    33.788    
    SLICE_X97Y91         FDRE (Setup_fdre_C_D)       -0.105    33.683    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         33.683    
                         arrival time                         -27.463    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.545ns  (logic 0.456ns (4.325%)  route 10.089ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        3.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.829ns = ( 33.749 - 26.920 ) 
    Source Clock Delay      (SCD):    3.274ns = ( 16.734 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.810    16.734    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X107Y79        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDCE (Prop_fdce_C_Q)         0.456    17.190 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)          10.089    27.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X109Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.751    33.749    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X109Y79        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.749    
                         clock uncertainty           -0.035    33.713    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)       -0.101    33.612    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.612    
                         arrival time                         -27.278    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.494ns  (logic 0.518ns (4.936%)  route 9.976ns (95.064%))
  Logic Levels:           0  
  Clock Path Skew:        3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 33.821 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X90Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDCE (Prop_fdce_C_Q)         0.518    17.329 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           9.976    27.305    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823    33.821    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X91Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    33.821    
                         clock uncertainty           -0.035    33.785    
    SLICE_X91Y87         FDRE (Setup_fdre_C_D)       -0.095    33.690    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         33.690    
                         arrival time                         -27.305    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.477ns  (logic 0.456ns (4.353%)  route 10.021ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 33.748 - 26.920 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 16.735 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.811    16.735    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.456    17.191 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)          10.021    27.211    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X110Y78        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.750    33.748    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X110Y78        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    33.748    
                         clock uncertainty           -0.035    33.712    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.093    33.619    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         33.619    
                         arrival time                         -27.211    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.475ns  (logic 0.456ns (4.353%)  route 10.019ns (95.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.894ns = ( 33.814 - 26.920 ) 
    Source Clock Delay      (SCD):    3.344ns = ( 16.804 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.880    16.804    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X105Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDCE (Prop_fdce_C_Q)         0.456    17.260 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)          10.019    27.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X104Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.816    33.814    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X104Y82        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000    33.814    
                         clock uncertainty           -0.035    33.778    
    SLICE_X104Y82        FDRE (Setup_fdre_C_D)       -0.028    33.750    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         33.750    
                         arrival time                         -27.278    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.393ns  (logic 0.456ns (4.388%)  route 9.937ns (95.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.828ns = ( 33.748 - 26.920 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 16.735 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.811    16.735    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV_c_0
    SLICE_X109Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.456    17.191 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           9.937    27.128    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X110Y78        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.750    33.748    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/fmc_imageon_vclk_l
    SLICE_X110Y78        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    33.748    
                         clock uncertainty           -0.035    33.712    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)       -0.095    33.617    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         33.617    
                         arrival time                         -27.128    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        10.367ns  (logic 0.456ns (4.399%)  route 9.911ns (95.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.836ns = ( 33.756 - 26.920 ) 
    Source Clock Delay      (SCD):    3.284ns = ( 16.744 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.820    16.744    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X110Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDCE (Prop_fdce_C_Q)         0.456    17.200 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/Q
                         net (fo=1, routed)           9.911    27.111    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][6]
    SLICE_X111Y87        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.758    33.756    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X111Y87        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]/C
                         clock pessimism              0.000    33.756    
                         clock uncertainty           -0.035    33.720    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.095    33.625    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         33.625    
                         arrival time                         -27.111    
  -------------------------------------------------------------------
                         slack                                  6.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.141ns (4.629%)  route 2.905ns (95.371%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDCE (Prop_fdce_C_Q)         0.141     1.230 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           2.905     4.135    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X107Y89        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.298     3.163    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X107Y89        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     3.163    
                         clock uncertainty            0.035     3.198    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.059     3.257    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.141ns (4.599%)  route 2.925ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.262     1.089    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X106Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDCE (Prop_fdce_C_Q)         0.141     1.230 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           2.925     4.155    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X107Y90        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.299     3.164    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X107Y90        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     3.164    
                         clock uncertainty            0.035     3.199    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.059     3.258    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.164ns (4.798%)  route 3.254ns (95.202%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X94Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDCE (Prop_fdce_C_Q)         0.164     1.278 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.254     4.532    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/Ack_int
    SLICE_X93Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X93Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.035     3.225    
    SLICE_X93Y89         FDCE (Hold_fdce_C_D)         0.070     3.295    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.148ns (4.116%)  route 3.448ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X90Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDCE (Prop_fdce_C_Q)         0.148     1.261 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           3.448     4.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X92Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.323     3.188    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y87         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     3.188    
                         clock uncertainty            0.035     3.223    
    SLICE_X92Y87         FDRE (Hold_fdre_C_D)        -0.002     3.221    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.221    
                         arrival time                           4.708    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.141ns (3.786%)  route 3.583ns (96.214%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV_c_0
    SLICE_X91Y88         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88         FDCE (Prop_fdce_C_Q)         0.141     1.255 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           3.583     4.838    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X92Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/fmc_imageon_vclk_l
    SLICE_X92Y88         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.035     3.225    
    SLICE_X92Y88         FDRE (Hold_fdre_C_D)         0.075     3.300    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           4.838    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.596ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.141ns (3.720%)  route 3.650ns (96.280%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.258     1.085    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X107Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.141     1.226 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           3.650     4.876    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/Ack_int
    SLICE_X108Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.293     3.158    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X108Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000     3.158    
                         clock uncertainty            0.035     3.193    
    SLICE_X108Y83        FDCE (Hold_fdce_C_D)         0.086     3.279    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           4.876    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.141ns (3.680%)  route 3.691ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X99Y94         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y94         FDCE (Prop_fdce_C_Q)         0.141     1.257 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           3.691     4.948    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X100Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.326     3.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X100Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.035     3.226    
    SLICE_X100Y94        FDRE (Hold_fdre_C_D)         0.052     3.278    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           4.948    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.164ns (4.216%)  route 3.726ns (95.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.112    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV_c_0
    SLICE_X102Y85        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.164     1.276 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           3.726     5.001    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X98Y86         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.321     3.186    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/fmc_imageon_vclk_l
    SLICE_X98Y86         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000     3.186    
                         clock uncertainty            0.035     3.221    
    SLICE_X98Y86         FDRE (Hold_fdre_C_D)         0.083     3.304    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.164ns (4.177%)  route 3.762ns (95.823%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.289     1.116    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV_c_0
    SLICE_X100Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y93        FDCE (Prop_fdce_C_Q)         0.164     1.280 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           3.762     5.042    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X100Y92        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.325     3.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/fmc_imageon_vclk_l
    SLICE_X100Y92        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000     3.190    
                         clock uncertainty            0.035     3.225    
    SLICE_X100Y92        FDRE (Hold_fdre_C_D)         0.075     3.300    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           5.042    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             vita_clk_div4_l_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.141ns (3.581%)  route 3.797ns (96.419%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.263     1.090    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV_c_0
    SLICE_X110Y93        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDCE (Prop_fdce_C_Q)         0.141     1.231 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           3.797     5.028    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X110Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.300     3.165    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/fmc_imageon_vclk_l
    SLICE_X110Y94        FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     3.165    
                         clock uncertainty            0.035     3.200    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.063     3.263    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           5.028    
  -------------------------------------------------------------------
                         slack                                  1.764    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.642ns (36.328%)  route 1.125ns (63.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 16.468 - 13.460 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.811     7.487    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X112Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDCE (Prop_fdce_C_Q)         0.518     8.005 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           1.125     9.130    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_BITSLIP
    SLICE_X113Y81        LUT4 (Prop_lut4_I0_O)        0.124     9.254 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2/O
                         net (fo=1, routed)           0.000     9.254    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_i_1__2_n_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.752    16.468    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.468    
                         clock uncertainty           -0.035    16.433    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.031    16.464    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.464    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.580ns (32.379%)  route 1.211ns (67.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 16.541 - 13.460 ) 
    Source Clock Delay      (SCD):    7.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.823     7.499    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X106Y94        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDPE (Prop_fdpe_C_Q)         0.456     7.955 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           1.211     9.167    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_RESET
    SLICE_X100Y90        LUT5 (Prop_lut5_I0_O)        0.124     9.291 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3/O
                         net (fo=1, routed)           0.000     9.291    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_i_1__3_n_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.825    16.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X100Y90        FDPE (Setup_fdpe_C_D)        0.079    16.585    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         16.585    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.580ns (34.437%)  route 1.104ns (65.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 16.468 - 13.460 ) 
    Source Clock Delay      (SCD):    7.485ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.809     7.485    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y78        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDCE (Prop_fdce_C_Q)         0.456     7.941 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.104     9.046    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_INC
    SLICE_X113Y81        LUT4 (Prop_lut4_I0_O)        0.124     9.170 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2/O
                         net (fo=1, routed)           0.000     9.170    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_i_1__2_n_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.752    16.468    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.468    
                         clock uncertainty           -0.035    16.433    
    SLICE_X113Y81        FDCE (Setup_fdce_C_D)        0.031    16.464    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.464    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.642ns (38.497%)  route 1.026ns (61.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 16.539 - 13.460 ) 
    Source Clock Delay      (SCD):    7.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.890     7.566    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDCE (Prop_fdce_C_Q)         0.518     8.084 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.026     9.110    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X95Y87         LUT4 (Prop_lut4_I2_O)        0.124     9.234 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3/O
                         net (fo=1, routed)           0.000     9.234    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN[0]_i_1__3_n_0
    SLICE_X95Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823    16.539    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.539    
                         clock uncertainty           -0.035    16.504    
    SLICE_X95Y87         FDCE (Setup_fdce_C_D)        0.031    16.535    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.535    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.642ns (37.317%)  route 1.078ns (62.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 16.539 - 13.460 ) 
    Source Clock Delay      (SCD):    7.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.880     7.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X104Y84        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDCE (Prop_fdce_C_Q)         0.518     8.074 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           1.078     9.153    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/SAMPLEINFIRSTBIT4_out
    SLICE_X100Y87        LUT4 (Prop_lut4_I2_O)        0.124     9.277 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2/O
                         net (fo=1, routed)           0.000     9.277    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN[0]_i_1__2_n_0
    SLICE_X100Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823    16.539    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X100Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.539    
                         clock uncertainty           -0.035    16.504    
    SLICE_X100Y87        FDCE (Setup_fdce_C_D)        0.081    16.585    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.585    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.642ns (39.939%)  route 0.965ns (60.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 16.539 - 13.460 ) 
    Source Clock Delay      (SCD):    7.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.886     7.562    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y86        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y86        FDCE (Prop_fdce_C_Q)         0.518     8.080 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           0.965     9.046    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/SAMPLEINFIRSTBIT36_out
    SLICE_X100Y87        LUT4 (Prop_lut4_I2_O)        0.124     9.170 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.170    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN[0]_i_1__0_n_0
    SLICE_X100Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.823    16.539    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X100Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000    16.539    
                         clock uncertainty           -0.035    16.504    
    SLICE_X100Y87        FDCE (Setup_fdce_C_D)        0.077    16.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         16.581    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.642ns (40.006%)  route 0.963ns (59.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 16.541 - 13.460 ) 
    Source Clock Delay      (SCD):    7.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.891     7.567    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X100Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y96        FDCE (Prop_fdce_C_Q)         0.518     8.085 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.963     9.048    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_INC
    SLICE_X100Y90        LUT4 (Prop_lut4_I0_O)        0.124     9.172 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3/O
                         net (fo=1, routed)           0.000     9.172    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_i_1__3_n_0
    SLICE_X100Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.825    16.541    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y90        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.541    
                         clock uncertainty           -0.035    16.506    
    SLICE_X100Y90        FDCE (Setup_fdce_C_D)        0.081    16.587    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.580ns (37.214%)  route 0.979ns (62.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 16.533 - 13.460 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X103Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDCE (Prop_fdce_C_Q)         0.456     8.011 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.979     8.990    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X105Y83        LUT4 (Prop_lut4_I0_O)        0.124     9.114 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000     9.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X105Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.817    16.533    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X105Y83        FDCE (Setup_fdce_C_D)        0.031    16.529    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.364%)  route 1.015ns (63.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 16.477 - 13.460 ) 
    Source Clock Delay      (SCD):    7.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.819     7.495    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDCE (Prop_fdce_C_Q)         0.456     7.951 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           1.015     8.966    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.124     9.090 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     9.090    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.761    16.477    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y92        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000    16.477    
                         clock uncertainty           -0.035    16.442    
    SLICE_X112Y92        FDCE (Setup_fdce_C_D)        0.079    16.521    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.580ns (38.089%)  route 0.943ns (61.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 16.477 - 13.460 ) 
    Source Clock Delay      (SCD):    7.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.820     7.496    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X109Y88        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.456     7.952 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           0.943     8.895    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_CE
    SLICE_X111Y91        LUT4 (Prop_lut4_I0_O)        0.124     9.019 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1/O
                         net (fo=1, routed)           0.000     9.019    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_i_1_n_0
    SLICE_X111Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.761    16.477    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X111Y91        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000    16.477    
                         clock uncertainty           -0.035    16.442    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.029    16.471    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  7.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.992%)  route 0.109ns (37.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.264     2.301    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDCE (Prop_fdce_C_Q)         0.141     2.442 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           0.109     2.552    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_BITSLIP
    SLICE_X112Y97        LUT4 (Prop_lut4_I0_O)        0.045     2.597 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1/O
                         net (fo=1, routed)           0.000     2.597    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1_n_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.301     1.428    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X112Y97        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty            0.035     1.464    
    SLICE_X112Y97        FDCE (Hold_fdce_C_D)         0.121     1.585    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.263     2.300    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X111Y95        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDCE (Prop_fdce_C_Q)         0.141     2.441 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.135     2.577    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/REQ_reg[0]
    SLICE_X111Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.300     1.427    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X111Y96        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.427    
                         clock uncertainty            0.035     1.463    
    SLICE_X111Y96        FDCE (Hold_fdce_C_D)         0.070     1.533    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.288     2.325    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/fmc_imageon_vclk_l
    SLICE_X92Y89         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDCE (Prop_fdce_C_Q)         0.164     2.489 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.146     2.635    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/REQ_reg[0]
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.326     1.453    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X93Y90         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.453    
                         clock uncertainty            0.035     1.489    
    SLICE_X93Y90         FDCE (Hold_fdce_C_D)         0.070     1.559    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.702%)  route 0.159ns (49.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.282     2.319    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X104Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDPE (Prop_fdpe_C_Q)         0.164     2.483 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.159     2.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_FIFO_RESET
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.319     1.446    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.446    
                         clock uncertainty            0.035     1.482    
    SLICE_X102Y83        FDPE (Hold_fdpe_C_D)         0.083     1.565    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.600%)  route 0.168ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.287     2.324    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/fmc_imageon_vclk_l
    SLICE_X99Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.465 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.168     2.633    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_FIFO_RESET
    SLICE_X100Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.322     1.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X100Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.035     1.485    
    SLICE_X100Y87        FDPE (Hold_fdpe_C_D)         0.063     1.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.068%)  route 0.145ns (46.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X102Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDPE (Prop_fdpe_C_Q)         0.164     2.487 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           0.145     2.632    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_FIFO_RESET
    SLICE_X100Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.322     1.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X100Y87        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.035     1.485    
    SLICE_X100Y87        FDPE (Hold_fdpe_C_D)         0.060     1.545    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.066%)  route 0.179ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.286     2.323    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/fmc_imageon_vclk_l
    SLICE_X101Y87        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDCE (Prop_fdce_C_Q)         0.141     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r_reg/Q
                         net (fo=1, routed)           0.179     2.643    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r
    SLICE_X99Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.322     1.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV_c_0
    SLICE_X99Y87         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.035     1.485    
    SLICE_X99Y87         FDCE (Hold_fdce_C_D)         0.066     1.551    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/DELAY_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.526%)  route 0.154ns (42.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/fmc_imageon_vclk_l
    SLICE_X104Y81        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y81        FDCE (Prop_fdce_C_Q)         0.164     2.481 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           0.154     2.636    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X105Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.681 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     2.681    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_0
    SLICE_X105Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.318     1.445    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X105Y83        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.035     1.481    
    SLICE_X105Y83        FDCE (Hold_fdce_C_D)         0.092     1.573    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.723%)  route 0.205ns (59.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.253     2.290    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y77        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.141     2.431 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.205     2.636    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/REQ_reg[0]
    SLICE_X113Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.290     1.417    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X113Y80        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.417    
                         clock uncertainty            0.035     1.453    
    SLICE_X113Y80        FDCE (Hold_fdce_C_D)         0.075     1.528    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.261     2.298    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/fmc_imageon_vclk_l
    SLICE_X113Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDCE (Prop_fdce_C_Q)         0.141     2.439 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/Q
                         net (fo=4, routed)           0.194     2.633    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/D[0]
    SLICE_X112Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.298     1.425    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X112Y89        FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.035     1.461    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.059     1.520    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        2.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.313%)  route 8.126ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 16.625 - 13.460 ) 
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818     3.328    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X106Y14        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y14        FDPE (Prop_fdpe_C_Q)         0.456     3.784 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           8.126    11.910    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.863    16.625    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.833    
                         clock uncertainty           -0.035    16.798    
    RAMB18_X5Y4          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.430    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.518ns (8.320%)  route 5.708ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 16.616 - 13.460 ) 
    Source Clock Delay      (SCD):    3.388ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.878     3.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDPE (Prop_fdpe_C_Q)         0.518     3.906 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.708     9.614    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    16.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.824    
                         clock uncertainty           -0.035    16.789    
    RAMB18_X4Y10         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.421    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.456ns (7.803%)  route 5.388ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 16.626 - 13.460 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.886     3.396    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDPE (Prop_fdpe_C_Q)         0.456     3.852 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.388     9.240    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.864    16.626    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.834    
                         clock uncertainty           -0.035    16.799    
    RAMB18_X4Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.431    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.456ns (7.857%)  route 5.348ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 16.616 - 13.460 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.873     3.383    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y22        FDPE (Prop_fdpe_C_Q)         0.456     3.839 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.348     9.186    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.854    16.616    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.824    
                         clock uncertainty           -0.035    16.789    
    RAMB18_X5Y8          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.421    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.419ns (7.859%)  route 4.913ns (92.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 16.702 - 13.460 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968     0.968 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.478    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032     2.510 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.871     3.381    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDPE (Prop_fdpe_C_Q)         0.419     3.800 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.913     8.712    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.924    14.384 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.919    15.762 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.940    16.702    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.208    16.910    
                         clock uncertainty           -0.035    16.875    
    RAMB18_X3Y8          FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    14.332    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.858ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.128ns (5.492%)  route 2.203ns (94.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.148    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.276 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.203     3.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.391     1.565    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.264    
    RAMB18_X3Y8          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.621    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.929ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.141ns (5.835%)  route 2.276ns (94.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y22        FDPE (Prop_fdpe_C_Q)         0.141     1.292 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.276     3.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.355     1.529    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.228    
    RAMB18_X5Y8          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.639    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.934ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.164ns (6.779%)  route 2.255ns (93.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.280     1.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDPE (Prop_fdpe_C_Q)         0.164     1.316 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.255     3.571    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.354     1.528    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.227    
    RAMB18_X4Y10         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.638    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             3.000ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.141ns (5.662%)  route 2.349ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.157    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDPE (Prop_fdpe_C_Q)         0.141     1.298 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.349     3.647    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.364     1.538    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.237    
    RAMB18_X4Y14         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.648    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             4.214ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.141ns (3.778%)  route 3.591ns (96.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X106Y14        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y14        FDPE (Prop_fdpe_C_Q)         0.141     1.272 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.591     4.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.741    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.432     1.173 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.365     1.539    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.238    
    RAMB18_X5Y4          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.649    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  4.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  CLKDIV_c_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.518ns (5.865%)  route 8.314ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 16.582 - 13.460 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889     3.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X98Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.518     3.871 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           8.314    12.184    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.865    16.582    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.789    
                         clock uncertainty           -0.035    16.754    
    RAMB18_X5Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.386    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 0.419ns (5.206%)  route 7.630ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 16.585 - 13.460 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887     3.351    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.630    11.400    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.868    16.585    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.792    
                         clock uncertainty           -0.035    16.757    
    RAMB18_X4Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.543    14.214    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 0.518ns (7.567%)  route 6.328ns (92.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 16.573 - 13.460 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882     3.346    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDPE (Prop_fdpe_C_Q)         0.518     3.864 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.328    10.191    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.856    16.573    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.780    
                         clock uncertainty           -0.035    16.745    
    RAMB18_X5Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.377    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.419ns (6.782%)  route 5.759ns (93.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 16.574 - 13.460 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887     3.351    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.419     3.770 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.759     9.529    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.857    16.574    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.781    
                         clock uncertainty           -0.035    16.746    
    RAMB18_X4Y28         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.540    14.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.206    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0_1 rise@13.460ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 0.518ns (8.375%)  route 5.667ns (91.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 16.658 - 13.460 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922     0.922 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.432    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.464 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.962     3.426    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X86Y85         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.518     3.944 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.667     9.611    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.878    14.338 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.797    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.716 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.941    16.658    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.865    
                         clock uncertainty           -0.035    16.830    
    RAMB18_X3Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.462    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  4.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.004ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.128ns (5.259%)  route 2.306ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.306     3.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.357     1.485    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.184    
    RAMB18_X4Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     0.542    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.043ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.164ns (6.464%)  route 2.373ns (93.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X86Y85         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.302 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.373     3.675    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.394     1.522    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.221    
    RAMB18_X3Y32         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.632    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.376ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.164ns (5.731%)  route 2.698ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.111    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDPE (Prop_fdpe_C_Q)         0.164     1.275 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.698     3.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.358     1.486    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.185    
    RAMB18_X5Y32         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.596    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             4.167ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.128ns (3.549%)  route 3.479ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.479     4.720    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.368     1.496    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.195    
    RAMB18_X4Y36         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.643     0.552    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.586ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.164ns (4.023%)  route 3.913ns (95.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X98Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.278 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.913     5.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.127 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.366     1.494    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV_c_0
    RAMB18_X5Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.301     1.193    
    RAMB18_X5Y36         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.604    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                  4.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.268ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.456ns (15.594%)  route 2.468ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 21.553 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.468     4.592    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X56Y42         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.553    21.553    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X56Y42         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]/C
                         clock pessimism              0.014    21.567    
                         clock uncertainty           -0.302    21.265    
    SLICE_X56Y42         FDCE (Recov_fdce_C_CLR)     -0.405    20.860    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         20.860    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 16.268    

Slack (MET) :             16.268ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.456ns (15.594%)  route 2.468ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 21.553 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.468     4.592    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X56Y42         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.553    21.553    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X56Y42         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]/C
                         clock pessimism              0.014    21.567    
                         clock uncertainty           -0.302    21.265    
    SLICE_X56Y42         FDCE (Recov_fdce_C_CLR)     -0.405    20.860    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         20.860    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 16.268    

Slack (MET) :             16.268ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.456ns (15.594%)  route 2.468ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 21.553 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.468     4.592    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X56Y42         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.553    21.553    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X56Y42         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]/C
                         clock pessimism              0.014    21.567    
                         clock uncertainty           -0.302    21.265    
    SLICE_X56Y42         FDCE (Recov_fdce_C_CLR)     -0.405    20.860    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/FSM_sequential_spi_seq_reg[3]
  -------------------------------------------------------------------
                         required time                         20.860    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 16.268    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    

Slack (MET) :             16.271ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.358%)  route 2.513ns (84.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.668     1.668    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.456     2.124 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         2.513     4.637    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X57Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        1.555    21.555    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.014    21.569    
                         clock uncertainty           -0.302    21.267    
    SLICE_X57Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    20.908    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                 16.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.112%)  route 0.120ns (45.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.561     0.561    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y40         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.828     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.510    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.112%)  route 0.120ns (45.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.561     0.561    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y40         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.828     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.510    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.112%)  route 0.120ns (45.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.561     0.561    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y40         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.828     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.510    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.112%)  route 0.120ns (45.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.561     0.561    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y40         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.828     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y40         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.510    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.112%)  route 0.120ns (45.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.561     0.561    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X42Y40         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.828     0.828    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y40         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.251     0.577    
    SLICE_X42Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.506    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.023%)  route 0.109ns (45.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.584     0.584    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.712 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.109     0.821    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y47         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.853     0.853    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y47         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.253     0.600    
    SLICE_X58Y47         FDPE (Remov_fdpe_C_PRE)     -0.124     0.476    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_32_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.484%)  route 0.372ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.562     0.562    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.372     1.075    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X51Y44         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.825     0.825    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[10]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.484%)  route 0.372ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.562     0.562    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.372     1.075    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X51Y44         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.825     0.825    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[2]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.484%)  route 0.372ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.562     0.562    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.372     1.075    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X51Y44         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.825     0.825    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.484%)  route 0.372ns (72.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.562     0.562    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y44         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=154, routed)         0.372     1.075    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/D[0]
    SLICE_X51Y44         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5952, routed)        0.825     0.825    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[5]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.728    fmc_imageon_gs_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/SPI_DATA_TX_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.580ns (29.282%)  route 1.401ns (70.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 8.311 - 6.730 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.838     1.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDPE (Prop_fdpe_C_Q)         0.456     2.294 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.839     3.133    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.124     3.257 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.562     3.819    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y49          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.581     8.311    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.426    
                         clock uncertainty           -0.111     8.315    
    SLICE_X8Y49          FDPE (Recov_fdpe_C_PRE)     -0.361     7.954    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.580ns (29.282%)  route 1.401ns (70.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 8.311 - 6.730 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.838     1.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDPE (Prop_fdpe_C_Q)         0.456     2.294 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.839     3.133    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.124     3.257 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.562     3.819    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y49          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.581     8.311    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y49          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.426    
                         clock uncertainty           -0.111     8.315    
    SLICE_X8Y49          FDPE (Recov_fdpe_C_PRE)     -0.361     7.954    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.774%)  route 1.436ns (71.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.840     1.840    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y111        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     2.296 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.954    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.078 f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     3.856    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X41Y105        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.653     8.383    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y105        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.165     8.548    
                         clock uncertainty           -0.111     8.437    
    SLICE_X41Y105        FDPE (Recov_fdpe_C_PRE)     -0.359     8.078    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.774%)  route 1.436ns (71.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.840     1.840    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y111        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     2.296 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.954    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.078 f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     3.856    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X41Y105        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.653     8.383    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y105        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.165     8.548    
                         clock uncertainty           -0.111     8.437    
    SLICE_X41Y105        FDPE (Recov_fdpe_C_PRE)     -0.359     8.078    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.580ns (28.774%)  route 1.436ns (71.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 8.383 - 6.730 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.840     1.840    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y111        FDRE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     2.296 r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     2.954    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X40Y111        LUT2 (Prop_lut2_I1_O)        0.124     3.078 f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.778     3.856    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X41Y105        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.653     8.383    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y105        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.165     8.548    
                         clock uncertainty           -0.111     8.437    
    SLICE_X41Y105        FDPE (Recov_fdpe_C_PRE)     -0.359     8.078    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.642ns (33.253%)  route 1.289ns (66.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.839     1.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.518     2.357 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.809     3.166    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     3.290 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.479     3.770    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X6Y47          FDPE (Recov_fdpe_C_PRE)     -0.361     8.032    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.642ns (33.253%)  route 1.289ns (66.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.389 - 6.730 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.839     1.839    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDPE (Prop_fdpe_C_Q)         0.518     2.357 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.809     3.166    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     3.290 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.479     3.770    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X6Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.659     8.389    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.115     8.504    
                         clock uncertainty           -0.111     8.393    
    SLICE_X6Y47          FDPE (Recov_fdpe_C_PRE)     -0.361     8.032    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.170%)  route 1.281ns (68.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.388 - 6.730 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.838     1.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.456     2.294 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     2.949    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     3.073 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.626     3.699    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y46          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.658     8.388    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     8.503    
                         clock uncertainty           -0.111     8.392    
    SLICE_X6Y46          FDPE (Recov_fdpe_C_PRE)     -0.361     8.031    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.170%)  route 1.281ns (68.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.388 - 6.730 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.838     1.838    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.456     2.294 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     2.949    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     3.073 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.626     3.699    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X6Y46          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.658     8.388    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     8.503    
                         clock uncertainty           -0.111     8.392    
    SLICE_X6Y46          FDPE (Recov_fdpe_C_PRE)     -0.361     8.031    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_fpga_1 rise@6.730ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.675%)  route 1.311ns (69.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 8.431 - 6.730 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.882     1.882    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y4         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDPE (Prop_fdpe_C_Q)         0.456     2.338 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.692     3.030    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X112Y4         LUT2 (Prop_lut2_I0_O)        0.124     3.154 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.619     3.773    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X110Y7         FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.730     6.730 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.730 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       1.701     8.431    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X110Y7         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.155     8.586    
                         clock uncertainty           -0.111     8.475    
    SLICE_X110Y7         FDPE (Recov_fdpe_C_PRE)     -0.359     8.116    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.766 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     0.898    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y46          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y46          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     0.662    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.570    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.766 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     0.898    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y46          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y46          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.233     0.662    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.570    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.766 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     0.898    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y46          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y46          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.233     0.662    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.570    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.632%)  route 0.132ns (48.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.766 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     0.898    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y46          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.233     0.662    
    SLICE_X3Y46          FDPE (Remov_fdpe_C_PRE)     -0.095     0.567    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     0.789 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     0.913    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y45          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y45          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.254     0.641    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     0.789 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     0.913    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y45          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y45          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.254     0.641    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     0.789 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     0.913    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y45          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y45          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.254     0.641    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     0.789 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     0.913    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y45          FDCE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y45          FDCE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.254     0.641    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.953%)  route 0.124ns (43.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.625     0.625    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y46          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDPE (Prop_fdpe_C_Q)         0.164     0.789 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     0.913    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y45          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.895     0.895    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y45          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.254     0.641    
    SLICE_X0Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.570    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.127%)  route 0.122ns (48.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.626     0.626    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.122     0.876    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y47          FDPE                                         f  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  fmc_imageon_gs_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=21351, routed)       0.896     0.896    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDPE                                         r  fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.257     0.639    
    SLICE_X2Y47          FDPE (Remov_fdpe_C_PRE)     -0.124     0.515    fmc_imageon_gs_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc1_vita_clk
  To Clock:  fmc1_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.691%)  route 1.593ns (73.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.725     5.375    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y35         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y35         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.968     6.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.923 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.625     7.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y36         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.550    11.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.421    12.080    
                         clock uncertainty           -0.035    12.044    
    SLICE_X70Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    11.685    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.691%)  route 1.593ns (73.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 11.658 - 6.730 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.725     5.375    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y35         FDRE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y35         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.968     6.799    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.923 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.625     7.548    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y36         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.550    11.658    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.421    12.080    
                         clock uncertainty           -0.035    12.044    
    SLICE_X70Y36         FDPE (Recov_fdpe_C_PRE)     -0.359    11.685    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.056%)  route 1.350ns (69.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 11.804 - 6.730 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.879     5.529    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y5         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDPE (Prop_fdpe_C_Q)         0.456     5.985 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.505    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X113Y5         LUT2 (Prop_lut2_I0_O)        0.124     6.629 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.830     7.458    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X113Y11        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.696    11.804    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y11        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.426    12.231    
                         clock uncertainty           -0.035    12.195    
    SLICE_X113Y11        FDPE (Recov_fdpe_C_PRE)     -0.359    11.836    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.056%)  route 1.350ns (69.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 11.804 - 6.730 ) 
    Source Clock Delay      (SCD):    5.529ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.879     5.529    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y5         FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y5         FDPE (Prop_fdpe_C_Q)         0.456     5.985 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     6.505    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X113Y5         LUT2 (Prop_lut2_I0_O)        0.124     6.629 f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.830     7.458    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X113Y11        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.696    11.804    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y11        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.426    12.231    
                         clock uncertainty           -0.035    12.195    
    SLICE_X113Y11        FDPE (Recov_fdpe_C_PRE)     -0.359    11.836    fmc_imageon_gs_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.005%)  route 1.332ns (71.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 11.725 - 6.730 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.798     5.448    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.518     5.966 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.332     7.297    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y10         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.617    11.725    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                         clock pessimism              0.386    12.112    
                         clock uncertainty           -0.035    12.076    
    SLICE_X90Y10         FDCE (Recov_fdce_C_CLR)     -0.361    11.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.005%)  route 1.332ns (71.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 11.725 - 6.730 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.798     5.448    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.518     5.966 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.332     7.297    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y10         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.617    11.725    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                         clock pessimism              0.386    12.112    
                         clock uncertainty           -0.035    12.076    
    SLICE_X90Y10         FDCE (Recov_fdce_C_CLR)     -0.361    11.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.518ns (28.005%)  route 1.332ns (71.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 11.725 - 6.730 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.798     5.448    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.518     5.966 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.332     7.297    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y10         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.617    11.725    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X90Y10         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                         clock pessimism              0.386    12.112    
                         clock uncertainty           -0.035    12.076    
    SLICE_X90Y10         FDCE (Recov_fdce_C_CLR)     -0.361    11.715    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.580ns (31.004%)  route 1.291ns (68.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 11.599 - 6.730 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.665     5.315    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.771 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     6.426    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.550 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     7.185    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y2          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.491    11.599    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y2          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.420    12.020    
                         clock uncertainty           -0.035    11.984    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    11.625    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.580ns (31.004%)  route 1.291ns (68.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 11.599 - 6.730 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.665     5.315    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.771 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     6.426    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.550 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     7.185    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y2          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.491    11.599    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y2          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.420    12.020    
                         clock uncertainty           -0.035    11.984    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    11.625    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.580ns (31.004%)  route 1.291ns (68.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 11.599 - 6.730 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.665     5.315    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y1          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDPE (Prop_fdpe_C_Q)         0.456     5.771 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     6.426    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.550 f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.635     7.185    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X49Y2          FDPE                                         f  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.491    11.599    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y2          FDPE                                         r  fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.420    12.020    
                         clock uncertainty           -0.035    11.984    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359    11.625    fmc_imageon_gs_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.611     1.731    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.164     1.895 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.141     2.036    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X102Y8         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.881     2.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y8         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.642     1.747    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.611     1.731    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.164     1.895 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.141     2.036    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X102Y8         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.881     2.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y8         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
                         clock pessimism             -0.642     1.747    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.792%)  route 0.141ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.611     1.731    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y9         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDPE (Prop_fdpe_C_Q)         0.164     1.895 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          0.141     2.036    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X102Y8         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.881     2.389    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y8         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]/C
                         clock pessimism             -0.642     1.747    
    SLICE_X102Y8         FDCE (Remov_fdce_C_CLR)     -0.067     1.680    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y34         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y34         FDPE (Prop_fdpe_C_Q)         0.128     1.829 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.948    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y35         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.847     2.355    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.639     1.716    
    SLICE_X71Y35         FDPE (Remov_fdpe_C_PRE)     -0.149     1.567    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.643    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - fmc1_vita_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.517%)  route 0.191ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.581     1.701    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y36         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.842 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     2.033    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X74Y35         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.848     2.356    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X74Y35         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.621     1.735    
    SLICE_X74Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     1.640    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  fmc1_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.456ns (17.996%)  route 2.078ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        -2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 11.729 - 6.730 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.078    10.136    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y10        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.621    11.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y10        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.272    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X105Y10        FDPE (Recov_fdpe_C_PRE)     -0.359    11.607    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc1_vita_clk rise@6.730ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.456ns (17.996%)  route 2.078ns (82.004%))
  Logic Levels:           0  
  Clock Path Skew:        -2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 11.729 - 6.730 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.078    10.136    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y10        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      6.730     6.730 r  
    Y18                                               0.000     6.730 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281     8.011 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.017    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.108 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.621    11.729    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y10        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.272    12.001    
                         clock uncertainty           -0.035    11.966    
    SLICE_X105Y10        FDPE (Recov_fdpe_C_PRE)     -0.359    11.607    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  1.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.976%)  route 0.868ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.359    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.141     2.500 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.868     3.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y10        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.880     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y10        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.388     2.001    
    SLICE_X105Y10        FDPE (Remov_fdpe_C_PRE)     -0.095     1.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc1_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc1_vita_clk rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.141ns (13.976%)  route 0.868ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.280     2.359    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.141     2.500 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         0.868     3.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X105Y10        FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc1_vita_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.880     2.388    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X105Y10        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.388     2.001    
    SLICE_X105Y10        FDPE (Remov_fdpe_C_PRE)     -0.095     1.906    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  1.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc2_vita_clk
  To Clock:  fmc2_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.358%)  route 1.375ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.375     7.267    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X89Y72         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.358%)  route 1.375ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.375     7.267    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X89Y72         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.358%)  route 1.375ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.375     7.267    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X89Y72         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.358%)  route 1.375ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.375     7.267    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X89Y72         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.358%)  route 1.375ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 11.603 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.375     7.267    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X89Y72         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.532    11.603    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y72         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]/C
                         clock pessimism              0.386    11.989    
                         clock uncertainty           -0.035    11.953    
    SLICE_X89Y72         FDCE (Recov_fdce_C_CLR)     -0.405    11.548    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.168%)  route 1.462ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.462     7.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X90Y71         FDCE (Recov_fdce_C_CLR)     -0.361    11.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.168%)  route 1.462ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.462     7.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X90Y71         FDCE (Recov_fdce_C_CLR)     -0.361    11.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.168%)  route 1.462ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.462     7.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X90Y71         FDCE (Recov_fdce_C_CLR)     -0.361    11.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.168%)  route 1.462ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.462     7.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X90Y71         FDCE (Recov_fdce_C_CLR)     -0.361    11.653    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.168%)  route 1.462ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 11.664 - 6.730 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.761     5.374    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         FDPE (Prop_fdpe_C_Q)         0.518     5.892 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=48, routed)          1.462     7.353    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X90Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.593    11.664    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X90Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.386    12.050    
                         clock uncertainty           -0.035    12.014    
    SLICE_X90Y71         FDCE (Recov_fdce_C_CLR)     -0.319    11.695    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  4.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.584%)  route 0.190ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.190     1.992    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/Q[0]
    SLICE_X88Y83         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X88Y83         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                         clock pessimism             -0.642     1.676    
    SLICE_X88Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.584%)  route 0.190ns (57.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.190     1.992    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X88Y83         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.317    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X88Y83         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.642     1.676    
    SLICE_X88Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.995%)  route 0.195ns (58.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.195     1.996    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X87Y80         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X87Y80         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.642     1.673    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.581    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.632%)  route 0.179ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.637     1.721    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y108        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.849 f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.179     2.029    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X36Y108        FDPE                                         f  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.909     2.380    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X36Y108        FDPE                                         r  fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.643     1.737    
    SLICE_X36Y108        FDPE (Remov_fdpe_C_PRE)     -0.125     1.612    fmc_imageon_gs_i/v_vid_in_axi4s_2/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - fmc2_vita_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.671%)  route 0.197ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.577     1.661    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y82         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=11, routed)          0.197     1.999    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X89Y80         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.843     2.314    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X89Y80         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.642     1.673    
    SLICE_X89Y80         FDPE (Remov_fdpe_C_PRE)     -0.095     1.578    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  fmc2_vita_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.518ns (18.890%)  route 2.224ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.224    10.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X88Y75         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X88Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    11.477    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc2_vita_clk rise@6.730ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.518ns (18.890%)  route 2.224ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        -2.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 11.600 - 6.730 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.224    10.312    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X88Y75         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      6.730     6.730 r  
    L18                                               0.000     6.730 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.974 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006     9.980    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    10.071 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.529    11.600    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.271    11.871    
                         clock uncertainty           -0.035    11.836    
    SLICE_X88Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    11.477    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  1.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.164ns (13.596%)  route 1.042ns (86.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.291     2.328    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.164     2.492 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.042     3.534    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X88Y75         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism             -0.387     1.921    
    SLICE_X88Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.826    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock fmc2_vita_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc2_vita_clk rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.164ns (13.596%)  route 1.042ns (86.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.291     2.328    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.164     2.492 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         1.042     3.534    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X88Y75         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc2_vita_clk rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.837     2.308    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y75         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.387     1.921    
    SLICE_X88Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.826    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  1.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.313%)  route 8.126ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 33.903 - 26.920 ) 
    Source Clock Delay      (SCD):    3.328ns = ( 16.788 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.818    16.788    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X106Y14        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y14        FDPE (Prop_fdpe_C_Q)         0.456    17.244 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           8.126    25.370    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.855    33.903    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.903    
                         clock uncertainty           -0.035    33.868    
    RAMB18_X5Y4          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.500    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.500    
                         arrival time                         -25.370    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        6.226ns  (logic 0.518ns (8.320%)  route 5.708ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.980ns = ( 33.900 - 26.920 ) 
    Source Clock Delay      (SCD):    3.388ns = ( 16.848 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.878    16.848    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDPE (Prop_fdpe_C_Q)         0.518    17.366 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.708    23.074    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.852    33.900    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.900    
                         clock uncertainty           -0.035    33.865    
    RAMB18_X4Y10         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.497    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.497    
                         arrival time                         -23.074    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.844ns  (logic 0.456ns (7.803%)  route 5.388ns (92.197%))
  Logic Levels:           0  
  Clock Path Skew:        3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.989ns = ( 33.909 - 26.920 ) 
    Source Clock Delay      (SCD):    3.396ns = ( 16.856 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.886    16.856    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDPE (Prop_fdpe_C_Q)         0.456    17.312 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.388    22.700    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.861    33.909    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.909    
                         clock uncertainty           -0.035    33.874    
    RAMB18_X4Y14         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.506    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.506    
                         arrival time                         -22.700    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.804ns  (logic 0.456ns (7.857%)  route 5.348ns (92.143%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.971ns = ( 33.891 - 26.920 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 16.843 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.873    16.843    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y22        FDPE (Prop_fdpe_C_Q)         0.456    17.299 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.348    22.646    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.843    33.891    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.891    
                         clock uncertainty           -0.035    33.856    
    RAMB18_X5Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.488    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.488    
                         arrival time                         -22.646    
  -------------------------------------------------------------------
                         slack                                  8.842    

Slack (MET) :             9.227ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0 rise@26.920ns - CLKDIV_c_0 rise@13.460ns)
  Data Path Delay:        5.332ns  (logic 0.419ns (7.859%)  route 4.913ns (92.141%))
  Logic Levels:           0  
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.057ns = ( 33.977 - 26.920 ) 
    Source Clock Delay      (SCD):    3.381ns = ( 16.841 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    Y19                                               0.000    13.460 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.968    14.428 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.938    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         1.032    15.970 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.871    16.841    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDPE (Prop_fdpe_C_Q)         0.419    17.260 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           4.913    22.172    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.929    33.977    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.977    
                         clock uncertainty           -0.035    33.942    
    RAMB18_X3Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.543    31.399    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.399    
                         arrival time                         -22.172    
  -------------------------------------------------------------------
                         slack                                  9.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.128ns (5.492%)  route 2.203ns (94.508%))
  Logic Levels:           0  
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.276     1.148    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X99Y25         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.276 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.203     3.479    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.388     3.293    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X3Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.293    
                         clock uncertainty            0.035     3.329    
    RAMB18_X3Y8          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.643     2.686    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.164ns (6.779%)  route 2.255ns (93.221%))
  Logic Levels:           0  
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.280     1.152    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X100Y29        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y29        FDPE (Prop_fdpe_C_Q)         0.164     1.316 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.255     3.571    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y10         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.357     3.262    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y10         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.262    
                         clock uncertainty            0.035     3.298    
    RAMB18_X4Y10         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.709    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.141ns (5.835%)  route 2.276ns (94.165%))
  Logic Levels:           0  
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.279     1.151    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X103Y22        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y22        FDPE (Prop_fdpe_C_Q)         0.141     1.292 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.276     3.568    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y8          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.352     3.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y8          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.035     3.293    
    RAMB18_X5Y8          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.141ns (5.662%)  route 2.349ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.285     1.157    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X101Y36        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDPE (Prop_fdpe_C_Q)         0.141     1.298 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.349     3.647    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y14         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.272    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X4Y14         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.272    
                         clock uncertainty            0.035     3.308    
    RAMB18_X4Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.719    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             2.150ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.141ns (3.778%)  route 3.591ns (96.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    Y19                                               0.000     0.000 r  IO_VITA_CAM_R_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    Y19                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.601    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.271     0.872 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.259     1.131    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X106Y14        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y14        FDPE (Prop_fdpe_C_Q)         0.141     1.272 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.591     4.863    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y4          FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.362     3.267    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_r
    RAMB18_X5Y4          FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.035     3.303    
    RAMB18_X5Y4          FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.714    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  2.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0
  To Clock:  vita_clk_div4_l_n_0

Setup :            0  Failing Endpoints,  Worst Slack       21.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.804ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.456ns (9.567%)  route 4.310ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.310    12.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y15         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y15         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X87Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    34.173    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.173    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 21.804    

Slack (MET) :             21.804ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.456ns (9.567%)  route 4.310ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.310    12.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y15         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y15         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X87Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    34.173    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.173    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 21.804    

Slack (MET) :             21.804ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.456ns (9.567%)  route 4.310ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.310    12.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y15         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y15         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X87Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    34.173    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.173    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 21.804    

Slack (MET) :             21.804ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.456ns (9.567%)  route 4.310ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.310    12.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y15         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y15         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X87Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    34.173    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.173    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 21.804    

Slack (MET) :             21.804ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.456ns (9.567%)  route 4.310ns (90.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 33.944 - 26.920 ) 
    Source Clock Delay      (SCD):    7.602ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.875     7.602    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_r
    SLICE_X93Y27         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y27         FDCE (Prop_fdce_C_Q)         0.456     8.058 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         4.310    12.368    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y15         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.896    33.944    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y15         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.567    
                         clock uncertainty           -0.035    34.532    
    SLICE_X87Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    34.173    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.173    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 21.804    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.332%)  route 1.910ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.910    10.118    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y16         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.640    34.583    
                         clock uncertainty           -0.035    34.548    
    SLICE_X89Y16         FDCE (Recov_fdce_C_CLR)     -0.405    34.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 24.024    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.332%)  route 1.910ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.910    10.118    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y16         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.640    34.583    
                         clock uncertainty           -0.035    34.548    
    SLICE_X89Y16         FDCE (Recov_fdce_C_CLR)     -0.405    34.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 24.024    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.332%)  route 1.910ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.910    10.118    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y16         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.640    34.583    
                         clock uncertainty           -0.035    34.548    
    SLICE_X89Y16         FDCE (Recov_fdce_C_CLR)     -0.405    34.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 24.024    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.332%)  route 1.910ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.910    10.118    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y16         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.640    34.583    
                         clock uncertainty           -0.035    34.548    
    SLICE_X89Y16         FDCE (Recov_fdce_C_CLR)     -0.405    34.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 24.024    

Slack (MET) :             24.024ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0 rise@26.920ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.332%)  route 1.910ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 33.943 - 26.920 ) 
    Source Clock Delay      (SCD):    7.690ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.549    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.650 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        2.047     5.696    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         1.031     6.727 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.963     7.690    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.518     8.208 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.910    10.118    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X89Y16         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                     26.920    26.920 r  
    Y18                                               0.000    26.920 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         1.281    28.201 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.207    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.298 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        1.832    32.130    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.918    33.048 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.895    33.943    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X89Y16         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.640    34.583    
                         clock uncertainty           -0.035    34.548    
    SLICE_X89Y16         FDCE (Recov_fdce_C_CLR)     -0.405    34.143    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.143    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 24.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.114%)  route 0.151ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.151     2.704    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y12         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y12         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.849     2.406    
    SLICE_X86Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.339    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.312     2.391    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y30         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDPE (Prop_fdpe_C_Q)         0.128     2.519 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     2.638    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y31         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.350     3.255    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y31         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.849     2.406    
    SLICE_X75Y31         FDPE (Remov_fdpe_C_PRE)     -0.149     2.257    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.713%)  route 0.159ns (49.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.159     2.713    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y13         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.351     3.256    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.841     2.415    
    SLICE_X84Y13         FDCE (Remov_fdce_C_CLR)     -0.092     2.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.713%)  route 0.159ns (49.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.159     2.713    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y13         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.351     3.256    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism             -0.841     2.415    
    SLICE_X84Y13         FDCE (Remov_fdce_C_CLR)     -0.092     2.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0 rise@0.000ns - vita_clk_div4_l_n_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.713%)  route 0.159ns (49.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.095    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.121 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.688     1.809    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.079 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.311     2.390    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y13         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDPE (Prop_fdpe_C_Q)         0.164     2.554 f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=36, routed)          0.159     2.713    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y13         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fmc_imageon_vclk_r (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_r
    Y18                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  fmc_imageon_vclk_r_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.479    fmc_imageon_vclk_r_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.508 r  fmc_imageon_vclk_r_IBUF_BUFG_inst/O
                         net (fo=2458, routed)        0.966     2.474    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     2.905 r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.351     3.256    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y13         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism             -0.841     2.415    
    SLICE_X84Y13         FDCE (Remov_fdce_C_CLR)     -0.092     2.323    fmc_imageon_gs_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        8.832ns  (logic 0.518ns (5.865%)  route 8.314ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.938ns = ( 33.858 - 26.920 ) 
    Source Clock Delay      (SCD):    3.353ns = ( 16.813 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.889    16.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X98Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.518    17.331 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           8.314    25.644    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.860    33.858    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.858    
                         clock uncertainty           -0.035    33.823    
    RAMB18_X5Y36         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.455    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.455    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        8.049ns  (logic 0.419ns (5.206%)  route 7.630ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.941ns = ( 33.861 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.419    17.230 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           7.630    24.860    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.863    33.861    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.861    
                         clock uncertainty           -0.035    33.826    
    RAMB18_X4Y36         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.543    31.283    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.283    
                         arrival time                         -24.860    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        6.846ns  (logic 0.518ns (7.567%)  route 6.328ns (92.433%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 33.852 - 26.920 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 16.806 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.882    16.806    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDPE (Prop_fdpe_C_Q)         0.518    17.324 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           6.328    23.651    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.854    33.852    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.852    
                         clock uncertainty           -0.035    33.817    
    RAMB18_X5Y32         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.449    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.449    
                         arrival time                         -23.651    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        6.178ns  (logic 0.419ns (6.782%)  route 5.759ns (93.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.924ns = ( 33.844 - 26.920 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 16.811 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.887    16.811    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.419    17.230 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.759    22.989    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.846    33.844    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.844    
                         clock uncertainty           -0.035    33.809    
    RAMB18_X4Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.540    31.269    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.269    
                         arrival time                         -22.989    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - CLKDIV_c_0_1 rise@13.460ns)
  Data Path Delay:        6.185ns  (logic 0.518ns (8.375%)  route 5.667ns (91.625%))
  Logic Levels:           0  
  Clock Path Skew:        3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.017ns = ( 33.937 - 26.920 ) 
    Source Clock Delay      (SCD):    3.426ns = ( 16.886 - 13.460 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                     13.460    13.460 r  
    K19                                               0.000    13.460 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.922    14.382 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    14.892    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    15.924 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.962    16.886    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X86Y85         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.518    17.404 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           5.667    23.071    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.939    33.937    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    33.937    
                         clock uncertainty           -0.035    33.902    
    RAMB18_X3Y32         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    31.534    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         31.534    
                         arrival time                         -23.071    
  -------------------------------------------------------------------
                         slack                                  8.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.128ns (5.259%)  route 2.306ns (94.741%))
  Logic Levels:           0  
  Clock Path Skew:        2.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.219ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.306     3.547    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y28         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.354     3.219    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y28         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.219    
                         clock uncertainty            0.035     3.255    
    RAMB18_X4Y28         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     2.613    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.164ns (6.464%)  route 2.373ns (93.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.311     1.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV_c_0
    SLICE_X86Y85         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDPE (Prop_fdpe_C_Q)         0.164     1.302 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.373     3.675    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X3Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.396     3.261    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X3Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.035     3.297    
    RAMB18_X3Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.164ns (5.731%)  route 2.698ns (94.269%))
  Logic Levels:           0  
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.284     1.111    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV_c_0
    SLICE_X102Y83        FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDPE (Prop_fdpe_C_Q)         0.164     1.275 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           2.698     3.972    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y32         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.360     3.225    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y32         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.225    
                         clock uncertainty            0.035     3.261    
    RAMB18_X5Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.672    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             2.093ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.128ns (3.549%)  route 3.479ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.286     1.113    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV_c_0
    SLICE_X95Y87         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.241 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.479     4.720    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.369     3.234    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X4Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.234    
                         clock uncertainty            0.035     3.270    
    RAMB18_X4Y36         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.643     2.627    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0_1  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - CLKDIV_c_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.164ns (4.023%)  route 3.913ns (95.977%))
  Logic Levels:           0  
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0_1 rise edge)
                                                      0.000     0.000 r  
    K19                                               0.000     0.000 r  IO_VITA_CAM_L_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    K19                  IBUFDS (Prop_ibufds_I_O)     0.350     0.350 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.556    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/I
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.827 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=174, routed)         0.287     1.114    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV_c_0
    SLICE_X98Y89         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.278 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           3.913     5.190    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y36         FIFO18E1                                     f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.367     3.232    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fmc_imageon_vclk_l
    RAMB18_X5Y36         FIFO18E1                                     r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     3.232    
                         clock uncertainty            0.035     3.268    
    RAMB18_X5Y36         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.679    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           5.190    
  -------------------------------------------------------------------
                         slack                                  2.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vita_clk_div4_l_n_0_1
  To Clock:  vita_clk_div4_l_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack       22.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.903ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.518ns (14.517%)  route 3.050ns (85.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.050    11.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X95Y71         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y71         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X95Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    34.041    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         34.041    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 22.903    

Slack (MET) :             22.903ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.518ns (14.517%)  route 3.050ns (85.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.050    11.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X95Y71         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y71         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X95Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    34.041    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         34.041    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 22.903    

Slack (MET) :             22.903ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.518ns (14.517%)  route 3.050ns (85.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         3.050    11.138    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X95Y71         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X95Y71         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X95Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    34.041    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         34.041    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 22.903    

Slack (MET) :             23.328ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.518ns (16.503%)  route 2.621ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 33.810 - 26.920 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.621    10.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y73         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.812    33.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y73         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.623    34.432    
                         clock uncertainty           -0.035    34.397    
    SLICE_X94Y73         FDPE (Recov_fdpe_C_PRE)     -0.361    34.036    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         34.036    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 23.328    

Slack (MET) :             23.370ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.518ns (16.503%)  route 2.621ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 33.810 - 26.920 ) 
    Source Clock Delay      (SCD):    7.569ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.893     7.569    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/fmc_imageon_vclk_l
    SLICE_X92Y97         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y97         FDCE (Prop_fdce_C_Q)         0.518     8.087 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/startframe_reg/Q
                         net (fo=403, routed)         2.621    10.708    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X94Y73         FDPE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.812    33.810    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y73         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.623    34.432    
                         clock uncertainty           -0.035    34.397    
    SLICE_X94Y73         FDPE (Recov_fdpe_C_PRE)     -0.319    34.078    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         34.078    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 23.370    

Slack (MET) :             24.088ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.456ns (19.393%)  route 1.895ns (80.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y69         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDPE (Prop_fdpe_C_Q)         0.456     8.011 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.895     9.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X99Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X99Y71         FDCE (Recov_fdce_C_CLR)     -0.405    33.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.995    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                 24.088    

Slack (MET) :             24.088ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.456ns (19.393%)  route 1.895ns (80.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y69         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDPE (Prop_fdpe_C_Q)         0.456     8.011 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.895     9.907    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X99Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X99Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X99Y71         FDCE (Recov_fdce_C_CLR)     -0.405    33.995    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.995    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                 24.088    

Slack (MET) :             24.114ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.240%)  route 1.914ns (80.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y69         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDPE (Prop_fdpe_C_Q)         0.456     8.011 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.914     9.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X94Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X94Y71         FDCE (Recov_fdce_C_CLR)     -0.361    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 24.114    

Slack (MET) :             24.114ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.240%)  route 1.914ns (80.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y69         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDPE (Prop_fdpe_C_Q)         0.456     8.011 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.914     9.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X94Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X94Y71         FDCE (Recov_fdce_C_CLR)     -0.361    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 24.114    

Slack (MET) :             24.114ns  (required time - arrival time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            26.920ns  (vita_clk_div4_l_n_0_1 rise@26.920ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.240%)  route 1.914ns (80.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 33.813 - 26.920 ) 
    Source Clock Delay      (SCD):    7.555ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.512    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.613 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         2.033     5.645    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     6.676 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.879     7.555    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y69         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y69         FDPE (Prop_fdpe_C_Q)         0.456     8.011 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=48, routed)          1.914     9.925    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X94Y71         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                     26.920    26.920 r  
    L18                                               0.000    26.920 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000    26.920    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.164 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           2.006    30.170    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    30.261 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.818    32.080    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    32.998 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.815    33.813    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X94Y71         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.623    34.435    
                         clock uncertainty           -0.035    34.400    
    SLICE_X94Y71         FDCE (Recov_fdce_C_CLR)     -0.361    34.039    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         34.039    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 24.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.801%)  route 0.196ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.196     2.678    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y77         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.341     3.206    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y77         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.851     2.355    
    SLICE_X86Y77         FDCE (Remov_fdce_C_CLR)     -0.067     2.288    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.908%)  route 0.212ns (60.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     2.694    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y78         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.342     3.207    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.851     2.356    
    SLICE_X86Y78         FDCE (Remov_fdce_C_CLR)     -0.067     2.289    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.908%)  route 0.212ns (60.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     2.694    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y78         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.342     3.207    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.851     2.356    
    SLICE_X86Y78         FDCE (Remov_fdce_C_CLR)     -0.067     2.289    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.908%)  route 0.212ns (60.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     2.694    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y78         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.342     3.207    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.851     2.356    
    SLICE_X86Y78         FDCE (Remov_fdce_C_CLR)     -0.067     2.289    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Destination:            fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_div4_l_n_0_1  {rise@0.000ns fall@13.460ns period=26.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_div4_l_n_0_1 rise@0.000ns - vita_clk_div4_l_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.908%)  route 0.212ns (60.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.058    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.084 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.683     1.767    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     2.037 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.303     2.340    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y76         FDPE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDPE (Prop_fdpe_C_Q)         0.141     2.481 f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     2.694    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X86Y78         FDCE                                         f  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_div4_l_n_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk_l (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_vclk_l
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  fmc_imageon_vclk_l_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.442    fmc_imageon_vclk_l_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.471 r  fmc_imageon_vclk_l_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.963     2.434    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.865 r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=2030, routed)        0.342     3.207    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y78         FDCE                                         r  fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.851     2.356    
    SLICE_X86Y78         FDCE (Remov_fdce_C_CLR)     -0.067     2.289    fmc_imageon_gs_i/onsemi_vita_cam_L_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.404    





