## This is a most popular repository list for Verilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 1376 | 643 | 31 | 11 months ago | [e200_opensource](https://github.com/SI-RISCV/e200_opensource)/1 | The Ultra-Low Power RISC Core |
| 1314 | 355 | 24 | 3 months ago | [picorv32](https://github.com/cliffordwolf/picorv32)/2 | PicoRV32 - A Size-Optimized RISC-V CPU |
| 1129 | 387 | 22 | 8 months ago | [wujian100_open](https://github.com/T-head-Semi/wujian100_open)/3 | IC design and development should be fasterÔºåsimpler and more reliable |
| 927 | 59 | 2 | 1 year, 4 months ago | [amiga2000-gfxcard](https://github.com/mntmn/amiga2000-gfxcard)/4 | MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog |
| 910 | 354 | 175 | 2 years ago | [hw](https://github.com/nvdla/hw)/5 | RTL, Cmodel, and testbench for NVDLA |
| 859 | 107 | 7 | 28 days ago | [darkriscv](https://github.com/darklife/darkriscv)/6 | opensouce RISC-V cpu core implemented in Verilog from scratch in one night! |
| 605 | 157 | 10 | 2 years ago | [miaow](https://github.com/VerticalResearchGroup/miaow)/7 | An open source GPU based off of the AMD Southern Islands ISA. |
| 587 | 895 | 25 | 2 days ago | [hdl](https://github.com/analogdevicesinc/hdl)/8 | HDL libraries and projects |
| 568 | 67 | 0 | a month ago | [zipcpu](https://github.com/ZipCPU/zipcpu)/9 | A small, light weight, RISC CPU soft core |
| 541 | 185 | 28 | 2 years ago | [oh](https://github.com/aolofsson/oh)/10 | Verilog library for ASIC and FPGA designers |
| 539 | 188 | 15 | 22 hours ago | [verilog-ethernet](https://github.com/alexforencich/verilog-ethernet)/11 | Verilog Ethernet components for FPGA implementation |
| 479 | 413 | 30 | a month ago | [uhd](https://github.com/EttusResearch/uhd)/12 | The USRP‚Ñ¢ Hardware Driver Repository |
| 458 | 73 | 8 | 15 hours ago | [corundum](https://github.com/ucsdsysnet/corundum)/13 | Open source, high performance, FPGA-based NIC |
| 386 | 133 | 4 | 4 months ago | [open-fpga-verilog-tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial)/14 | Learn how to design digital systems and synthesize them into an FPGA using only opensource tools |
| 376 | 84 | 41 | 5 months ago | [sd2snes](https://github.com/mrehkopf/sd2snes)/15 | SD card based multi-purpose cartridge for the SNES |
| 373 | 150 | 1 | 2 years ago | [mips-cpu](https://github.com/jmahler/mips-cpu)/16 | MIPS CPU implemented in Verilog |
| 358 | 174 | 6 | 1 year, 9 months ago | [ODriveHardware](https://github.com/madcowswe/ODriveHardware)/17 | High performance motor control |
| 348 | 69 | 0 | 7 months ago | [LeFlow](https://github.com/danielholanda/LeFlow)/18 | Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks |
| 312 | 114 | 24 | 23 days ago | [mor1kx](https://github.com/openrisc/mor1kx)/19 | mor1kx - an OpenRISC 1000 processor IP core |
| 285 | 135 | 0 | 5 years ago | [FPGA-Imaging-Library](https://github.com/dtysky/FPGA-Imaging-Library)/20 | An open source library for image processing on FPGA. |
| 280 | 46 | 11 | 3 months ago | [riscv-formal](https://github.com/SymbioticEDA/riscv-formal)/21 | RISC-V Formal Verification Framework |
| 276 | 146 | 37 | 3 years ago | [riffa](https://github.com/KastnerRG/riffa)/22 | The RIFFA development repository |
| 268 | 89 | 7 | 1 year, 3 months ago | [icezum](https://github.com/FPGAwars/icezum)/23 | :star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board |
| 265 | 93 | 0 | 2 years ago | [verilog](https://github.com/seldridge/verilog)/24 | Repository for basic (and not so basic) Verilog blocks with high re-use potential |
| 264 | 122 | 14 | 8 years ago | [netfpga](https://github.com/NetFPGA/netfpga)/25 | NetFPGA 1G infrastructure and gateware |
| 239 | 30 | 8 | 2 months ago | [VerilogBoy](https://github.com/zephray/VerilogBoy)/26 | A Pi emulating a GameBoy sounds cheap. What about an FPGA? |
| 236 | 24 | 3 | 1 year, 2 months ago | [Project-Zipline](https://github.com/opencomputeproject/Project-Zipline)/27 | Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm. |
| 236 | 79 | 5 | 22 hours ago | [verilog-axi](https://github.com/alexforencich/verilog-axi)/28 | Verilog AXI components for FPGA implementation |
| 235 | 36 | 9 | a day ago | [serv](https://github.com/olofk/serv)/29 | SERV - The SErial RISC-V CPU |
| 234 | 112 | 6 | 6 years ago | [FPGA-Litecoin-Miner](https://github.com/kramble/FPGA-Litecoin-Miner)/30 | A litecoin scrypt miner implemented with FPGA on-chip memory.  |
| 207 | 90 | 15 | 2 years ago | [convolution_network_on_FPGA](https://github.com/hunterlew/convolution_network_on_FPGA)/31 | CNN acceleration on virtex-7 FPGA with verilog HDL |
| 208 | 20 | 65 | 5 months ago | [ucr-eecs168-lab](https://github.com/sheldonucr/ucr-eecs168-lab)/32 | The lab schedules for EECS168 at UC Riverside |
| 205 | 52 | 2 | 2 years ago | [zet](https://github.com/marmolejo/zet)/33 | Open source implementation of a x86 processor |
| 192 | 19 | 20 | 10 months ago | [spispy](https://github.com/osresearch/spispy)/34 | An open source SPI flash emulator and monitor |
| 191 | 36 | 1 | 3 years ago | [ridecore](https://github.com/ridecore/ridecore)/35 | RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL. |
| 183 | 82 | 2 | a month ago | [cores](https://github.com/ultraembedded/cores)/36 | Various HDL (Verilog) IP Cores |
| 179 | 26 | 3 | 3 days ago | [Flute](https://github.com/bluespec/Flute)/37 | RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance |
| 179 | 49 | 22 | 8 years ago | [fpga_nes](https://github.com/brianbennett/fpga_nes)/38 | FPGA-based Nintendo Entertainment System Emulator |
| 176 | 34 | 11 | 3 days ago | [Piccolo](https://github.com/bluespec/Piccolo)/39 | RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) |
| 174 | 62 | 0 | 10 days ago | [basic_verilog](https://github.com/pConst/basic_verilog)/40 | Must-have verilog systemverilog modules |
| 173 | 60 | 1 | 4 years ago | [verilog-6502](https://github.com/Arlet/verilog-6502)/41 | A Verilog HDL model of the MOS 6502 CPU |
| 172 | 67 | 14 | 10 months ago | [fpu](https://github.com/dawsonjon/fpu)/42 | synthesiseable ieee 754 floating point library in verilog  |
| 169 | 7 | 1 | 1 year, 8 months ago | [fpga-chip8](https://github.com/pwmarcz/fpga-chip8)/43 | CHIP-8 console on FPGA |
| 168 | 58 | 10 | 4 months ago | [Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA](https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA)/44 | Verilog Generator of Neural Net Digit Detector for FPGA |
| 167 | 39 | 0 | 3 months ago | [riscv](https://github.com/ultraembedded/riscv)/45 | RISC-V CPU Core (RV32IM) |
| 165 | 56 | 6 | 22 hours ago | [verilog-pcie](https://github.com/alexforencich/verilog-pcie)/46 | Verilog PCI express components |
| 164 | 21 | 0 | 6 years ago | [ez8](https://github.com/zhemao/ez8)/47 | The Easy 8-bit Processor |
| 163 | 45 | 32 | 4 days ago | [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD)/48 | OpenROAD's unified application implementing an RTL-to-GDS Flow |
| 162 | 26 | 5 | 2 years ago | [TinyFPGA-B-Series](https://github.com/tinyfpga/TinyFPGA-B-Series)/49 | Open source design files for the TinyFPGA B-Series boards.   |
| 162 | 165 | 4 | 8 months ago | [fpga](https://github.com/EttusResearch/fpga)/50 | The USRP‚Ñ¢ Hardware Driver FPGA Repository |
| 155 | 10 | 0 | 9 months ago | [fpg1](https://github.com/hrvach/fpg1)/51 | PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console. |
| 150 | 36 | 88 | 7 days ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/52 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 144 | 47 | 3 | 8 months ago | [AccDNN](https://github.com/IBM/AccDNN)/53 | A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration. |
| 140 | 59 | 0 | 26 days ago | [Kryon](https://github.com/becomequantum/Kryon)/54 | FPGA,Verilog,Python |
| 139 | 57 | 4 | 1 year, 4 months ago | [verilog-uart](https://github.com/alexforencich/verilog-uart)/55 | Verilog UART |
| 140 | 48 | 1 | 3 years ago | [sdram-controller](https://github.com/stffrdhrn/sdram-controller)/56 | Verilog SDRAM memory controller  |
| 138 | 57 | 2 | 1 year, 2 months ago | [verilog-i2c](https://github.com/alexforencich/verilog-i2c)/57 | Verilog I2C interface for FPGA implementation |
| 134 | 49 | 2 | 4 months ago | [sha256](https://github.com/secworks/sha256)/58 | Hardware implementation of the SHA-256 cryptographic hash function |
| 125 | 47 | 3 | 2 years ago | [CNN-FPGA](https://github.com/QShen3/CNN-FPGA)/59 | ‰ΩøÁî®VerilogÂÆûÁé∞ÁöÑCNNÊ®°ÂùóÔºåÂèØ‰ª•Êñπ‰æøÁöÑÂú®FPGAÈ°πÁõÆ‰∏≠‰ΩøÁî® |
| 124 | 37 | 0 | 6 years ago | [milkymist](https://github.com/m-labs/milkymist)/60 | SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU |
| 124 | 15 | 2 | 6 days ago | [wb2axip](https://github.com/ZipCPU/wb2axip)/61 | Bus bridges and other odds and ends |
| 121 | 24 | 0 | 1 year, 8 months ago | [SimpleVOut](https://github.com/cliffordwolf/SimpleVOut)/62 | A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals |
| 120 | 23 | 4 | 9 months ago | [FPGA-peripherals](https://github.com/FPGAwars/FPGA-peripherals)/63 | :seedling: :snowflake: Collection of open-source peripherals in Verilog |
| 115 | 67 | 3 | 3 years ago | [FPGA_Based_CNN](https://github.com/mtmd/FPGA_Based_CNN)/64 | FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform. |
| 114 | 42 | 6 | a day ago | [SCALE-MAMBA](https://github.com/KULeuven-COSIC/SCALE-MAMBA)/65 | Repository for the SCALE-MAMBA MPC system |
| 112 | 41 | 18 | 9 months ago | [open-register-design-tool](https://github.com/Juniper/open-register-design-tool)/66 | Tool to generate register RTL, models, and docs using SystemRDL or JSpec input |
| 111 | 38 | 3 | 6 years ago | [fpganes](https://github.com/strigeus/fpganes)/67 | NES in Verilog |
| 111 | 38 | 5 | 1 year, 1 month ago | [Tang_E203_Mini](https://github.com/Lichee-Pi/Tang_E203_Mini)/68 | LicheeTang ËúÇÈ∏üE203 Core |
| 110 | 77 | 16 | 1 year, 11 months ago | [orpsoc-cores](https://github.com/openrisc/orpsoc-cores)/69 | Core description files for FuseSoC |
| 111 | 98 | 110 | a month ago | [black-parrot](https://github.com/black-parrot/black-parrot)/70 | A Linux-capable host multicore for and by the world |
| 109 | 24 | 0 | 8 days ago | [wbuart32](https://github.com/ZipCPU/wbuart32)/71 | A simple, basic, formally verified UART controller |
| 108 | 20 | 15 | 16 days ago | [openlane](https://github.com/efabless/openlane)/72 | OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization. |
| 104 | 53 | 0 | 7 days ago | [aes](https://github.com/secworks/aes)/73 | Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys. |
| 104 | 26 | 1 | a month ago | [iceGDROM](https://github.com/zeldin/iceGDROM)/74 | An FPGA based GDROM emulator for the Sega Dreamcast |
| 104 | 42 | 0 | 4 months ago | [schoolMIPS](https://github.com/MIPSfpga/schoolMIPS)/75 | CPU microarchitecture, step by step |
| 103 | 18 | 1 | 1 year, 5 months ago | [DisplayPort_Verilog](https://github.com/hamsternz/DisplayPort_Verilog)/76 | A Verilog implementation of DisplayPort protocol for FPGAs |
| 101 | 7 | 0 | 2 years ago | [vm80a](https://github.com/1801BM1/vm80a)/77 | i8080 precise replica in Verilog, based on reverse engineering of real die |
| 97 | 42 | 1 | 7 years ago | [fft-dit-fpga](https://github.com/benreynwar/fft-dit-fpga)/78 | Verilog module for calculation of FFT. |
| 97 | 25 | 0 | 2 years ago | [mriscv](https://github.com/onchipuis/mriscv)/79 | A 32-bit Microcontroller featuring a RISC-V core |
| 97 | 13 | 3 | Unknown | [DreamcastHDMI](https://github.com/chriz2600/DreamcastHDMI)/80 | Dreamcast HDMI |
| 97 | 13 | 58 | Unknown | [spatial-lang](https://github.com/stanford-ppl/spatial-lang)/81 | Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language" |
| 97 | 67 | 4 | Unknown | [Hardware-CNN](https://github.com/alan4186/Hardware-CNN)/82 | A convolutional neural network implemented in hardware (verilog) |
| 95 | 26 | 0 | Unknown | [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce)/83 | RePlAce global placement tool |
| 95 | 70 | 4 | Unknown | [uvm_axi](https://github.com/funningboy/uvm_axi)/84 | uvm AXI BFM(bus functional model) |
| 94 | 13 | 1 | Unknown | [cpu11](https://github.com/1801BM1/cpu11)/85 | Revengineered ancient PDP-11 CPUs, originals and clones |
| 93 | 25 | 2 | Unknown | [Single_instruction_cycle_OpenMIPS](https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS)/86 | ÈÄöËøáÂ≠¶‰π†„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÔºåÂ∞Ü‰π¶‰∏≠ÂÆûÁé∞ÁöÑÂÖºÂÆπMIPS32Êåá‰ª§ÈõÜÊû∂ÊûÑÁöÑÂ§ÑÁêÜÂô®‚Äî‚ÄîOpenMIPSÔºà‰∫îÁ∫ßÊµÅÊ∞¥Á∫øÁªìÊûÑÔºâÔºåÁÆÄÂåñÊàêÂçïÊåá‰ª§Âë®ÊúüÂÆûÁé∞ÁöÑÂ§ÑÁêÜÂô® |
| 93 | 59 | 1 | Unknown | [or1200](https://github.com/openrisc/or1200)/87 | OpenRISC 1200 implementation |
| 92 | 17 | 17 | Unknown | [livehd](https://github.com/masc-ucsc/livehd)/88 | Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation |
| 91 | 27 | 3 | Unknown | [nandland](https://github.com/nandland/nandland)/89 | All code found on nandland is here.  underconstruction.gif |
| 90 | 29 | 1 | Unknown | [kamikaze](https://github.com/rgwan/kamikaze)/90 | Light-weight RISC-V RV32IMC microcontroller core. |
| 90 | 17 | 1 | Unknown | [oldland-cpu](https://github.com/jamieiles/oldland-cpu)/91 | Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools |
| 89 | 12 | 3 | Unknown | [panologic-g2](https://github.com/tomverbeure/panologic-g2)/92 | Pano Logic G2 Reverse Engineering Project |
| 89 | 41 | 0 | Unknown | [openwifi-hw](https://github.com/open-sdr/openwifi-hw)/93 | FPGA/hardware design of openwifi |
| 88 | 29 | 2 | Unknown | [apple-one](https://github.com/alangarf/apple-one)/94 | An attempt at a small Verilog implementation of the original Apple 1 on an FPGA |
| 88 | 51 | 5 | Unknown | [openofdm](https://github.com/jhshi/openofdm)/95 | Sythesizable, modular Verilog implementation of 802.11 OFDM decoder. |
| 84 | 9 | 1 | Unknown | [NeoGeoFPGA-sim](https://github.com/neogeodev/NeoGeoFPGA-sim)/96 | Simulation only cartridge NeoGeo hardware definition |
| 83 | 16 | 3 | Unknown | [NeoGeoHDMI](https://github.com/charcole/NeoGeoHDMI)/97 | Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI |
| 82 | 24 | 0 | Unknown | [mips32-cpu](https://github.com/Trinkle23897/mips32-cpu)/98 | Â•ãÊàò‰∏ÄÂ≠¶ÊúüÔºåÈÄ†Âè∞ËÆ°ÁÆóÊú∫ÔºàÁºñËØëÂá∫ÁöÑbitÊñá‰ª∂Âú®release‰∏≠ÔºåÂèØ‰ª•Áõ¥Êé•È£üÁî®Ôºâ |
| 82 | 16 | 1 | Unknown | [warp-v](https://github.com/stevehoover/warp-v)/99 | WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog. |
| 83 | 21 | 0 | Unknown | [ice40-playground](https://github.com/smunaut/ice40-playground)/100 | Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker) |
| 81 | 15 | 0 | a month ago | [openarty](https://github.com/ZipCPU/openarty)/101 | An Open Source configuration of the Arty platform |
| 79 | 10 | 1 | 2 months ago | [lpc_sniffer_tpm](https://github.com/denandz/lpc_sniffer_tpm)/102 | A low pin count sniffer for ICEStick - targeting TPM chips |
| 79 | 28 | 0 | 4 days ago | [ivtest](https://github.com/steveicarus/ivtest)/103 | Regression test suite for Icarus Verilog. |
| 79 | 74 | 0 | 2 years ago | [FPGA-CNN](https://github.com/dem123456789/FPGA-CNN)/104 | FPGA implementation of Cellular Neural Network (CNN) |
| 78 | 29 | 1 | 7 years ago | [Xilinx-Serial-Miner](https://github.com/teknohog/Xilinx-Serial-Miner)/105 | Bitcoin miner for Xilinx FPGAs |
| 78 | 8 | 1 | 9 years ago | [Homotopy](https://github.com/andrejbauer/Homotopy)/106 | Homotopy theory in Coq. |
| 78 | 20 | 15 | 2 years ago | [c65gs](https://github.com/gardners/c65gs)/107 | FPGA-based C64 Accelerator / C65 like computer |
| 78 | 34 | 8 | 1 year, 1 month ago | [mipsfpga-plus](https://github.com/MIPSfpga/mipsfpga-plus)/108 | MIPSfpga+ allows loading programs via UART and has a switchable clock |
| 77 | 12 | 2 | 9 months ago | [raven-picorv32](https://github.com/efabless/raven-picorv32)/109 | Silicon-validated SoC implementation of the PicoSoc/PicoRV32 |
| 77 | 8 | 0 | 2 years ago | [iCE40](https://github.com/mcmayer/iCE40)/110 | Lattice iCE40 FPGA experiments - Work in progress |
| 77 | 8 | 3 | 26 days ago | [n64rgb](https://github.com/borti4938/n64rgb)/111 | Everything around N64 and RGB |
| 77 | 35 | 8 | 8 months ago | [Tang_FPGA_Examples](https://github.com/Lichee-Pi/Tang_FPGA_Examples)/112 | LicheeTang FPGA Examples |
| 76 | 23 | 0 | 5 years ago | [cpu](https://github.com/ejrh/cpu)/113 | A very primitive but hopefully self-educational CPU in Verilog |
| 76 | 17 | 1 | 8 months ago | [usbcorev](https://github.com/avakar/usbcorev)/114 | A full-speed device-side USB peripheral core written in Verilog. |
| 76 | 7 | 4 | 21 days ago | [jt12](https://github.com/jotego/jt12)/115 | FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10) |
| 75 | 11 | 3 | 3 years ago | [fpgaboy](https://github.com/trun/fpgaboy)/116 | Implementation Nintendo's GameBoy console on an FPGA |
| 76 | 26 | 0 | 7 months ago | [NaiveMIPS-HDL](https://github.com/z4yx/NaiveMIPS-HDL)/117 | Na√Øve MIPS32 SoC implementation |
| 75 | 23 | 0 | 5 years ago | [lm32](https://github.com/m-labs/lm32)/118 | LatticeMico32 soft processor |
| 75 | 44 | 3 | 7 years ago | [Icarus](https://github.com/ngzhang/Icarus)/119 | DUAL Spartan6 Development Platform |
| 74 | 5 | 0 | 5 days ago | [vgasim](https://github.com/ZipCPU/vgasim)/120 | A Video display simulator |
| 74 | 16 | 3 | a month ago | [tinyfpga_bx_usbserial](https://github.com/davidthings/tinyfpga_bx_usbserial)/121 | USB Serial on the TinyFPGA BX |
| 73 | 16 | 0 | 3 years ago | [archexp](https://github.com/zhanghai/archexp)/122 | ÊµôÊ±üÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãÂÆûÈ™å |
| 73 | 30 | 18 | 14 days ago | [Hermes-Lite2](https://github.com/softerhardware/Hermes-Lite2)/123 | A second generation low-cost amateur HF software defined radio transceiver. |
| 72 | 9 | 1 | 2 months ago | [Toooba](https://github.com/bluespec/Toooba)/124 | RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT |
| 72 | 14 | 2 | 4 months ago | [biriscv](https://github.com/ultraembedded/biriscv)/125 | 32-bit Superscalar RISC-V CPU |
| 69 | 7 | 1 | 3 months ago | [antikernel](https://github.com/azonenberg/antikernel)/126 | The Antikernel operating system project |
| 69 | 18 | 0 | 23 hours ago | [icebreaker-examples](https://github.com/icebreaker-fpga/icebreaker-examples)/127 | This repository contains small example designs that can be used with the open source icestorm flow. |
| 68 | 9 | 0 | 4 years ago | [PonyLink](https://github.com/cliffordwolf/PonyLink)/128 | A single-wire bi-directional chip-to-chip interface for FPGAs |
| 68 | 12 | 2 | 2 months ago | [Radioberry-2.x](https://github.com/pa3gsb/Radioberry-2.x)/129 | Ham Radio hat for Raspberry PI |
| 68 | 12 | 0 | 5 months ago | [agc_simulation](https://github.com/virtualagc/agc_simulation)/130 | Verilog simulation files for a replica of the Apollo Guidance Computer |
| 68 | 6 | 1 | 5 months ago | [display_controller](https://github.com/projf/display_controller)/131 | FPGA display controller with support for VGA, DVI, and HDMI. |
| 68 | 41 | 67 | 10 days ago | [fomu-workshop](https://github.com/im-tomu/fomu-workshop)/132 | Support files for participating in a Fomu workshop |
| 67 | 27 | 0 | 1 year, 7 months ago | [PASC](https://github.com/jbush001/PASC)/133 | Parallel Array of Simple Cores. Multicore processor. |
| 67 | 19 | 7 | 3 months ago | [ice40_examples](https://github.com/nesl/ice40_examples)/134 | Public examples of ICE40 HX8K examples using Icestorm |
| 65 | 41 | 18 | 29 days ago | [Genesis_MiSTer](https://github.com/MiSTer-devel/Genesis_MiSTer)/135 | Sega Genesis for MiSTer |
| 64 | 7 | 4 | 2 months ago | [usb3_pipe](https://github.com/enjoy-digital/usb3_pipe)/136 | USB3 PIPE interface for Xilinx 7-Series / Lattice ECP5 |
| 64 | 7 | 8 | 14 days ago | [xcrypto](https://github.com/scarv/xcrypto)/137 | XCrypto: a cryptographic ISE for RISC-V |
| 64 | 44 | 4 | 6 years ago | [DSLogic-hdl](https://github.com/DreamSourceLab/DSLogic-hdl)/138 | An open source FPGA design for DSLogic |
| 63 | 3 | 1 | 3 months ago | [RISCBoy](https://github.com/Wren6991/RISCBoy)/139 | Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink |
| 63 | 16 | 2 | 1 year, 8 months ago | [ZAP](https://github.com/krevanth/ZAP)/140 | ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU. |
| 63 | 32 | 1 | 2 years ago | [zynq-axis](https://github.com/bmartini/zynq-axis)/141 | Hardware, Linux Driver and Library for the Zynq AXI DMA interface  |
| 62 | 28 | 8 | 1 year, 5 days ago | [c5soc_opencl](https://github.com/thinkoco/c5soc_opencl)/142 | DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on. |
| 61 | 10 | 0 | 4 years ago | [cpus-caddr](https://github.com/lisper/cpus-caddr)/143 | FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs |
| 61 | 12 | 5 | 11 months ago | [Reindeer](https://github.com/PulseRain/Reindeer)/144 | PulseRain Reindeer - RISCV RV32I[M] Soft CPU |
| 60 | 27 | 18 | 2 days ago | [ao486_MiSTer](https://github.com/MiSTer-devel/ao486_MiSTer)/145 | ao486 port for MiSTer |
| 58 | 12 | 0 | 10 months ago | [MobileNet-in-FPGA](https://github.com/ZFTurbo/MobileNet-in-FPGA)/146 | Generator of verilog description for FPGA MobileNet implementation |
| 58 | 16 | 5 | 7 months ago | [Haasoscope](https://github.com/drandyhaas/Haasoscope)/147 | Docs, design, firmware, and software for the Haasoscope |
| 57 | 9 | 6 | 11 days ago | [jt_gng](https://github.com/jotego/jt_gng)/148 | CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando and Vulgus. |
| 57 | 7 | 1 | a day ago | [icestation-32](https://github.com/dan-rodrigues/icestation-32)/149 | Compact FPGA game console |
| 57 | 13 | 3 | 8 years ago | [ao68000](https://github.com/alfikpl/ao68000)/150 | The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor. |
| 57 | 8 | 1 | 10 months ago | [Riscy-SoC](https://github.com/AleksandarKostovic/Riscy-SoC)/151 | Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog |
| 57 | 7 | 0 | 3 years ago | [FPGA-TX](https://github.com/dawsonjon/FPGA-TX)/152 | FPGA based transmitter |
| 56 | 23 | 1 | 2 years ago | [VidorFPGA](https://github.com/vidor-libraries/VidorFPGA)/153 | repository for Vidor FPGA IP blocks and projects |
| 56 | 9 | 0 | 11 months ago | [MIPS-pipeline-processor](https://github.com/mhyousefi/MIPS-pipeline-processor)/154 | A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding |
| 54 | 21 | 16 | a month ago | [Minimig-AGA_MiSTer](https://github.com/MiSTer-devel/Minimig-AGA_MiSTer)/155 | None |
| 54 | 7 | 13 | 1 year, 2 months ago | [Neogeo_MiSTer](https://github.com/furrtek/Neogeo_MiSTer)/156 | SNK NeoGeo core for the MiSTer platform |
| 54 | 24 | 0 | 2 months ago | [Verilog-Practice](https://github.com/xiaop1/Verilog-Practice)/157 | HDLBits website practices & solutions |
| 54 | 13 | 0 | 3 months ago | [hardenedlinux_profiles](https://github.com/hardenedlinux/hardenedlinux_profiles)/158 | It contains hardenedlinux community documentation. |
| 53 | 7 | 0 | 1 year, 11 months ago | [toygpu](https://github.com/matt-kimball/toygpu)/159 | A simple GPU on a TinyFPGA BX |
| 52 | 24 | 0 | 2 days ago | [cdbus_ip](https://github.com/dukelec/cdbus_ip)/160 | CDBUS Protocol and the IP Core for FPGA users |
| 51 | 25 | 0 | 1 year, 6 months ago | [timetoexplore](https://github.com/WillGreen/timetoexplore)/161 | Source code to accompany https://timetoexplore.net |
| 51 | 18 | 0 | 2 years ago | [clacc](https://github.com/taoyilee/clacc)/162 | Deep Learning Accelerator (Convolution Neural Networks) |
| 51 | 22 | 2 | 4 months ago | [SD-card-controller](https://github.com/mczerski/SD-card-controller)/163 | WISHBONE SD Card Controller IP Core |
| 51 | 13 | 0 | 4 years ago | [fpga-md5-cracker](https://github.com/John-Leitch/fpga-md5-cracker)/164 | A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second. |
| 51 | 17 | 14 | 11 months ago | [alpha-release](https://github.com/The-OpenROAD-Project/alpha-release)/165 | Builds, flow and designs for the alpha release |
| 51 | 28 | 26 | 21 days ago | [NeoGeo_MiSTer](https://github.com/MiSTer-devel/NeoGeo_MiSTer)/166 | NeoGeo for MiSTer |
| 50 | 7 | 0 | 1 year, 2 months ago | [up5k_basic](https://github.com/emeb/up5k_basic)/167 | A small 6502 system with MS BASIC in ROM |
| 50 | 28 | 0 | 7 years ago | [uart](https://github.com/jamieiles/uart)/168 | Verilog UART |
| 50 | 11 | 0 | 1 year, 3 months ago | [MARLANN](https://github.com/SymbioticEDA/MARLANN)/169 | Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks |
| 50 | 22 | 0 | 2 years ago | [verilog-lfsr](https://github.com/alexforencich/verilog-lfsr)/170 | Fully parametrizable combinatorial parallel LFSR/CRC module |
| 50 | 25 | 34 | 4 years ago | [minimig-mist](https://github.com/rkrajnc/minimig-mist)/171 | Minimig for the MiST board |
| 50 | 11 | 0 | 1 year, 8 months ago | [VexRiscvSoftcoreContest2018](https://github.com/SpinalHDL/VexRiscvSoftcoreContest2018)/172 | None |
| 48 | 21 | 1 | 9 months ago | [opencpi](https://github.com/opencpi/opencpi)/173 | Open Component Portability Infrastructure |
| 48 | 9 | 0 | 1 year, 10 months ago | [riscv](https://github.com/ataradov/riscv)/174 | Verilog implementation of a RISC-V core |
| 48 | 4 | 2 | 8 months ago | [ay-3-8910_reverse_engineered](https://github.com/lvd2/ay-3-8910_reverse_engineered)/175 | The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack. |
| 47 | 19 | 46 | 12 days ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/176 | Tile based architecture designed for computing efficiency, scalability and generality |
| 47 | 2 | 0 | 1 year, 4 months ago | [soc](https://github.com/combinatorylogic/soc)/177 | An experimental System-on-Chip with a custom compiler toolchain. |
| 47 | 8 | 1 | 6 months ago | [ice40_ultraplus_examples](https://github.com/damdoy/ice40_ultraplus_examples)/178 | Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation |
| 46 | 38 | 1 | 5 days ago | [Practical-UVM-Step-By-Step](https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step)/179 | This is the main repository for all the examples for the book Practical UVM |
| 46 | 21 | 3 | 3 years ago | [digital-servo](https://github.com/nist-ionstorage/digital-servo)/180 | NIST digital servo: an FPGA based fast digital feedback controller |
| 45 | 3 | 1 | 3 years ago | [21FX](https://github.com/defparam/21FX)/181 | A bootloader for the SNES console |
| 46 | 26 | 0 | 1 year, 19 days ago | [cdpga](https://github.com/dukelec/cdpga)/182 | FPGA core boards / evaluation boards based on CDCTL hardware |
| 45 | 15 | 0 | 6 years ago | [verilog_fixed_point_math_library](https://github.com/freecores/verilog_fixed_point_math_library)/183 | Fixed Point Math Library for Verilog |
| 44 | 26 | 2 | 6 years ago | [beagle](https://github.com/bikerglen/beagle)/184 | BeagleBone HW, SW, & FPGA Development |
| 44 | 13 | 0 | 6 months ago | [aib-phy-hardware](https://github.com/intel/aib-phy-hardware)/185 | None |
| 44 | 11 | 0 | 2 years ago | [hyperram](https://github.com/blackmesalabs/hyperram)/186 | Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC |
| 44 | 7 | 1 | 2 years ago | [RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)/187 | RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL. |
| 44 | 10 | 1 | 1 year, 4 months ago | [up5k](https://github.com/osresearch/up5k)/188 | Upduino v2 with the ice40 up5k FPGA demos |
| 44 | 33 | 1 | 5 years ago | [mips32r1_xum](https://github.com/grantae/mips32r1_xum)/189 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive) |
| 44 | 15 | 2 | 8 years ago | [ORGFXSoC](https://github.com/maidenone/ORGFXSoC)/190 | An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU) |
| 44 | 7 | 47 | 7 days ago | [rigel](https://github.com/jameshegarty/rigel)/191 | Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra. |
| 43 | 14 | 0 | 2 years ago | [SoftMC](https://github.com/CMU-SAFARI/SoftMC)/192 | SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf> |
| 43 | 20 | 0 | Unknown | [TOE](https://github.com/hpb-project/TOE)/193 | TCP Offload Engine  |
| 43 | 45 | 5 | Unknown | [Convolutional-Neural-Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)/194 | Implementation of CNN using Verilog |
| 43 | 19 | 2 | Unknown | [daisho](https://github.com/enjoy-digital/daisho)/195 | Test of the USB3 IP Core from Daisho on a Xilinx device |
| 42 | 3 | 0 | Unknown | [wbscope](https://github.com/ZipCPU/wbscope)/196 | A wishbone controlled scope for FPGA's |
| 42 | 3 | 1 | Unknown | [flickerfixer](https://github.com/niklasekstrom/flickerfixer)/197 | An open source flicker fixer for Amiga 500/2000 |
| 42 | 17 | 2 | Unknown | [chiphack](https://github.com/embecosm/chiphack)/198 | Repository and Wiki for Chip Hack events. |
| 42 | 17 | 0 | Unknown | [MIPS](https://github.com/valar1234/MIPS)/199 | A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache. |
| 42 | 5 | 0 | Unknown | [XilinxUnisimLibrary](https://github.com/Xilinx/XilinxUnisimLibrary)/200 | None |
| 41 | 37 | 1 | 1 year, 1 month ago | [AlteraDE2Labs_Verilog](https://github.com/BenBergman/AlteraDE2Labs_Verilog)/201 | My solutions to Alteras example labs |
| 41 | 4 | 0 | 2 years ago | [collection-iPxs](https://github.com/sergicuen/collection-iPxs)/202 | Icestudio Pixel Stream collection |
| 41 | 22 | 8 | 3 years ago | [nysa-sata](https://github.com/CospanDesign/nysa-sata)/203 | None |
| 40 | 21 | 1 | 5 days ago | [libsystemctlm-soc](https://github.com/Xilinx/libsystemctlm-soc)/204 | SystemC/TLM-2.0 Co-simulation framework |
| 40 | 13 | 0 | 5 years ago | [Verilog-caches](https://github.com/airin711/Verilog-caches)/205 | Various caches written in Verilog-HDL |
| 40 | 13 | 0 | 4 years ago | [yarvi](https://github.com/tommythorn/yarvi)/206 | Yet Another RISC-V Implementation |
| 40 | 20 | 0 | 11 months ago | [async_fifo](https://github.com/dpretet/async_fifo)/207 | A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog |
| 40 | 4 | 0 | 1 year, 4 months ago | [rt](https://github.com/tomverbeure/rt)/208 | A Full Hardware Real-Time Ray-Tracer |
| 40 | 10 | 0 | 2 years ago | [mc6809](https://github.com/cavnex/mc6809)/209 | Cycle-Accurate MC6809/E implementation, Verilog |
| 39 | 9 | 5 | 5 days ago | [aib-phy-hardware](https://github.com/chipsalliance/aib-phy-hardware)/210 | Advanced Interface Bus (AIB) die-to-die hardware open source |
| 39 | 4 | 1 | 1 year, 20 days ago | [engine-V](https://github.com/micro-FPGA/engine-V)/211 | SoftCPU/SoC engine-V |
| 39 | 12 | 0 | 4 years ago | [sds7102](https://github.com/wingel/sds7102)/212 | A port of Linux to the OWON SDS7102 scope |
| 38 | 7 | 0 | 3 years ago | [MAM65C02-Processor-Core](https://github.com/MorrisMA/MAM65C02-Processor-Core)/213 | Microprogrammed 65C02-compatible Processor Core for FPGAs (Verilog-2001) |
| 38 | 8 | 0 | a month ago | [moxie-cores](https://github.com/atgreen/moxie-cores)/214 | Moxie-compatible core repository |
| 38 | 26 | 1 | 1 year, 7 months ago | [GNSS_Firehose](https://github.com/pmonta/GNSS_Firehose)/215 | Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou |
| 38 | 10 | 0 | 2 months ago | [challenges-2020](https://github.com/pwn2winctf/challenges-2020)/216 | Pwn2Win 2020 Challenges |
| 38 | 1 | 1 | 10 days ago | [iua](https://github.com/smunaut/iua)/217 | ice40 USB Analyzer |
| 38 | 7 | 1 | 9 months ago | [panologic](https://github.com/tomverbeure/panologic)/218 | PanoLogic Zero Client G1 reverse engineering info |
| 37 | 9 | 0 | 1 year, 1 month ago | [ctf](https://github.com/q3k/ctf)/219 | Stuff from CTF contests |
| 37 | 10 | 0 | 1 year, 3 months ago | [Speech256](https://github.com/trcwm/Speech256)/220 | An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10. |
| 37 | 5 | 2 | 7 months ago | [OpenAmiga500FastRamExpansion](https://github.com/SukkoPera/OpenAmiga500FastRamExpansion)/221 | 4/8 MB Fast RAM Expansion for the Commodore Amiga 500 |
| 36 | 7 | 15 | 3 months ago | [hrm-cpu](https://github.com/adumont/hrm-cpu)/222 | Human Resource Machine - CPU Design #HRM |
| 36 | 30 | 0 | 4 years ago | [mojo-base-project](https://github.com/embmicro/mojo-base-project)/223 | This is the base project for the Mojo. It should be used as the starting point for all projects. |
| 36 | 6 | 0 | 3 months ago | [MIPS48PipelineCPU](https://github.com/ljlin/MIPS48PipelineCPU)/224 | ÂÜØÁà±Ê∞ëËÄÅÂ∏à„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜA„ÄãËØæÁ®ãËÆæËÆ° |
| 36 | 8 | 0 | 2 years ago | [mips-cpu](https://github.com/sxtyzhangzk/mips-cpu)/225 | A MIPS CPU implemented in Verilog |
| 36 | 14 | 0 | 10 months ago | [R8051](https://github.com/risclite/R8051)/226 |  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core. |
| 36 | 4 | 1 | 2 years ago | [lpc_sniffer](https://github.com/lynxis/lpc_sniffer)/227 | a low pin count sniffer for icestick |
| 36 | 8 | 2 | 3 years ago | [ACC](https://github.com/Obijuan/ACC)/228 | Apollo CPU Core in Verilog. For learning and having fun with open FPGA |
| 36 | 5 | 2 | 1 year, 11 months ago | [cnnhwpe](https://github.com/chenhaoc/cnnhwpe)/229 | None |
| 36 | 9 | 0 | 8 years ago | [dcpu16](https://github.com/sybreon/dcpu16)/230 | Pipelined DCPU-16 Verilog Implementation |
| 35 | 17 | 1 | 2 years ago | [ARM7](https://github.com/chsasank/ARM7)/231 | Implemetation of pipelined ARM7TDMI processor in Verilog |
| 36 | 19 | 2 | 1 year, 26 days ago | [verilog-cam](https://github.com/alexforencich/verilog-cam)/232 | Verilog Content Addressable Memory Module |
| 35 | 12 | 1 | 3 months ago | [fpga-sdft](https://github.com/mattvenn/fpga-sdft)/233 | sliding DFT for FPGA, targetting Lattice ICE40 1k |
| 35 | 7 | 9 | 1 year, 10 months ago | [BeagleWire](https://github.com/pmezydlo/BeagleWire)/234 | This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017 |
| 35 | 11 | 2 | 1 year, 2 months ago | [Verilog-Projects](https://github.com/nextbytes/Verilog-Projects)/235 | This repository contains source code for past labs and projects involving FPGA and Verilog based designs |
| 35 | 12 | 0 | 2 years ago | [caribou](https://github.com/fpgasystems/caribou)/236 | Caribou: Distributed Smart Storage built with FPGAs |
| 35 | 4 | 0 | 2 years ago | [RISC-processor](https://github.com/suyashmahar/RISC-processor)/237 | Simple single cycle RISC processor written in Verilog  |
| 34 | 16 | 1 | 28 days ago | [cnn_hardware_acclerator_for_fpga](https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga)/238 | This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs |
| 34 | 11 | 0 | 2 months ago | [sha3](https://github.com/ucb-bar/sha3)/239 | None |
| 34 | 13 | 0 | 7 years ago | [Multiplier16X16](https://github.com/wuzeyou/Multiplier16X16)/240 | Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder |
| 34 | 16 | 1 | 5 years ago | [minimig-de1](https://github.com/rkrajnc/minimig-de1)/241 | Minimig for the DE1 board |
| 34 | 6 | 1 | 2 years ago | [BAR-Tender](https://github.com/defparam/BAR-Tender)/242 | An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver |
| 34 | 24 | 3 | 2 years ago | [prog_fpgas](https://github.com/simonmonk/prog_fpgas)/243 | The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog. |
| 33 | 13 | 1 | 8 years ago | [vSPI](https://github.com/mjlyons/vSPI)/244 | Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter |
| 33 | 2 | 0 | 2 years ago | [vga_to_ascii](https://github.com/zephray/vga_to_ascii)/245 | Realtime VGA to ASCII Art converter |
| 34 | 28 | 1 | 2 years ago | [ethernet_10ge_mac_SV_UVM_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)/246 | SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core |
| 33 | 6 | 5 | 3 months ago | [iceZ0mb1e](https://github.com/abnoname/iceZ0mb1e)/247 | FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC |
| 33 | 20 | 3 | 4 years ago | [bch_verilog](https://github.com/russdill/bch_verilog)/248 | Verilog based BCH encoder/decoder |
| 32 | 12 | 0 | 5 years ago | [verilog-utils](https://github.com/shuckc/verilog-utils)/249 | native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches |
| 32 | 7 | 0 | 1 year, 7 months ago | [HyperBUS](https://github.com/gtjennings1/HyperBUS)/250 | A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs |
| 32 | 19 | 1 | 3 years ago | [h.265_encoder](https://github.com/Bearzeng/h.265_encoder)/251 | None |
| 32 | 9 | 4 | 5 days ago | [mflowgen](https://github.com/cornell-brg/mflowgen)/252 | mflowgen -- A Modular ASIC/FPGA Flow Generator |
| 32 | 12 | 0 | 3 months ago | [max1000-tutorial](https://github.com/vpecanins/max1000-tutorial)/253 | Tutorial and example projects for the Arrow MAX1000 FPGA board |
| 32 | 4 | 2 | 3 years ago | [Frix](https://github.com/archlabo/Frix)/254 | IBM PC Compatible SoC for a commercially available FPGA board |
| 32 | 10 | 0 | 7 months ago | [icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop)/255 | iCEBreaker Workshop |
| 32 | 20 | 0 | 1 year, 8 months ago | [huaweicloud-fpga](https://github.com/huaweicloud/huaweicloud-fpga)/256 | The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server. |
| 31 | 18 | 17 | a month ago | [MegaCD_MiSTer](https://github.com/MiSTer-devel/MegaCD_MiSTer)/257 | Mega CD for MiSTer |
| 31 | 18 | 1 | 1 year, 10 months ago | [GnuRadar](https://github.com/rseal/GnuRadar)/258 | Open-source software defined radar based on the USRP 1 hardware. |
| 31 | 6 | 0 | 3 years ago | [wiki](https://github.com/tmatsuya/wiki)/259 | None |
| 31 | 12 | 0 | 7 years ago | [fpganes](https://github.com/jpwright/fpganes)/260 | FPGA-based AI for Super Mario Bros. Designed for an Altera DE2 |
| 31 | 9 | 0 | 7 months ago | [drec-fpga-intro](https://github.com/viktor-prutyanov/drec-fpga-intro)/261 | Materials for "Introduction to FPGA and Verilog" at MIPT DREC |
| 30 | 5 | 1 | 4 years ago | [oc_jpegencode](https://github.com/chiggs/oc_jpegencode)/262 | Fork of OpenCores jpegencode with Cocotb testbench |
| 30 | 16 | 1 | 17 years ago | [8051](https://github.com/freecores/8051)/263 | 8051 core |
| 30 | 2 | 0 | 5 years ago | [gb](https://github.com/geky/gb)/264 | The Original Nintendo Gameboy in Verilog |
| 30 | 27 | 3 | 6 years ago | [cordic](https://github.com/cebarnes/cordic)/265 | An implementation of the CORDIC algorithm in Verilog. |
| 30 | 22 | 0 | 8 years ago | [DDR2_Controller](https://github.com/adibis/DDR2_Controller)/266 | DDR2 memory controller written in Verilog |
| 30 | 6 | 0 | 6 months ago | [dpll](https://github.com/ZipCPU/dpll)/267 | A collection of phase locked loop (PLL) related projects |
| 29 | 3 | 0 | 1 year, 8 months ago | [riscv-megaproject](https://github.com/rongcuid/riscv-megaproject)/268 | A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earlier ones |
| 29 | 2 | 0 | 4 years ago | [HaSKI](https://github.com/wyager/HaSKI)/269 | CŒªash/Haskell FPGA-based SKI calculus evaluator |
| 29 | 5 | 0 | 2 years ago | [OpenFPGA](https://github.com/haojunliu/OpenFPGA)/270 | OpenFPGA |
| 29 | 1 | 1 | 8 months ago | [spokefpga](https://github.com/davidthings/spokefpga)/271 | FPGA Tools and Library |
| 29 | 13 | 0 | 2 years ago | [robot-arm-v01](https://github.com/bikerglen/robot-arm-v01)/272 | None |
| 29 | 7 | 5 | 1 year, 2 months ago | [SimpleCPU](https://github.com/SimpleCPU/SimpleCPU)/273 | An open source CPU design and verification platform for academia  |
| 28 | 10 | 1 | 14 hours ago | [fusesoc-cores](https://github.com/fusesoc/fusesoc-cores)/274 | FuseSoC standard core library |
| 28 | 3 | 3 | 3 months ago | [observer](https://github.com/olofk/observer)/275 | None |
| 28 | 3 | 0 | 1 year, 6 months ago | [tiny_usb_examples](https://github.com/lawrie/tiny_usb_examples)/276 | Using the TinyFPGA BX USB code in user designs |
| 28 | 5 | 0 | Unknown | [fpga-odysseus](https://github.com/ulx3s/fpga-odysseus)/277 |  FPGA Odysseus with ULX3S |
| 28 | 3 | 0 | 2 years ago | [Computer-Architecture-Task-2](https://github.com/lmxyy/Computer-Architecture-Task-2)/278 | Riscv32 CPU Project |
| 28 | 9 | 0 | 2 months ago | [MangoMIPS32](https://github.com/RickyTino/MangoMIPS32)/279 | A softcore microprocessor of MIPS32 architecture. |
| 27 | 5 | 0 | Unknown | [DIY_OpenMIPS](https://github.com/GundamBox/DIY_OpenMIPS)/280 | ÂØ¶‰Ωú„ÄäËá™Â∑±ÂãïÊâãÂØ´CPU„ÄãÊõ∏‰∏äÁöÑÁ®ãÂºèÁ¢º |
| 27 | 5 | 2 | 17 days ago | [rsyocto](https://github.com/robseb/rsyocto)/281 | ü§ñ SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10) |
| 27 | 2 | 0 | a month ago | [sdram-controller](https://github.com/hdl-util/sdram-controller)/282 | Generic FPGA SDRAM controller, originally made for AS4C4M16SA |
| 27 | 14 | 0 | Unknown | [eddr3](https://github.com/Elphel/eddr3)/283 | mirror of https://git.elphel.com/Elphel/eddr3 |
| 27 | 7 | 3 | 3 months ago | [i3c-slave-design](https://github.com/NXP/i3c-slave-design)/284 | MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices. |
| 27 | 30 | 0 | 6 years ago | [FPGA_image_processing](https://github.com/suntodai/FPGA_image_processing)/285 | Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image |
| 27 | 10 | 0 | Unknown | [csirx](https://github.com/stevenbell/csirx)/286 | Open-source CSI-2 receiver for Xilinx UltraScale parts  |
| 27 | 20 | 0 | 2 months ago | [thinpad_top](https://github.com/thu-cs-lab/thinpad_top)/287 | Project template for Artix-7 based Thinpad board |
| 27 | 15 | 0 | 8 years ago | [verilog-sha256](https://github.com/rnz/verilog-sha256)/288 | Implementation of the SHA256 Algorithm in Verilog |
| 27 | 17 | 0 | Unknown | [x393](https://github.com/Elphel/x393)/289 | mirror of https://git.elphel.com/Elphel/x393 |
| 27 | 16 | 0 | 8 years ago | [tdc-core](https://github.com/m-labs/tdc-core)/290 | A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs |
| 27 | 3 | 1 | 4 years ago | [RISCV_Piccolo_v1](https://github.com/rsnikhil/RISCV_Piccolo_v1)/291 | Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore). |
| 27 | 5 | 0 | Unknown | [trng](https://github.com/secworks/trng)/292 | True Random Number Generator core implemented in Verilog. |
| 27 | 17 | 0 | 2 years ago | [mnist_fpga](https://github.com/papcjy/mnist_fpga)/293 | using xilinx xc6slx45 to implement mnist net |
| 27 | 4 | 0 | 6 years ago | [CPU32](https://github.com/kazunori279/CPU32)/294 | Tiny MIPS for Terasic DE0 |
| 26 | 11 | 0 | Unknown | [yosys-bigsim](https://github.com/YosysHQ/yosys-bigsim)/295 | A collection of big designs to run post-synthesis simulations with yosys |
| 26 | 3 | 0 | 2 years ago | [s6soc](https://github.com/ZipCPU/s6soc)/296 | CMod-S6 SoC |
| 26 | 12 | 53 | 3 months ago | [tapasco](https://github.com/esa-tu-darmstadt/tapasco)/297 | The Task Parallel System Composer (TaPaSCo) |
| 26 | 5 | 0 | Unknown | [CPU54-Pipeline](https://github.com/0xf3cd/CPU54-Pipeline)/298 | MIPS, Pipeline |
| 26 | 25 | 0 | 5 years ago | [IPCORE](https://github.com/aquaxis/IPCORE)/299 | None |
| 26 | 9 | 2 | 2 years ago | [verilog-math](https://github.com/dawsonjon/verilog-math)/300 | Mathematical Functions in Verilog |
| 25 | 3 | 0 | 1 year, 11 months ago | [screen-pong](https://github.com/juanmard/screen-pong)/301 | Pong game in a free FPGA. |
| 26 | 10 | 41 | a month ago | [zx-evo](https://github.com/tslabs/zx-evo)/302 | TS-Configuration for ZX Spectrum clone named ZX-Evolution |
| 26 | 18 | 1 | 7 years ago | [Atalanta](https://github.com/hsluoyz/Atalanta)/303 | Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University. |
| 26 | 5 | 2 | 6 months ago | [ice-chips-verilog](https://github.com/TimRudy/ice-chips-verilog)/304 | IceChips is a library of all common discrete logic devices in Verilog |
| 26 | 7 | 0 | 15 days ago | [first-fpga-pcb](https://github.com/mattvenn/first-fpga-pcb)/305 | FPGA dev board based on Lattice iCE40 8k |
| 26 | 16 | 4 | 17 days ago | [blinky](https://github.com/fusesoc/blinky)/306 | Example LED blinking project for your FPGA dev board of choice |
| 25 | 20 | 0 | 5 years ago | [CNN_FPGA](https://github.com/xiangze/CNN_FPGA)/307 | verilog CNN generator for FPGA |
| 25 | 3 | 2 | 6 months ago | [zbasic](https://github.com/ZipCPU/zbasic)/308 | A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems |
| 25 | 20 | 2 | 2 months ago | [Menu_MiSTer](https://github.com/MiSTer-devel/Menu_MiSTer)/309 | None |
| 25 | 11 | 2 | 4 months ago | [h265-encoder-rtl](https://github.com/openasic-org/h265-encoder-rtl)/310 | None |
| 25 | 8 | 0 | 6 years ago | [vj-uart](https://github.com/binary-logic/vj-uart)/311 | Virtual JTAG UART for Altera Devices |
| 25 | 19 | 1 | 10 hours ago | [FPGA-Devcloud](https://github.com/intel/FPGA-Devcloud)/312 | Get started using Intel¬Æ FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically for students, researchers, and developers. Visit our official Intel¬Æ FPGA Devcloud website: |
| 25 | 5 | 0 | 9 months ago | [X-Core](https://github.com/PerfXLab/X-Core)/313 | an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board |
| 25 | 2 | 4 | 9 months ago | [quark](https://github.com/drom/quark)/314 | Stack CPU :construction: Work In Progress :construction: |
| 25 | 1 | 2 | 3 days ago | [QuokkaEvaluation](https://github.com/EvgenyMuryshkin/QuokkaEvaluation)/315 | Example projects for Quokka FPGA toolkit |
| 25 | 14 | 0 | 5 years ago | [Video-and-Image-Processing-Design-Using-FPGAs](https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs)/316 | Video and Image Processing |
| 25 | 12 | 0 | 4 years ago | [peridot](https://github.com/osafune/peridot)/317 | 'PERIDOT' - Simple & Compact FPGA board |
| 25 | 10 | 0 | 3 years ago | [ECE1373_2016_hft_on_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga)/318 | High Frequency Trading using Vivado HLS |
| 25 | 13 | 1 | 6 years ago | [ddk-fpga](https://github.com/ddk/ddk-fpga)/319 | FPGA HDL Sources. |
| 25 | 2 | 1 | 1 year, 2 months ago | [icebreaker-candy](https://github.com/kbob/icebreaker-candy)/320 | Eye candy from an iCEBreaker FPGA and a 64√ó64 LED panel |
| 25 | 0 | 0 | 4 months ago | [gameboy-fpga-cartridge](https://github.com/ghidraninja/gameboy-fpga-cartridge)/321 | None |
| 24 | 9 | 1 | 3 years ago | [ocpi](https://github.com/ShepardSiegel/ocpi)/322 | Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo! |
| 24 | 16 | 0 | 3 years ago | [HitchHike](https://github.com/pengyuzhang/HitchHike)/323 | None |
| 24 | 10 | 0 | 7 years ago | [lsasim](https://github.com/dwelch67/lsasim)/324 | Educational load/store instruction set architecture processor simulator |
| 24 | 16 | 0 | 2 years ago | [fpga_design](https://github.com/jiaowushuang/fpga_design)/325 | ËøôÊòØÊàëÊâÄÂºÄÂèëÁöÑ‰∏§‰∏™È°πÁõÆÔºåÂåÖÊã¨ov5640-ddr3-usb2.0È´òÈÄüÂõæÂÉèÈááÈõÜÁ≥ªÁªü‰ª•ÂèäNOIP1SN1300A-ddr3-sdhcÈ´òÈÄüÂú∞Ë°®ÂõæÂÉèÈááÈõÜÂèäÂ≠òÂÇ®Á≥ªÁªü |
| 24 | 13 | 1 | 2 years ago | [openmsp430](https://github.com/olgirard/openmsp430)/326 | The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. |
| 24 | 9 | 0 | 26 days ago | [myslides](https://github.com/Obijuan/myslides)/327 | Collection of my presentations |
| 24 | 20 | 7 | 5 years ago | [MM](https://github.com/Canaan-Creative/MM)/328 | Miner Manager |
| 24 | 5 | 2 | 1 year, 7 months ago | [iCEstick-UART-Demo](https://github.com/cyrozap/iCEstick-UART-Demo)/329 | This is a simple UART echo test for the iCEstick Evaluation Kit |
| 24 | 8 | 0 | 3 months ago | [LUTNet](https://github.com/awai54st/LUTNet)/330 | None |
| 24 | 6 | 0 | 21 days ago | [jt49](https://github.com/jotego/jt49)/331 | Verilog clone of YM2149 |
| 24 | 20 | 0 | 7 years ago | [opensketch](https://github.com/harvard-cns/opensketch)/332 | simulation and netfpga code |
| 24 | 15 | 0 | 7 years ago | [rfid-verilog](https://github.com/wisp/rfid-verilog)/333 | RFID tag and tester in Verilog |
| 23 | 6 | 0 | 9 months ago | [fftdemo](https://github.com/ZipCPU/fftdemo)/334 | A demonstration showing how several components can be compsed to build a simulated spectrogram |
| 23 | 4 | 4 | 6 months ago | [A500-8MB-FastRAM](https://github.com/kr239/A500-8MB-FastRAM)/335 | 8MB FastRAM Board for the Amiga 500 & Amiga 500+ |
| 23 | 12 | 0 | 10 months ago | [ethmac](https://github.com/freecores/ethmac)/336 | Ethernet MAC 10/100 Mbps |
| 23 | 4 | 0 | 8 months ago | [hackaday_supercon_2019_logic_noise_FPGA_workshop](https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop)/337 | Hackaday Supercon 2019 Logic Noise Badge Workshop |
| 23 | 5 | 0 | 6 years ago | [LVDS-7-to-1-Serializer](https://github.com/racerxdl/LVDS-7-to-1-Serializer)/338 | An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens. |
| 23 | 7 | 0 | 8 years ago | [aemb](https://github.com/aeste/aemb)/339 | Multi-threaded 32-bit embedded core family. |
| 23 | 11 | 0 | 2 years ago | [workshops](https://github.com/FPGAwars/workshops)/340 | :snowflake: :star2: Workshops with Icestudio and the IceZUM Alhambra board |
| 23 | 4 | 0 | 2 months ago | [poyo-v](https://github.com/ourfool/poyo-v)/341 | Open source RISC-V IP core for FPGA/ASIC design |
| 23 | 4 | 3 | 1 year, 1 month ago | [v-regex](https://github.com/shellbear/v-regex)/342 |  A simple regex library for V |
| 23 | 8 | 44 | 7 days ago | [mantle](https://github.com/phanrahan/mantle)/343 | mantle library |
| 23 | 15 | 20 | 3 years ago | [RetroCade_Synth](https://github.com/GadgetFactory/RetroCade_Synth)/344 | RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.  |
| 23 | 6 | 2 | 15 days ago | [benchmarks](https://github.com/lsils/benchmarks)/345 | EPFL logic synthesis benchmarks |
| 23 | 8 | 3 | 3 years ago | [Nitro-Parts-lib-Xilinx](https://github.com/dirjud/Nitro-Parts-lib-Xilinx)/346 | This is mainly a simulation library of xilinx primitives that are verilator compatible. |
| 23 | 16 | 0 | 2 years ago | [OV7670-Verilog](https://github.com/westonb/OV7670-Verilog)/347 | Verilog modules required to get the OV7670 camera working |
| 23 | 9 | 2 | 2 years ago | [CNN_VGG19_verilog](https://github.com/romulus0914/CNN_VGG19_verilog)/348 | Convolution Neural Network of vgg19 model in verilog |
| 23 | 9 | 0 | 1 year, 2 months ago | [BUAA_CO](https://github.com/aptx1231/BUAA_CO)/349 | 2017Á∫ßÂåóËà™ËÆ°ÁÆóÊú∫Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°(MIPS CPU) |
| 22 | 10 | 1 | 2 years ago | [tf530](https://github.com/terriblefire/tf530)/350 | tf530 |
| 22 | 6 | 0 | 6 years ago | [aoOCS](https://github.com/alfikpl/aoOCS)/351 | The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation.  |
| 22 | 18 | 0 | 3 years ago | [fast](https://github.com/FAST-Switch/fast)/352 | FAST |
| 22 | 8 | 0 | 8 years ago | [Pong](https://github.com/bogini/Pong)/353 | Pong game on an FPGA in Verilog. |
| 22 | 4 | 1 | 1 year, 8 months ago | [Lichee-Tang](https://github.com/piotr-go/Lichee-Tang)/354 | Lichee Tang FPGA board examples |
| 22 | 3 | 0 | 1 year, 2 months ago | [thunderclap-fpga-arria10](https://github.com/thunderclap-io/thunderclap-fpga-arria10)/355 | Thunderclap hardware for Intel Arria 10 FPGA |
| 22 | 24 | 2 | 11 months ago | [block-nvdla-sifive](https://github.com/sifive/block-nvdla-sifive)/356 | None |
| 22 | 8 | 2 | 1 year, 2 months ago | [Posit-HDL-Arithmetic](https://github.com/manish-kj/Posit-HDL-Arithmetic)/357 | Universal number Posit HDL Arithmetic Architecture generator |
| 22 | 4 | 0 | 29 days ago | [VGChips](https://github.com/furrtek/VGChips)/358 | Video Game custom chips reverse-engineered from silicon |
| 22 | 16 | 1 | 10 months ago | [LimeSDR-PCIe_GW](https://github.com/myriadrf/LimeSDR-PCIe_GW)/359 | Altera Cyclone IV FPGA project for the PCIe LimeSDR board  |
| 22 | 11 | 0 | 4 years ago | [FPGA_Ultrasound](https://github.com/waynezv/FPGA_Ultrasound)/360 |  CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system. |
| 22 | 11 | 0 | 9 months ago | [spi_mem_programmer](https://github.com/sergachev/spi_mem_programmer)/361 | Small (Q)SPI flash memory programmer in Verilog |
| 22 | 14 | 0 | 9 years ago | [sparc64soc](https://github.com/freecores/sparc64soc)/362 | OpenSPARC-based SoC |
| 22 | 5 | 0 | 1 year, 10 months ago | [MIPS-Verilog](https://github.com/silverfoxy/MIPS-Verilog)/363 | MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board. |
| 22 | 13 | 0 | 4 years ago | [AES-FPGA](https://github.com/mematrix/AES-FPGA)/364 | AESÂä†ÂØÜËß£ÂØÜÁÆóÊ≥ïÁöÑVerilogÂÆûÁé∞ |
| 22 | 10 | 0 | 4 months ago | [sha1](https://github.com/secworks/sha1)/365 | Verilog implementation of the SHA-1 cryptgraphic hash function |
| 22 | 5 | 1 | 5 years ago | [Y86-CPU](https://github.com/Archstacker/Y86-CPU)/366 | A pipeline CPU in Verilog for the Y86 instruction set. |
| 22 | 7 | 0 | 1 year, 3 months ago | [Open-FPGA](https://github.com/NingHeChuan/Open-FPGA)/367 | Devotes to open source FPGA |
| 21 | 5 | 0 | 9 years ago | [pdfparser](https://github.com/andreasdotorg/pdfparser)/368 | None |
| 21 | 17 | 0 | 3 years ago | [99tsp](https://github.com/rellermeyer/99tsp)/369 | The 99 Traveling Salespeople Project |
| 21 | 2 | 1 | 2 years ago | [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)/370 | None |
| 21 | 3 | 0 | 2 years ago | [bapi-rv32i](https://github.com/rgwan/bapi-rv32i)/371 | A extremely size-optimized RV32I soft processor for FPGA. |
| 21 | 8 | 0 | 4 years ago | [stx_cookbook](https://github.com/thomasrussellmurphy/stx_cookbook)/372 | Altera Advanced Synthesis Cookbook 11.0 |
| 21 | 15 | 1 | 4 years ago | [Nitro-Parts-lib-SPI](https://github.com/dirjud/Nitro-Parts-lib-SPI)/373 | Verilog SPI master and slave |
| 21 | 6 | 0 | 10 years ago | [osdvu](https://github.com/cyrozap/osdvu)/374 | None |
| 21 | 12 | 0 | 2 years ago | [NPU_on_FPGA](https://github.com/cxdzyq1110/NPU_on_FPGA)/375 | Âú®FPGA‰∏äÈù¢ÂÆûÁé∞‰∏Ä‰∏™NPUËÆ°ÁÆóÂçïÂÖÉ„ÄÇËÉΩÂ§üÊâßË°åÁü©ÈòµËøêÁÆóÔºàADD/ADDi/ADDs/MULT/MULTi/DOTÁ≠âÔºâ„ÄÅÂõæÂÉèÂ§ÑÁêÜËøêÁÆóÔºàCONV/POOLÁ≠âÔºâ„ÄÅÈùûÁ∫øÊÄßÊò†Â∞ÑÔºàRELU/TANH/SIGMÁ≠âÔºâ„ÄÇ |
| 21 | 13 | 1 | 2 years ago | [nysa-verilog](https://github.com/CospanDesign/nysa-verilog)/376 | Verilog Repository for GIT |
| 21 | 7 | 0 | 8 years ago | [tinycpu](https://github.com/fallen/tinycpu)/377 | Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes. |
| 21 | 2 | 0 | 2 months ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/378 | EverDrive N8 PRO dev sources |
| 21 | 0 | 0 | 3 months ago | [HW-Syn-Lab](https://github.com/tongplw/HW-Syn-Lab)/379 | ‚öôHardware Synthesis Laboratory Using Verilog |
| 21 | 28 | 0 | 3 months ago | [jtag_vpi](https://github.com/fjullien/jtag_vpi)/380 | TCP/IP controlled VPI JTAG Interface. |
| 21 | 5 | 0 | 7 years ago | [usb-de2-fpga](https://github.com/mzakharo/usb-de2-fpga)/381 | Hardware interface for USB controller on DE2 FPGA Platform |
| 21 | 8 | 0 | 5 months ago | [chacha](https://github.com/secworks/chacha)/382 | Verilog 2001 implementation of the ChaCha stream cipher. |
| 21 | 0 | 1 | 9 days ago | [MiSTery](https://github.com/gyurco/MiSTery)/383 | Atari ST/STe core for MiST |
| 20 | 9 | 0 | 3 years ago | [FFT_Verilog](https://github.com/DexWen/FFT_Verilog)/384 | FFT implement by verilog_ÊµãËØïÈ™åËØÅÂ∑≤ÈÄöËøá |
| 20 | 13 | 0 | 5 years ago | [yafpgatetris](https://github.com/johan92/yafpgatetris)/385 | Yet Another Tetris on FPGA Implementation |
| 20 | 9 | 1 | 6 years ago | [neural-hardware](https://github.com/shaneleonard/neural-hardware)/386 | Verilog library for implementing neural networks. |
| 20 | 11 | 1 | 2 months ago | [fifo](https://github.com/olofk/fifo)/387 | Generic FIFO implementation with optional FWFT |
| 20 | 4 | 1 | 2 years ago | [Verilog-VGA-game](https://github.com/Wujh1995/Verilog-VGA-game)/388 | A simple game written in Verilog HDL language and display on the VGA screen. |
| 20 | 21 | 0 | 3 years ago | [SIMD-architecture](https://github.com/MatrixAINetwork/SIMD-architecture)/389 | Overall multi-core SIMD microarchitecture |
| 20 | 5 | 2 | 6 months ago | [datc_robust_design_flow](https://github.com/jinwookjungs/datc_robust_design_flow)/390 | DATC Robust Design Flow. |
| 20 | 12 | 2 | 1 year, 10 months ago | [ARM9-compatible-soft-CPU-core](https://github.com/risclite/ARM9-compatible-soft-CPU-core)/391 | This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz.  It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file.  This IP core is very compact. It is one .v file and has only less 1800 lines. |
| 20 | 13 | 0 | 1 year, 6 months ago | [de10nano_vgaHdmi_chip](https://github.com/nhasbun/de10nano_vgaHdmi_chip)/392 | Test for video output using the ADV7513 chip on a de10 nano board |
| 20 | 7 | 0 | 2 years ago | [Spartan-Mini-NES](https://github.com/jonthomasson/Spartan-Mini-NES)/393 | An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board. |
| 20 | 3 | 0 | 2 months ago | [HDMI-to-FPGA-to-APA102-Pixels](https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels)/394 | Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI. |
| 20 | 4 | 3 | 4 months ago | [tinyriscv](https://github.com/liangkangnan/tinyriscv)/395 | A very simple and easy to understand RISC-V core. |
| 20 | 8 | 1 | 4 years ago | [mipscpu](https://github.com/patc15/mipscpu)/396 | Fully pipelined MIPS CPU in Verilog/SystemVerilog with advanced branch prediction, register renaming, and value prediction |
| 20 | 5 | 2 | 5 months ago | [VGA1306](https://github.com/uXeBoy/VGA1306)/397 | VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!) |
| 20 | 7 | 0 | 8 months ago | [Uranus](https://github.com/MaxXSoft/Uranus)/398 | Uranus MIPS processor by MaxXing & USTB NSCSCC team |
| 20 | 3 | 0 | 10 days ago | [core_ddr3_controller](https://github.com/ultraembedded/core_ddr3_controller)/399 | A DDR3 memory controller in Verilog for various FPGAs |
| 21 | 3 | 1 | 1 year, 7 months ago | [fpga-virtual-graf](https://github.com/mattvenn/fpga-virtual-graf)/400 | None |
| 20 | 8 | 1 | 1 year, 10 months ago | [ARM-LEGv8](https://github.com/nextbytes/ARM-LEGv8)/401 | Verilog Implementation of an ARM LEGv8 CPU |
| 20 | 10 | 1 | 2 years ago | [Design-and-Verification-of-LDPC-Decoder](https://github.com/biren15/Design-and-Verification-of-LDPC-Decoder)/402 | - Designed the LDPC decoder in the Matlab using the min-sum approach.  - Designed quantized RTL in Verilog with the min-sum approach and parallel architecture. - Created modules for all variants of the variable node unit(VNU) and the check-node unit(CNU) based on the H matrix. Created script for module instantiation of VNU and CNU as per the H matrix.  - Verified the functionality of the Verilog implementation by self-checking test-bench in Verilog to compare the results with Matlab. |
| 19 | 7 | 0 | 1 year, 15 days ago | [tiny-tpu](https://github.com/cameronshinn/tiny-tpu)/403 | Small-scale Tensor Processing Unit built on an FPGA |
| 19 | 4 | 2 | 1 year, 7 months ago | [recon](https://github.com/jefflieu/recon)/404 | The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs. |
| 19 | 11 | 2 | 4 years ago | [FPU](https://github.com/danshanley/FPU)/405 | IEEE 754 floating point unit in Verilog |
| 19 | 10 | 0 | 7 years ago | [Booth_Multipliers](https://github.com/MorrisMA/Booth_Multipliers)/406 | Parameterized Booth Multiplier in Verilog 2001 |
| 19 | 14 | 2 | 2 months ago | [blake2](https://github.com/secworks/blake2)/407 | Hardware implementation of the blake2 hash function |
| 19 | 6 | 1 | 6 months ago | [Tang-Nano-examples](https://github.com/sipeed/Tang-Nano-examples)/408 | Tang-Nano-examples |
| 19 | 11 | 0 | 4 years ago | [nfmac10g](https://github.com/forconesi/nfmac10g)/409 | Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC |
| 19 | 6 | 0 | 3 years ago | [book-examples](https://github.com/embmicro/book-examples)/410 | None |
| 19 | 2 | 0 | 5 years ago | [BCOpenMIPS](https://github.com/binderclip/BCOpenMIPS)/411 | Ë∑üÁùÄ„ÄäËá™Â∑±Âä®ÊâãÂÜô CPU„Äã‰π¶‰∏äÂÜôÁöÑ OpenMIPS CPU„ÄÇ |
| 19 | 5 | 4 | 14 hours ago | [corescore](https://github.com/olofk/corescore)/412 | CoreScore |
| 19 | 1 | 1 | 4 years ago | [icestick-vga-test](https://github.com/SubProto/icestick-vga-test)/413 | Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools |
| 19 | 8 | 2 | 1 year, 3 months ago | [ODIN](https://github.com/ChFrenkel/ODIN)/414 | ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation. |
| 19 | 10 | 1 | 2 years ago | [up5k-demos](https://github.com/daveshah1/up5k-demos)/415 | ice40 UltraPlus demos |
| 19 | 11 | 1 | 4 years ago | [Propeller_1_Design](https://github.com/parallaxinc/Propeller_1_Design)/416 | Propeller 1 design and example files to be run on FPGA boards. |
| 19 | 5 | 0 | 1 year, 5 days ago | [qspiflash](https://github.com/ZipCPU/qspiflash)/417 | A set of Wishbone Controlled SPI Flash Controllers |
| 19 | 6 | 0 | 1 year, 4 months ago | [verilog-mini-demo](https://github.com/ic7x24/verilog-mini-demo)/418 | VerilogÊûÅÁÆÄÊïôÁ®ã |
| 18 | 2 | 0 | 4 years ago | [literate-broccoli](https://github.com/ueliem/literate-broccoli)/419 | An open source FPGA architecture |
| 18 | 5 | 9 | 8 years ago | [hdl_devel](https://github.com/casper-astro/hdl_devel)/420 | A new CASPER toolflow based on an HDL primitives library |
| 18 | 1 | 0 | 2 years ago | [VerilogCommon](https://github.com/hedgeberg/VerilogCommon)/421 | A repo of basic Verilog/SystemVerilog modules useful in other circuits.  |
| 18 | 8 | 0 | 4 years ago | [Make-FPGA](https://github.com/tritechpw/Make-FPGA)/422 | Repository of Verilog code for Make:FPGA book Chapters 2 & 3. |
| 19 | 10 | 0 | 9 years ago | [dma_axi](https://github.com/freecores/dma_axi)/423 | AXI DMA 32 / 64 bits |
| 18 | 10 | 0 | Unknown | [usb2_dev](https://github.com/www-asics-ws/usb2_dev)/424 | USB 2.0 Device IP Core |
| 18 | 10 | 0 | 7 years ago | [ovs-hw](https://github.com/sora/ovs-hw)/425 | An open source hardware engine for Open vSwitch on FPGA |
| 18 | 15 | 4 | 1 year, 5 months ago | [spi-slave](https://github.com/nandland/spi-slave)/426 | SPI Slave for FPGA in Verilog and VHDL |
| 18 | 3 | 0 | 1 year, 3 months ago | [enigmaFPGA](https://github.com/mmicko/enigmaFPGA)/427 | Enigma in FPGA |
| 18 | 2 | 0 | 4 months ago | [dbgbus](https://github.com/ZipCPU/dbgbus)/428 | A collection of debugging busses developed and presented at zipcpu.com |
| 18 | 2 | 0 | 1 year, 2 months ago | [gameduino-fpga-mods](https://github.com/toivoh/gameduino-fpga-mods)/429 | Mods of the FPGA code from @jamesbowman's Gameduino file repository |
| 18 | 9 | 0 | 10 years ago | [jpegencode](https://github.com/freecores/jpegencode)/430 | JPEG Encoder Verilog |
| 18 | 4 | 0 | 1 year, 7 months ago | [redpid](https://github.com/quartiq/redpid)/431 | migen + misoc + redpitaya = digital servo |
| 18 | 2 | 0 | Unknown | [A500_ACCEL_RAM_IDE-Rev-2](https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2)/432 | Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface  |
| 18 | 2 | 4 | 4 months ago | [amiga_replacement_project](https://github.com/nonarkitten/amiga_replacement_project)/433 | This is an attempt to make clean Verilog sources for each chip on the Amiga. |
| 18 | 12 | 1 | 7 months ago | [matrix-creator-fpga](https://github.com/matrix-io/matrix-creator-fpga)/434 | Reference HDL code for the MATRIX Creator's Spartan 6 FPGA |
| 18 | 5 | 0 | 3 years ago | [Yoshis-Nightmare](https://github.com/jconenna/Yoshis-Nightmare)/435 | FPGA Based Platformer Video Game |
| 18 | 11 | 0 | 3 months ago | [verilog-arbiter](https://github.com/bmartini/verilog-arbiter)/436 | A look ahead, round-robing parametrized arbiter written in Verilog. |
| 18 | 1 | 0 | Unknown | [UART2NAND](https://github.com/hedgeberg/UART2NAND)/437 | Interface for exposing raw NAND i/o over UART to enable pc-side modification. |
| 18 | 13 | 1 | Unknown | [Pepino](https://github.com/Saanlima/Pepino)/438 | None |
| 18 | 6 | 1 | Unknown | [jtframe](https://github.com/jotego/jtframe)/439 | Common framework for MiST(er), SiDi, ZX-UNO/DOS and Unamiga core development. With special focus on arcade cores. |
| 18 | 5 | 0 | Unknown | [snes_dejitter](https://github.com/marqs85/snes_dejitter)/440 | NES/SNES 240p de-jitter mod |
| 18 | 4 | 0 | 5 years ago | [Pet2001_Nexys3](https://github.com/skibo/Pet2001_Nexys3)/441 | A Commodore PET in an FPGA. |
| 17 | 4 | 1 | Unknown | [UPDuino-OV7670-Camera](https://github.com/gtjennings1/UPDuino-OV7670-Camera)/442 | Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module |
| 17 | 13 | 0 | 1 year, 8 months ago | [face_detect_open](https://github.com/lulinchen/face_detect_open)/443 | A Voila-Jones face detector hardware implementation |
| 17 | 4 | 0 | 1 year, 2 months ago | [fpga-examples](https://github.com/sehugg/fpga-examples)/444 | FPGA examples for 8bitworkshop.com |
| 17 | 6 | 2 | Unknown | [Processor-UVM-Verification](https://github.com/gupta409/Processor-UVM-Verification)/445 | System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment |
| 17 | 0 | 0 | 2 years ago | [sdaccel_chisel_integration](https://github.com/necst/sdaccel_chisel_integration)/446 | Chisel Project for Integrating RTL code into SDAccel |
| 17 | 3 | 0 | 7 years ago | [fpgaminer-vanitygen](https://github.com/fpgaminer/fpgaminer-vanitygen)/447 | Open Source Bitcoin Vanity Address Generation on FPGAs |
| 17 | 10 | 0 | 3 years ago | [SVM-Gaussian-Classification-FPGA](https://github.com/arpanvyas/SVM-Gaussian-Classification-FPGA)/448 | SVM Gaussian Classifier of 30x30 greyscale image on Verilog |
| 17 | 4 | 0 | Unknown | [orgexp](https://github.com/zhanghai/orgexp)/449 | Computer Organization Experiment, Shi Qingsong, Zhejiang University. |
| 17 | 6 | 0 | Unknown | [azpr_cpu](https://github.com/zhangly/azpr_cpu)/450 | Áî®Altera FPGAËäØÁâáËá™Âà∂CPU |
| 17 | 6 | 0 | 8 months ago | [TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit)/451 | IC implementation of TPU |
| 17 | 12 | 0 | 3 years ago | [H264](https://github.com/aiminickwong/H264)/452 | H264ËßÜÈ¢ëËß£Á†ÅverilogÂÆûÁé∞ |
| 17 | 15 | 0 | 9 months ago | [AMBA_AXI_AHB_APB](https://github.com/adki/AMBA_AXI_AHB_APB)/453 | AMBA bus lecture material |
| 17 | 1 | 1 | 5 days ago | [basic-ecp5-pcb](https://github.com/mattvenn/basic-ecp5-pcb)/454 | None |
| 17 | 9 | 0 | 7 months ago | [FAST9-Accelerator](https://github.com/ISKU/FAST9-Accelerator)/455 | FAST-9 Accelerator for Corner Detection |
| 17 | 3 | 0 | 1 year, 10 months ago | [USB](https://github.com/pbing/USB)/456 | FPGA USB 1.1 Low-Speed Implementation |
| 17 | 18 | 7 | 2 months ago | [UHD-Fairwaves](https://github.com/fairwaves/UHD-Fairwaves)/457 | Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.  |
| 17 | 6 | 3 | 4 months ago | [UPduino-v2.1](https://github.com/tinyvision-ai-inc/UPduino-v2.1)/458 | UPduino |
| 17 | 3 | 0 | 2 months ago | [EDSAC](https://github.com/hrvach/EDSAC)/459 | FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope |
| 17 | 4 | 0 | 8 years ago | [amber_samples](https://github.com/dwelch67/amber_samples)/460 | None |
| 17 | 3 | 0 | Unknown | [interpolation](https://github.com/ZipCPU/interpolation)/461 | Digital Interpolation Techniques Applied to Digital Signal Processing |
| 17 | 12 | 0 | Unknown | [x393_sata](https://github.com/Elphel/x393_sata)/462 | mirror of https://git.elphel.com/Elphel/x393_sata |
| 17 | 4 | 0 | Unknown | [iverilog-tutorial](https://github.com/albertxie/iverilog-tutorial)/463 | A quickstart guide on how to use Icarus Verilog. |
| 17 | 10 | 1 | Unknown | [Open_RegModel](https://github.com/zhajio1988/Open_RegModel)/464 | :hatched_chick:Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL. |
| 17 | 1 | 0 | Unknown | [cisco-hwic-3g-cdma](https://github.com/tomverbeure/cisco-hwic-3g-cdma)/465 | Reverse Engineering of the Cisco HWIC-3G-CDMA PCB |
| 17 | 13 | 1 | Unknown | [8051](https://github.com/lajanugen/8051)/466 | FPGA implementation of the 8051 Microcontroller (Verilog) |
| 16 | 4 | 0 | Unknown | [verilog-vga-controller](https://github.com/mstump/verilog-vga-controller)/467 | A very simple VGA controller written in verilog |
| 16 | 1 | 0 | Unknown | [fpga-sram](https://github.com/mattvenn/fpga-sram)/468 | mystorm sram test |
| 16 | 10 | 0 | Unknown | [sha512](https://github.com/secworks/sha512)/469 | Verilog implementation of the SHA-512 hash function. |
| 16 | 4 | 0 | Unknown | [k1801](https://github.com/1801BM1/k1801)/470 | 1801 series ULA reverse engineering |
| 16 | 8 | 2 | Unknown | [can](https://github.com/freecores/can)/471 | CAN Protocol Controller |
| 16 | 7 | 0 | Unknown | [riscv-invicta](https://github.com/qmn/riscv-invicta)/472 | A simple RISC-V core, described with Verilog |
| 16 | 12 | 1 | Unknown | [turbo8051](https://github.com/freecores/turbo8051)/473 | turbo 8051 |
| 16 | 5 | 0 | Unknown | [RDF-2019](https://github.com/ieee-ceda-datc/RDF-2019)/474 | DATC RDF |
| 16 | 4 | 0 | Unknown | [icestick](https://github.com/wd5gnr/icestick)/475 | Simple demo for Lattice iCEstick board as seen on Hackaday |
| 16 | 5 | 5 | Unknown | [polaris](https://github.com/KestrelComputer/polaris)/476 | RISC-V RV64IS-compatible processor for the Kestrel-3 |
| 16 | 4 | 1 | Unknown | [Basic-SIMD-Processor-Verilog-Tutorial](https://github.com/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)/477 | Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit. |
| 16 | 11 | 2 | Unknown | [round_robin_arbiter](https://github.com/freecores/round_robin_arbiter)/478 | round robin arbiter |
| 16 | 2 | 0 | Unknown | [verifla](https://github.com/wd5gnr/verifla)/479 | Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm |
| 16 | 8 | 0 | Unknown | [trainwreck](https://github.com/aswaterman/trainwreck)/480 | Original RISC-V 1.0 implementation.  Not supported. |
| 16 | 6 | 1 | Unknown | [ws2812-verilog](https://github.com/dhrosa/ws2812-verilog)/481 | This is a Verilog module to interface with WS2812-based LED strips. |
| 16 | 1 | 0 | Unknown | [VirtualTap](https://github.com/furrtek/VirtualTap)/482 | Mod kit for the Virtual Boy to make it output VGA or RGB video |
| 16 | 11 | 1 | Unknown | [fpga-nn](https://github.com/roboticslab-uc3m/fpga-nn)/483 | NN on FPGA |
| 16 | 5 | 1 | Unknown | [ctfs](https://github.com/5unKn0wn/ctfs)/484 | ctfs write-up |
| 16 | 0 | 0 | Unknown | [BusPirateUltraHDL](https://github.com/DangerousPrototypes/BusPirateUltraHDL)/485 | Verilog for the Bus Pirate Ultra FPGA |
| 16 | 2 | 0 | Unknown | [SM3_core](https://github.com/ljgibbslf/SM3_core)/486 | None |
| 16 | 4 | 0 | Unknown | [magukara](https://github.com/Murailab-arch/magukara)/487 | FPGA-based open-source network tester |
| 16 | 6 | 2 | Unknown | [tf534](https://github.com/terriblefire/tf534)/488 | tf534 |
| 16 | 9 | 0 | Unknown | [ethernet_10ge_mac_SV_tb](https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb)/489 | SystemVerilog testbench for an Ethernet 10GE MAC core |
| 16 | 16 | 0 | Unknown | [xge_mac](https://github.com/freecores/xge_mac)/490 | Ethernet 10GE MAC |
| 16 | 8 | 1 | Unknown | [MacPlus_MiSTer](https://github.com/MiSTer-devel/MacPlus_MiSTer)/491 | Macintosh Plus for MiSTer |
| 16 | 6 | 0 | Unknown | [Simulator_CPU](https://github.com/ayzk/Simulator_CPU)/492 | Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog |
| 16 | 5 | 0 | Unknown | [video_stream_scaler](https://github.com/freecores/video_stream_scaler)/493 | Video Stream Scaler |
| 16 | 13 | 0 | Unknown | [MIPS-Processor-in-Verilog](https://github.com/Caskman/MIPS-Processor-in-Verilog)/494 | Processor repo |
| 16 | 2 | 23 | Unknown | [TART](https://github.com/tmolteno/TART)/495 | Transient Array Radio Telescope |
| 16 | 13 | 0 | Unknown | [4-way-set-associative-cache-verilog](https://github.com/rajshadow/4-way-set-associative-cache-verilog)/496 | Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy |
| 16 | 8 | 0 | Unknown | [CPU](https://github.com/ruanshihai/CPU)/497 | VerilogÂÆûÁé∞ÁöÑÁÆÄÂçï‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPUÔºåÂºÄÂèëÂπ≥Âè∞ÔºöNexys3 |
| 16 | 14 | 0 | Unknown | [Open-CryptoNight-ASIC](https://github.com/altASIC/Open-CryptoNight-ASIC)/498 | Open source hardware implementation of classic CryptoNight |
| 16 | 3 | 7 | Unknown | [vector06cc](https://github.com/svofski/vector06cc)/499 | –í–µ–∫—Ç–æ—Ä-06—Ü –≤ –ü–õ–ò–° / Vector-06c in FPGA |
| 16 | 3 | 0 | Unknown | [verilog_tutorials_BB](https://github.com/peepo/verilog_tutorials_BB)/500 | verilog tutorials for iCE40HX8K Breakout Board |
| 16 | 5 | 0 | 1 year, 10 months ago | [tinyfpga-bx-game-soc](https://github.com/gundy/tinyfpga-bx-game-soc)/501 | A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games |
| 15 | 2 | 0 | 3 years ago | [PitchShifter](https://github.com/jmt329/PitchShifter)/502 | Change the pitch of your voice in real-time! |
| 15 | 8 | 1 | 1 year, 11 months ago | [FPGA-Accelerator-for-AES-LeNet-VGG16](https://github.com/MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16)/503 | FPGA/AES/LeNet/VGG16 |
| 15 | 5 | 1 | 4 years ago | [mips](https://github.com/HaleLu/mips)/504 | MipsÂ§ÑÁêÜÂô®‰ªøÁúüËÆæËÆ° |
| 15 | 3 | 4 | 1 year, 9 months ago | [fLaCPGA](https://github.com/xavieran/fLaCPGA)/505 | Implementation of fLaC encoder/decoder for FPGA |
| 15 | 3 | 1 | 6 months ago | [StereoCensus](https://github.com/slongfield/StereoCensus)/506 | Verilog Implementation of the Census Transform Stereo Vision algorithm |
| 15 | 2 | 0 | 5 years ago | [WitnessProtection](https://github.com/feiranchen/WitnessProtection)/507 | in FPGA |
| 16 | 5 | 0 | 4 years ago | [CoCo3FPGA](https://github.com/richard42/CoCo3FPGA)/508 | FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al. |
| 15 | 8 | 0 | 2 years ago | [FFTVisualizer](https://github.com/Goshik92/FFTVisualizer)/509 | This project demonstrates DSP capabilities of Terasic DE2-115 |
| 15 | 1 | 0 | 1 year, 1 month ago | [spi_tb](https://github.com/cr1901/spi_tb)/510 | CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys |
| 15 | 8 | 1 | 5 years ago | [AHB_Bus_Matrix](https://github.com/Lianghao-Yuan/AHB_Bus_Matrix)/511 | None |
| 15 | 3 | 0 | 9 months ago | [tinyfpga_examples](https://github.com/lawrie/tinyfpga_examples)/512 | Verilog example programs for TinyFPGA |
| 15 | 2 | 0 | 3 years ago | [NeuralHDL](https://github.com/andywag/NeuralHDL)/513 | None |
| 15 | 0 | 0 | 4 years ago | [QuickSilverNEO](https://github.com/HeavyPixels/QuickSilverNEO)/514 | None |
| 15 | 10 | 0 | 4 years ago | [heterosim](https://github.com/RCSL-HKUST/heterosim)/515 | HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design space exploration is enabled by a wide range of system configurations. A complete simulation flow with compiler support is provided so that a full system simulation can be performed with various performance metrics returned. |
| 15 | 7 | 1 | 8 months ago | [ZBC---The-Zero-Board-Computer](https://github.com/donnaware/ZBC---The-Zero-Board-Computer)/516 | Based heavily on zet.aluzina.org and Terasic DE0 |
| 15 | 3 | 1 | 6 years ago | [descrypt-ztex-bruteforcer](https://github.com/Gifts/descrypt-ztex-bruteforcer)/517 | descrypt-ztex-bruteforcer |
| 15 | 5 | 0 | 4 months ago | [Computer-Experiment-on-the-principle-of-computer-composition](https://github.com/hjs557523/Computer-Experiment-on-the-principle-of-computer-composition)/518 | Êù≠ÁîµËÆ°ÁÆóÊú∫Â≠¶Èô¢-„ÄäËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ„Äã‰∏äÊú∫ÂÆûÈ™å‰ª£Á†ÅÂ∑•Á®ãÊñá‰ª∂ |
| 15 | 5 | 1 | 1 year, 3 months ago | [buffets](https://github.com/cwfletcher/buffets)/519 | Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration. |
| 15 | 7 | 0 | 3 years ago | [Centaur](https://github.com/fpgasystems/Centaur)/520 | Centaur, a framework for hybrid CPU-FPGA databases |
| 15 | 2 | 0 | 2 months ago | [Fuxi](https://github.com/MaxXSoft/Fuxi)/521 | Fuxi (‰ºèÁæ≤) is a 32-bit pipelined RISC-V processor written in Chisel3. |
| 15 | 9 | 0 | 4 months ago | [MIPS-Processor](https://github.com/neelkshah/MIPS-Processor)/522 | 5-stage pipelined 32-bit MIPS microprocessor in Verilog |
| 15 | 11 | 2 | 5 years ago | [CAN-Bus-Controller](https://github.com/Tommydag/CAN-Bus-Controller)/523 | An CAN bus Controller implemented in Verilog |
| 15 | 5 | 0 | 8 years ago | [openmsp430](https://github.com/dlitz/openmsp430)/524 | openMSP430 CPU core (from OpenCores) |
| 15 | 7 | 0 | 2 years ago | [SHA256Hasher](https://github.com/Goshik92/SHA256Hasher)/525 | SHA-256 IP core for ZedBoard (Zynq SoC) |
| 15 | 3 | 0 | 1 year, 3 days ago | [PACoGen](https://github.com/manish-kj/PACoGen)/526 | PACoGen: Posit Arithmetic Core Generator |
| 15 | 5 | 0 | 5 years ago | [fpga-spartan6](https://github.com/ucb-bar/fpga-spartan6)/527 | Support for zScale on Spartan6 FPGAs |
| 14 | 5 | 1 | 3 years ago | [arty-glitcher](https://github.com/toothlessco/arty-glitcher)/528 | FPGA-based glitcher for the Digilent Arty FPGA development board. |
| 14 | 12 | 0 | 2 years ago | [verilog-osx](https://github.com/kehribar/verilog-osx)/529 | Barerbones OSX based Verilog simulation toolchain. |
| 14 | 1 | 0 | 9 years ago | [Oberwolfach-explorations](https://github.com/peterlefanulumsdaine/Oberwolfach-explorations)/530 | collaboration on work in progress |
| 14 | 4 | 1 | 3 years ago | [handwriting-recognition-using-neural-networks-on-FPGA-final-year-project](https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project)/531 | None |
| 14 | 1 | 0 | 2 years ago | [UPduino-Mecrisp-Ice-15kB](https://github.com/igor-m/UPduino-Mecrisp-Ice-15kB)/532 | Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library. |
| 14 | 10 | 1 | 3 years ago | [Hardware-Implementation-of-AES-Verilog](https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog)/533 | Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog |
| 14 | 3 | 0 | 4 years ago | [cpus-pdp8](https://github.com/lisper/cpus-pdp8)/534 | FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source |
| 14 | 5 | 0 | 3 years ago | [iir-bandstop-filter](https://github.com/amoudgl/iir-bandstop-filter)/535 | Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic |
| 14 | 22 | 1 | 2 years ago | [moneroasic](https://github.com/stremovsky/moneroasic)/536 | Cryptonight Monero Verilog code for ASIC |
| 14 | 1 | 0 | a month ago | [EI332](https://github.com/zengkaipeng/EI332)/537 | SJTU EI332 CPUÂÆåÊï¥ÂÆûÈ™å‰ª£Á†ÅÂèäÊä•Âëä |
| 14 | 3 | 2 | 4 years ago | [icestickPWM](https://github.com/wd5gnr/icestickPWM)/538 | Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo) |
| 14 | 2 | 0 | 9 days ago | [serv_soc](https://github.com/DaveBerkeley/serv_soc)/539 | SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash. |
| 14 | 1 | 0 | 3 years ago | [MesaBusProtocol](https://github.com/blackmesalabs/MesaBusProtocol)/540 | Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces |
| 14 | 6 | 0 | 1 year, 8 months ago | [OV7670_NEXYS4_Verilog](https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog)/541 | This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog |
| 14 | 5 | 1 | 2 years ago | [anlogic-picorv32](https://github.com/AnlogicInfo/anlogic-picorv32)/542 | Optimized picorv32 core for anlogic FPGA |
| 14 | 9 | 0 | 3 years ago | [ee260_lab](https://github.com/sheldonucr/ee260_lab)/543 | EE 260 Winter 2017: Advanced VLSI Design |
| 14 | 3 | 0 | 1 year, 2 months ago | [wb_intercon](https://github.com/olofk/wb_intercon)/544 | Wishbone interconnect utilities |
| 14 | 8 | 0 | 1 year, 6 months ago | [8-bits-RISC-CPU-Verilog](https://github.com/liuqidev/8-bits-RISC-CPU-Verilog)/545 | Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. Âü∫‰∫éÊúâÈôêÁä∂ÊÄÅÊú∫ÁöÑ8‰ΩçRISCÔºàÁ≤æÁÆÄÊåá‰ª§ÈõÜÔºâCPUÔºà‰∏≠Â§ÆÂ§ÑÁêÜÂô®ÔºâÁÆÄÂçïÁªìÊûÑÂíåVerilogÂÆûÁé∞„ÄÇ |
| 14 | 10 | 1 | 10 years ago | [dvb_s2_ldpc_decoder](https://github.com/freecores/dvb_s2_ldpc_decoder)/546 | DVB-S2 LDPC Decoder |
| 14 | 3 | 1 | 14 days ago | [vga-clock](https://github.com/mattvenn/vga-clock)/547 | None |
| 14 | 13 | 0 | 11 months ago | [FPGA_CryptoNight_V7](https://github.com/lulinchen/FPGA_CryptoNight_V7)/548 | FPGA CryptoNight V7 Minner |
| 14 | 17 | 3 | 2 years ago | [Cosmos-OpenSSD](https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD)/549 | None |
| 14 | 6 | 2 | 4 years ago | [idea](https://github.com/warclab/idea)/550 | iDEA FPGA Soft Processor |
| 14 | 11 | 0 | 1 year, 5 months ago | [gameduino](https://github.com/Godzil/gameduino)/551 | My own version of the @JamesBowman's Gameduino file repository |
| 14 | 0 | 0 | 4 days ago | [nintendo-switch-i2s-to-spdif](https://github.com/puhitaku/nintendo-switch-i2s-to-spdif)/552 | I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal. |
| 14 | 1 | 0 | 3 years ago | [iCEstick-hacks](https://github.com/r4d10n/iCEstick-hacks)/553 | iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter |
| 14 | 12 | 0 | 2 months ago | [apio-examples](https://github.com/FPGAwars/apio-examples)/554 | :seedling: Apio examples |
| 14 | 2 | 1 | 11 months ago | [TMR](https://github.com/ThalesGroup/TMR)/555 | Triple Modular Redundancy  |
| 14 | 8 | 1 | 17 hours ago | [Template_MiSTer](https://github.com/MiSTer-devel/Template_MiSTer)/556 | Template with latest framework for MiSTer |
| 14 | 16 | 1 | 8 years ago | [MIPS-in-Verilog](https://github.com/alok-upadhyay/MIPS-in-Verilog)/557 | An implementation of MIPS single cycle datapath in Verilog.  |
| 14 | 8 | 1 | 1 year, 4 months ago | [Zeus](https://github.com/GeraltShi/Zeus)/558 | NVDLA small config implementation on Zynq ZCU104 (evaluation) |
| 14 | 4 | 0 | 6 years ago | [FPGA_Stereo_Depth_Map](https://github.com/jamesrivas/FPGA_Stereo_Depth_Map)/559 | None |
| 14 | 3 | 1 | 25 days ago | [litex_vexriscv_smp](https://github.com/enjoy-digital/litex_vexriscv_smp)/560 | Test with LiteX and VexRiscv SMP |
| 14 | 4 | 0 | 3 months ago | [bitcoin_mining](https://github.com/kmod/bitcoin_mining)/561 | Simple test fpga bitcoin miner |
| 14 | 6 | 0 | 2 years ago | [posture_recognition_CNN](https://github.com/cxdzyq1110/posture_recognition_CNN)/562 | To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different responses to all kinds of human's postures. But the process is very difficult as well, because usually it is very slow and power-consuming, and requires a very large memory space. Here we focus on real-time posture recognition, and try to make the machine "know" what posture we make. The posture recognition system is consisted of DE10-Nano SoC FPGA Kit, a camera, and an HDMI monitor. SoC FPGA captures video streams from the camera, recognizes human postures with a CNN model, and finally shows the original video and classification result (standing, walking, waving, etc.) via HDMI interface. |
| 14 | 16 | 1 | 7 years ago | [RSA4096](https://github.com/fatestudio/RSA4096)/563 | 4096bit RSA project, with verilog code, python test code, etc |
| 14 | 4 | 4 | a month ago | [MiSTer-Arcade-SEGASYS1](https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1)/564 | FPGA implementation of SEGA SYSTEM 1 arcade board |
| 14 | 2 | 1 | 1 year, 5 months ago | [time-sleuth](https://github.com/chriz2600/time-sleuth)/565 | Time Sleuth - Open Source Lag Tester |
| 14 | 7 | 0 | 1 year, 7 months ago | [RISC-Processor](https://github.com/jbush001/RISC-Processor)/566 | 32-bit RISC processor |
| 14 | 4 | 0 | 1 year, 4 months ago | [arrowzip](https://github.com/ZipCPU/arrowzip)/567 | A ZipCPU based demonstration of the MAX1000 FPGA board |
| 14 | 10 | 0 | 3 years ago | [Curso-Electronica-Digital-para-makers-con-FPGAs-Libres](https://github.com/Obijuan/Curso-Electronica-Digital-para-makers-con-FPGAs-Libres)/568 | Curso de 35h sobre el dise√±o de sistemas digitales usando FPGAs libres, orientado para makers |
| 14 | 1 | 1 | 6 years ago | [ethpipe](https://github.com/sora/ethpipe)/569 | EtherPIPE: an Ethernet character device for packet processing |
| 14 | 1 | 0 | 1 year, 28 days ago | [Merlin](https://github.com/origintfj/Merlin)/570 | RISC-V RV32I[C] CPU (Apache-2.0) - Merlin |
| 14 | 2 | 0 | 3 months ago | [ws2812-core](https://github.com/mattvenn/ws2812-core)/571 | verilog core for ws2812 leds |
| 15 | 2 | 0 | 3 years ago | [RiverRaidFPGA](https://github.com/ef-end-y/RiverRaidFPGA)/572 | River Raid game on FPGA |
| 13 | 2 | 1 | 9 months ago | [galaksija](https://github.com/emard/galaksija)/573 | Galaksija computer for FPGA |
| 13 | 9 | 0 | 7 months ago | [matrix-voice-fpga](https://github.com/matrix-io/matrix-voice-fpga)/574 | HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one |
| 13 | 0 | 0 | 9 months ago | [FPGAGameBoy](https://github.com/Chockichoc/FPGAGameBoy)/575 | an implementation of the GameBoy in Verilog |
| 13 | 11 | 1 | 1 year, 8 months ago | [zuma-fpga](https://github.com/adbrant/zuma-fpga)/576 | Fine Grain FPGA Overlay Architecture and Tools |
| 13 | 0 | 0 | 2 years ago | [iPxs-Text](https://github.com/juanmard/iPxs-Text)/577 | Text for a iPxs-Collection. |
| 13 | 4 | 0 | 5 years ago | [ShootingGame-FPGA](https://github.com/Lyukx/ShootingGame-FPGA)/578 | Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard. |
| 13 | 0 | 0 | 1 year, 10 months ago | [fpga_tv](https://github.com/mcleod-ideafix/fpga_tv)/579 | Some crazy experiments about using a FPGA to transmit a TV signal old-style |
| 13 | 1 | 0 | 5 months ago | [DSP-RTL-Lib](https://github.com/ahmedshahein/DSP-RTL-Lib)/580 | RTL Verilog library for various DSP modules |
| 13 | 3 | 0 | 4 years ago | [ASIC-FPGA-tetris](https://github.com/tinylic/ASIC-FPGA-tetris)/581 | a FPGA implementation for tetris game. |
| 14 | 8 | 12 | a month ago | [nanorv32](https://github.com/rbarzic/nanorv32)/582 | A small 32-bit implementation of the RISC-V architecture |
| 13 | 9 | 0 | 9 years ago | [dma_ahb](https://github.com/freecores/dma_ahb)/583 | AHB DMA 32 / 64 bits |
| 13 | 4 | 1 | 4 years ago | [dyract](https://github.com/warclab/dyract)/584 | DyRACT Open Source Repository |
| 13 | 5 | 1 | 3 years ago | [Verilog_Calculator_Matrix_Multiplication](https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication)/585 | This is a simple project that shows how to multiply two 3x3 matrixes in Verilog. |
| 13 | 3 | 1 | 3 years ago | [Menu_MIST](https://github.com/sorgelig/Menu_MIST)/586 | Dummy FPGA core to display menu at startup |
| 13 | 12 | 0 | 7 years ago | [ASIC](https://github.com/vlsi1217/ASIC)/587 | EE 287 2012 Fall |
| 13 | 8 | 0 | 1 year, 24 days ago | [Ethernet-design-verilog](https://github.com/maxs-well/Ethernet-design-verilog)/588 | Gigabit Ethernet UDP communication driver |
| 13 | 8 | 0 | a day ago | [xfcp](https://github.com/alexforencich/xfcp)/589 | Extensible FPGA control platform |
| 13 | 7 | 0 | 3 years ago | [ring_network-based-multicore-](https://github.com/zhaishaomin/ring_network-based-multicore-)/590 | Â§öÊ†∏Â§ÑÁêÜÂô® ;ring network , four core, shared space memory ,directory-based cache coherency |
| 13 | 1 | 0 | 9 months ago | [RePLIA](https://github.com/WarwickEPR/RePLIA)/591 | FPGA Based lock in amplifier |
| 13 | 4 | 0 | 4 years ago | [FPGA](https://github.com/JeremyJiWZ/FPGA)/592 | computer hardware system including ps2/vga with tank war game in verilog and mips |
| 13 | 2 | 0 | 9 days ago | [core_dvi_framebuffer](https://github.com/ultraembedded/core_dvi_framebuffer)/593 | Minimal DVI / HDMI Framebuffer |
| 13 | 4 | 0 | 1 year, 6 months ago | [openzcore](https://github.com/lokisz/openzcore)/594 | powerpc processor prototype and an example of semiconductor startup biz plan |
| 13 | 2 | 3 | 5 months ago | [icestick-lpc-tpm-sniffer](https://github.com/SySS-Research/icestick-lpc-tpm-sniffer)/595 | FGBA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit |
| 13 | 10 | 0 | 3 months ago | [DA_PUF_Library](https://github.com/scluconn/DA_PUF_Library)/596 | Defense/Attack PUF Library (DA PUF Library) |
| 13 | 0 | 0 | 2 years ago | [8bit-computer](https://github.com/lightcode/8bit-computer)/597 | Simple 8-bit computer build in Verilog |
| 13 | 4 | 7 | 2 years ago | [liquid-router](https://github.com/subutai-attic/liquid-router)/598 | The Subutai‚Ñ¢ Router open hardware project sources. |
| 13 | 4 | 4 | 10 months ago | [yosys-bench](https://github.com/YosysHQ/yosys-bench)/599 | Benchmarks for Yosys development |
| 13 | 6 | 0 | 1 year, 4 months ago | [riscv_soc](https://github.com/ultraembedded/riscv_soc)/600 | Basic RISC-V Test SoC |
| 13 | 2 | 1 | 10 years ago | [soc-lm32](https://github.com/jbornschein/soc-lm32)/601 | Open source/hardware SoC plattform based on the lattice mico 32 softcore |
| 13 | 2 | 0 | 4 months ago | [Nu6509](https://github.com/go4retro/Nu6509)/602 | Emulate a 6509 with a 6502 |
| 13 | 0 | 0 | 8 months ago | [wbfmtx](https://github.com/ZipCPU/wbfmtx)/603 | A wishbone controlled FM transmitter hack |
| 13 | 1 | 0 | 7 months ago | [verilog](https://github.com/HarmonInstruments/verilog)/604 | None |
| 13 | 4 | 0 | 5 months ago | [SIGMA](https://github.com/georgia-tech-synergy-lab/SIGMA)/605 | RTL implementation of Flex-DPE. |
| 13 | 4 | 0 | 5 months ago | [SDR-Micron](https://github.com/Dfinitski/SDR-Micron)/606 | SDR Micron USB receiver |
| 13 | 1 | 0 | 3 years ago | [fpga_csgo](https://github.com/Smart-Hypercube/fpga_csgo)/607 | Counter Strike: Global Offensive FPGA Version (LOL) |
| 13 | 6 | 1 | 4 years ago | [dnn-sim](https://github.com/tayler-hetherington/dnn-sim)/608 | None |
| 13 | 6 | 0 | 1 year, 10 months ago | [vp_awsfpga](https://github.com/nvdla/vp_awsfpga)/609 | Virtual Platform for AWS FPGA support |
| 13 | 9 | 1 | 5 years ago | [i2s](https://github.com/skristiansson/i2s)/610 | i2s core, with support for both transmit and receive |
| 13 | 11 | 1 | 3 years ago | [lisnoc](https://github.com/TUM-LIS/lisnoc)/611 | LIS Network-on-Chip Implementation |
| 13 | 5 | 0 | 5 years ago | [NetFPGA-10G-UPB-OpenFlow](https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow)/612 | An OpenFlow implementation for the NetFPGA-10G card |
| 13 | 4 | 0 | 9 months ago | [SparkRoad-FPGA](https://github.com/verimake-team/SparkRoad-FPGA)/613 | None |
| 13 | 1 | 0 | 1 year, 11 months ago | [arty-videocap](https://github.com/ikanoano/arty-videocap)/614 | Repeat and capture the video signal with Digilent Arty-A7 and a video extender board. |
| 13 | 6 | 0 | 8 months ago | [Digital_Front_End_Verilog](https://github.com/NingHeChuan/Digital_Front_End_Verilog)/615 | None |
| 13 | 1 | 0 | 3 months ago | [riscv_sbc](https://github.com/ultraembedded/riscv_sbc)/616 | A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board. |
| 13 | 14 | 0 | 5 years ago | [Open-Source-Network-on-Chip-Router-RTL](https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL)/617 | None |
| 12 | 3 | 0 | 2 years ago | [ipxactexamplelib](https://github.com/kactus2/ipxactexamplelib)/618 | Contains examples to start with Kactus2. |
| 12 | 0 | 0 | 6 months ago | [eecs151](https://github.com/ry/eecs151)/619 | http://inst.eecs.berkeley.edu/~eecs151/fa19/ |
| 12 | 12 | 4 | 3 years ago | [DE1-SoC-Sound](https://github.com/bsteinsbo/DE1-SoC-Sound)/620 | None |
| 12 | 2 | 0 | 3 months ago | [FPGA_DevKit_HX1006A](https://github.com/eda-lab/FPGA_DevKit_HX1006A)/621 | None |
| 12 | 7 | 7 | 3 years ago | [pars](https://github.com/subutai-attic/pars)/622 | None |
| 12 | 5 | 0 | 3 months ago | [MemTest_MiSTer](https://github.com/MiSTer-devel/MemTest_MiSTer)/623 | None |
| 12 | 6 | 0 | 4 years ago | [PCIE_AXI_BRIDGE](https://github.com/SanjayRai/PCIE_AXI_BRIDGE)/624 | Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices |
| 12 | 3 | 2 | 3 years ago | [hardcaml-riscv](https://github.com/ujamjar/hardcaml-riscv)/625 | RISC-V instruction set CPUs in HardCaml |
| 12 | 2 | 0 | 1 year, 11 months ago | [Ada-PicoRV32-example](https://github.com/Fabien-Chouteau/Ada-PicoRV32-example)/626 | Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA |
| 12 | 5 | 0 | Unknown | [mips32r1_core](https://github.com/grantae/mips32r1_core)/627 | A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. |
| 12 | 0 | 0 | 3 months ago | [ThymesisFlow](https://github.com/OpenCAPI/ThymesisFlow)/628 | Memory Disaggregation on POWER9 with OpenCAPI |
| 12 | 2 | 0 | 1 year, 10 months ago | [pinky8bitcpu](https://github.com/ikotler/pinky8bitcpu)/629 | Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3 |
| 13 | 3 | 1 | a month ago | [cpc_ram_expansion](https://github.com/revaldinho/cpc_ram_expansion)/630 | A series of Amstrad CPC PCBs including a backplane, ROM and 512K and 1MByte RAM expansions. |
| 12 | 5 | 2 | 5 years ago | [Modular-Exponentiation](https://github.com/lajanugen/Modular-Exponentiation)/631 | Verilog Implementation of modular exponentiation using Montgomery multiplication |
| 12 | 8 | 0 | 2 years ago | [CPU](https://github.com/txstate-pcarch-blue/CPU)/632 | CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling. |
| 12 | 3 | 0 | Unknown | [SiDi-FPGA](https://github.com/ManuFerHi/SiDi-FPGA)/633 | SiDi FPGA for retro systems. |
| 12 | 0 | 0 | 9 months ago | [risc-v](https://github.com/Cra2yPierr0t/risc-v)/634 | RISC-V„ÅÆCPU‰Ωú„Å£„Åü |
| 12 | 9 | 4 | Unknown | [Arcade-GnG_MiSTer](https://github.com/MiSTer-devel/Arcade-GnG_MiSTer)/635 | Arcade Ghosts'n Goblins for MiSTer |
| 12 | 1 | 0 | Unknown | [Async-Karin](https://github.com/Mario-Hero/Async-Karin)/636 | Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board. |
| 12 | 7 | 2 | 1 year, 7 months ago | [Parser-Verilog](https://github.com/OpenTimer/Parser-Verilog)/637 | A Standalone Structural Verilog Parser |
| 12 | 1 | 3 | Unknown | [oram](https://github.com/ascend-secure-processor/oram)/638 | Hardware implementation of ORAM |
| 12 | 1 | 0 | Unknown | [milkymist-mmu](https://github.com/fallen/milkymist-mmu)/639 | Milkymist MMU project |
| 12 | 3 | 0 | 1 year, 9 months ago | [Flappy-Bird](https://github.com/BlusLiu/Flappy-Bird)/640 | FPGA program :VGA-GAME |
| 12 | 5 | 0 | 5 years ago | [nes_mappers](https://github.com/ClusterM/nes_mappers)/641 | NES mappers |
| 12 | 11 | 12 | Unknown | [sancus-core](https://github.com/sancus-tee/sancus-core)/642 | Minimal OpenMSP430 hardware extensions for isolation and attestation |
| 12 | 2 | 1 | a month ago | [icozip](https://github.com/ZipCPU/icozip)/643 | A ZipCPU demonstration port for the icoboard |
| 12 | 4 | 0 | Unknown | [Verilog-FIR](https://github.com/Grootzz/Verilog-FIR)/644 | FIR implemention with Verilog |
| 12 | 0 | 1 | 1 year, 3 months ago | [HDL-deflate](https://github.com/tomtor/HDL-deflate)/645 | FPGA implementation of deflate (de)compress RFC 1950/1951 |
| 12 | 5 | 0 | 9 months ago | [nica](https://github.com/acsl-technion/nica)/646 | An infrastructure for inline acceleration of network applications |
| 12 | 13 | 4 | 3 years ago | [test_jpeg](https://github.com/cfelton/test_jpeg)/647 | This is a myhdl test environment for the open-cores jpeg_encoder. |
| 12 | 2 | 0 | 3 years ago | [computer-systems-ucas](https://github.com/sailordiary/computer-systems-ucas)/648 | ‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜFPGAÂÆûÈ™åËØæÁ®ã - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session |
| 12 | 8 | 0 | 11 months ago | [computer-organization-lab](https://github.com/xJed/computer-organization-lab)/649 | ‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™å (2018 Áßã)ÔºöÁî® Verilog ËÆæËÆ°Âπ∂ÂÆûÁé∞ÁöÑÁÆÄÊòìÂçïÂë®ÊúüÂíåÂ§öÂë®Êúü CPU |
| 12 | 0 | 0 | 4 years ago | [yosys-ice-experiments](https://github.com/laanwj/yosys-ice-experiments)/650 | Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain |
| 12 | 3 | 1 | 4 years ago | [ICEd](https://github.com/AnttiLukats/ICEd)/651 | Open Hardware for Open Source FPGA Toolchain |
| 12 | 12 | 1 | 1 year, 9 months ago | [FPGA_rtime_HDR_video](https://github.com/sh-vlad/FPGA_rtime_HDR_video)/652 | We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.  |
| 12 | 3 | 0 | Unknown | [radio-86rk-wxeda](https://github.com/andykarpov/radio-86rk-wxeda)/653 | Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board |
| 12 | 5 | 0 | Unknown | [Open-Source-System-on-Chip-Experiment](https://github.com/progranism/Open-Source-System-on-Chip-Experiment)/654 | Just experimenting with Open Source SoCs on my Altera dev kit. |
| 12 | 3 | 0 | Unknown | [crap-o-scope](https://github.com/mattvenn/crap-o-scope)/655 | crap-o-scope scope implementation for icestick |
| 12 | 2 | 1 | Unknown | [SNKVerilog](https://github.com/neogeodev/SNKVerilog)/656 | Verilog definitions of custom SNK chips, for repairs and preservation. |
| 12 | 9 | 1 | Unknown | [c64-dodgypla](https://github.com/desaster/c64-dodgypla)/657 | Commodore 64 PLA replacement |
| 12 | 0 | 0 | 1 year, 9 months ago | [ulx3s-foss-blinky](https://github.com/q3k/ulx3s-foss-blinky)/658 | A template project for the ULX3S ECP5 FPGA board using only Open Source Software |
| 12 | 1 | 0 | a month ago | [3DORGB](https://github.com/citrus3000psi/3DORGB)/659 | RGB Project for most 3DO consoles. |
| 12 | 1 | 0 | Unknown | [consolite-hardware](https://github.com/rfotino/consolite-hardware)/660 | A hardware implementation of the Consolite game console written in Verilog. |
| 12 | 0 | 0 | Unknown | [RISCV-CPU](https://github.com/kzoacn/RISCV-CPU)/661 | SJTU Computer Architecture(1) Hw |
| 12 | 3 | 0 | 2 months ago | [picorv32_Xilinx](https://github.com/cjhonlyone/picorv32_Xilinx)/662 | A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz  |
| 12 | 4 | 0 | 8 years ago | [orpsoc](https://github.com/lgeek/orpsoc)/663 | [abandoned fork] OpenRISC Reference Platform SoC |
| 12 | 2 | 0 | 6 months ago | [OPDB](https://github.com/PrincetonUniversity/OPDB)/664 | OpenPiton Design Benchmark |
| 12 | 5 | 0 | 21 days ago | [jelly](https://github.com/ryuz/jelly)/665 | Original FPGA platform |
| 12 | 13 | 0 | Unknown | [axi-bfm](https://github.com/sjaeckel/axi-bfm)/666 | git clone of http://code.google.com/p/axi-bfm/ |
| 12 | 8 | 0 | 7 years ago | [VP2motion](https://github.com/sevikkk/VP2motion)/667 | FPGA based motion controller for RepRap style 3D printers |
| 12 | 6 | 2 | Unknown | [Pano-Logic-Zero-Client-G2-FPGA-Demo](https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo)/668 | Constraints file and Verilog demo code for the Pano Logic Zero Client G2 |
| 12 | 5 | 0 | Unknown | [Reindeer_Step](https://github.com/PulseRain/Reindeer_Step)/669 | Reindeer Soft CPU for Step CYC10 FPGA board |
| 12 | 3 | 0 | Unknown | [DSITx](https://github.com/MightyDevices/DSITx)/670 | FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display |
| 12 | 7 | 0 | 3 years ago | [mriscv_vivado](https://github.com/onchipuis/mriscv_vivado)/671 | A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv. |
| 12 | 3 | 0 | Unknown | [avr](https://github.com/aman-goel/avr)/672 | Reads a state transition system and performs property checking |
| 12 | 2 | 2 | Unknown | [upduino](https://github.com/tomverbeure/upduino)/673 | None |
| 12 | 10 | 0 | Unknown | [gemac](https://github.com/aquaxis/gemac)/674 | Gigabit MAC + UDP/TCP/IP offload Engine |
| 11 | 0 | 0 | Unknown | [ice-risc](https://github.com/Icenowy/ice-risc)/675 | RISC CPU by Icenowy |
| 11 | 19 | 2 | Unknown | [FPGA-Keccak-Miner](https://github.com/0x2fed/FPGA-Keccak-Miner)/676 | None |
| 11 | 13 | 0 | Unknown | [fpga-sdk-prj](https://github.com/syntacore/fpga-sdk-prj)/677 | FPGA-based SDK projects for SCRx cores |
| 11 | 0 | 1 | Unknown | [TurboMaster](https://github.com/go4retro/TurboMaster)/678 | Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64 |
| 11 | 8 | 0 | 8 years ago | [wimax_ofdm](https://github.com/jmesmon/wimax_ofdm)/679 | Partial Verilog implimentation of a WiMAX OFDM Phy |
| 11 | 2 | 1 | Unknown | [mikrobus-upduino](https://github.com/mmicko/mikrobus-upduino)/680 | Dual MikroBUS board for Upduino 2 FPGA |
| 11 | 5 | 0 | Unknown | [parallella-fpga-tutorials](https://github.com/yanidubin/parallella-fpga-tutorials)/681 | A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org] |
| 11 | 2 | 0 | 1 year, 6 months ago | [hilotof](https://github.com/daveshah1/hilotof)/682 | HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs |
| 11 | 1 | 0 | Unknown | [bitmips2019](https://github.com/Silverster98/bitmips2019)/683 | None |
| 11 | 0 | 1 | Unknown | [miniatom](https://github.com/janrinze/miniatom)/684 | Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard |
| 11 | 0 | 0 | Unknown | [MiSTer-Arcade-DigDug](https://github.com/MrX-8B/MiSTer-Arcade-DigDug)/685 | FPGA implementation of DigDug arcade game |
| 11 | 1 | 0 | Unknown | [systolic-array-matrix-multiplier](https://github.com/wzc810049078/systolic-array-matrix-multiplier)/686 | A systolic array matrix multiplier  |
| 11 | 1 | 0 | Unknown | [jtopl](https://github.com/jotego/jtopl)/687 | Verilog module compatible with Yamaha OPL chips |
| 11 | 3 | 0 | Unknown | [opengg](https://github.com/lzw545/opengg)/688 | OpenGL-like graphics pipeline on a Xilinx FPGA |
| 11 | 1 | 1 | Unknown | [Conways-Game-of-Life-with-Vlang](https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang)/689 |  Conway's life game in V |
| 11 | 8 | 0 | Unknown | [fpga-hdl](https://github.com/jeras/fpga-hdl)/690 | A set of small Verilog projects, to simulate and implement on FPGA development boards |
| 11 | 4 | 0 | Unknown | [Hardware_circular_buffer_controller](https://github.com/wtiandong/Hardware_circular_buffer_controller)/691 | This is a circular buffer controller used in FPGA. |
| 11 | 7 | 0 | Unknown | [Verilog-Pac-Man](https://github.com/idanw/Verilog-Pac-Man)/692 | Verilog implementation of Pac-Man made for a class's final project |
| 11 | 10 | 0 | Unknown | [4way-cache](https://github.com/xdesigns/4way-cache)/693 | Verilog cache implementation of 4-way FIFO 16k Cache |
| 11 | 7 | 0 | Unknown | [TinyFPGA-SoC](https://github.com/tinyfpga/TinyFPGA-SoC)/694 | Opensource building blocks for TinyFPGA microcontrollers and retro computers. |
| 11 | 2 | 0 | Unknown | [xulalx25soc](https://github.com/ZipCPU/xulalx25soc)/695 | A System on a Chip Implementation for the XuLA2-LX25 board |
| 11 | 11 | 0 | Unknown | [OFDM_802_11](https://github.com/phthinh/OFDM_802_11)/696 | None |
| 11 | 3 | 0 | Unknown | [ov](https://github.com/tmbinc/ov)/697 | None |
| 11 | 10 | 0 | Unknown | [FreeAHB](https://github.com/krevanth/FreeAHB)/698 | AHB Master |
| 11 | 12 | 1 | Unknown | [OpenHPSDR-Firmware](https://github.com/TAPR/OpenHPSDR-Firmware)/699 | This is the verilog code for the various FPGA in the OpenHPSDR Radios |
| 11 | 11 | 3 | Unknown | [ZX-Spectrum_MISTer](https://github.com/MiSTer-devel/ZX-Spectrum_MISTer)/700 | None |
| 11 | 9 | 1 | 8 years ago | [mips_16](https://github.com/freecores/mips_16)/701 | Educational 16-bit MIPS Processor |
| 11 | 3 | 0 | 3 months ago | [Tutorials_MiSTer](https://github.com/alanswx/Tutorials_MiSTer)/702 | Tutorials from the mist project converted to MiSTer  |
| 11 | 3 | 0 | 6 days ago | [uart](https://github.com/ben-marshall/uart)/703 | A simple implementation of a UART modem in Verilog. |
| 11 | 12 | 0 | 6 years ago | [logi-pong-chu-examples](https://github.com/fpga-logi/logi-pong-chu-examples)/704 | example code for the logi-boards from pong chu HDL book |
| 11 | 3 | 3 | 6 years ago | [ahci_mpi](https://github.com/linuxbest/ahci_mpi)/705 | an sata controller using smallest resource. |
| 11 | 3 | 0 | a month ago | [ssith-aws-fpga](https://github.com/acceleratedtech/ssith-aws-fpga)/706 | Host software for running SSITH processors on AWS F1 FPGAs |
| 11 | 11 | 5 | 3 years ago | [papiGB](https://github.com/diegovalverde/papiGB)/707 | Game Boy Classic fully functional FPGA implementation from scratch |
| 11 | 4 | 0 | 4 years ago | [ConvNN_FPGA_Accelerator](https://github.com/ztgao/ConvNN_FPGA_Accelerator)/708 | None |
| 11 | 3 | 0 | 8 months ago | [64-bit-Universal-Floating-Point-ISA-Compute-Engine](https://github.com/jerry-D/64-bit-Universal-Floating-Point-ISA-Compute-Engine)/709 | RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine |
| 11 | 11 | 0 | 1 year, 6 months ago | [vivado-ip-cores](https://github.com/CospanDesign/vivado-ip-cores)/710 | IP Cores that can be used within Vivado |
| 11 | 20 | 0 | 2 years ago | [sata3_host_controller](https://github.com/CoreyChen922/sata3_host_controller)/711 | It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface. |
| 11 | 2 | 0 | 8 months ago | [bfcpu](https://github.com/Icenowy/bfcpu)/712 | A simple CPU that runs Br**nf*ck code. |
| 11 | 4 | 0 | 1 year, 10 months ago | [digital-design](https://github.com/defano/digital-design)/713 | An introduction to integrated circuit design with Verilog and the Papilio Pro development board. |
| 11 | 3 | 3 | 1 year, 2 months ago | [s7_mini_fpga](https://github.com/blackmesalabs/s7_mini_fpga)/714 | Example designs for the Spartan7 "S7 Mini" FPGA board |
| 11 | 4 | 0 | 2 years ago | [Autonomous-Drone-Design](https://github.com/ISKU/Autonomous-Drone-Design)/715 | Design real-time image processing, object recognition and PID control for Autonomous Drone. |
| 11 | 3 | 0 | 1 year, 9 days ago | [cdsAsync](https://github.com/ucdrstdenis/cdsAsync)/716 | cdsAsync: An Asynchronous VLSI Toolset & Schematic Library  |
| 11 | 1 | 0 | 8 months ago | [ZC-RISCV-CORE](https://github.com/wzc810049078/ZC-RISCV-CORE)/717 | ZC RISCV CORE |
| 10 | 0 | 0 | 4 months ago | [oberon](https://github.com/emard/oberon)/718 | None |
| 11 | 9 | 0 | 6 years ago | [Verilog-I2C-Slave](https://github.com/AdriaanSwan/Verilog-I2C-Slave)/719 | Verilog I2C Slave |
| 11 | 5 | 0 | 4 years ago | [gng](https://github.com/liuguangxi/gng)/720 | Gaussian noise generator Verilog IP core |
| 11 | 1 | 1 | 1 year, 1 month ago | [Electronic-competition](https://github.com/qiaoxu123/Electronic-competition)/721 | ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÁîµÂ≠êËÆæËÆ°Â§ßËµõÂæÄÂπ¥ËµõÈ¢ò--‰ª™Âô®‰ª™Ë°®Á±ªÁªÉ‰π† |
| 11 | 5 | 0 | 7 years ago | [orbuild](https://github.com/rdiez/orbuild)/722 | OpenRISC build system |
| 11 | 4 | 0 | 3 years ago | [OpenMIPS](https://github.com/muzilinxi90/OpenMIPS)/723 | OpenMIPS‚Äî‚Äî„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ§ÑÁêÜÂô®ÈÉ®ÂàÜ |
| 11 | 3 | 3 | 19 days ago | [jtdd](https://github.com/jotego/jtdd)/724 | Double Dragon FPGA core |
| 11 | 2 | 1 | 4 years ago | [n64rgb](https://github.com/mrehkopf/n64rgb)/725 | Alternative configuration for CPLD style N64 RGB mods to produce crisper image in 240p/288p modes |
| 11 | 0 | 1 | 5 months ago | [plaid-bib-cpld](https://github.com/schlae/plaid-bib-cpld)/726 | A replica of the Ad Lib MCA sound card, now with a CPLD instead of the bus interface chip |
| 11 | 2 | 0 | 3 years ago | [fpga-synth](https://github.com/UA3MQJ/fpga-synth)/727 | FPGA based modular synth. |
| 11 | 8 | 0 | 4 years ago | [2-way-Set-Associative-Cache-Controller](https://github.com/prasadp4009/2-way-Set-Associative-Cache-Controller)/728 | Synthesizable and Parameterized Cache Controller in Verilog |
| 11 | 8 | 0 | 3 months ago | [sha3](https://github.com/secworks/sha3)/729 | FIPS 202 compliant SHA-3 core in Verilog |
| 11 | 1 | 0 | 6 years ago | [nand2tetris-vhdl](https://github.com/kzzch/nand2tetris-vhdl)/730 | nand2tetris files converted to VHDL so I can simulate them on an FPGA |
| 11 | 0 | 0 | 5 years ago | [tetris-verilog](https://github.com/jeremycw/tetris-verilog)/731 | Verilog Tetris |
| 11 | 1 | 0 | 1 year, 1 month ago | [100DayFPGA](https://github.com/abhishek-kakkar/100DayFPGA)/732 | Scratchpad repository for the 100-day FPGA challenge |
| 11 | 5 | 0 | 5 years ago | [md5cracker](https://github.com/zhemao/md5cracker)/733 | A Hardware MD5 Cracker for the Cyclone V SoC |
| 11 | 11 | 0 | 2 years ago | [Examples-in-book-write-your-own-cpu](https://github.com/Z-Y00/Examples-in-book-write-your-own-cpu)/734 | „ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„Äã‰∏Ä‰π¶ÈôÑÂ∏¶ÁöÑÊñá‰ª∂   |
| 11 | 0 | 0 | 3 years ago | [brainf__k_CPU](https://github.com/moizumi99/brainf__k_CPU)/735 | A CPU that executes brainf**k language. Can be synthesized on FPGA |
| 11 | 6 | 0 | 2 years ago | [FPGA-SM3-HASH](https://github.com/raymondrc/FPGA-SM3-HASH)/736 | Description of Chinese SM3 Hash algorithm with Verilog HDL |
| 11 | 2 | 0 | 3 years ago | [Hardware-Accelerated-SNN](https://github.com/arpanvyas/Hardware-Accelerated-SNN)/737 | Architecture for Spiking Neural Network |
| 10 | 3 | 0 | 6 years ago | [80211scrambler](https://github.com/travisgoodspeed/80211scrambler)/738 | Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits. |
| 10 | 11 | 17 | 8 years ago | [G729_CODE](https://github.com/nickrobinson/G729_CODE)/739 | G.729 Encoder |
| 10 | 7 | 0 | 5 years ago | [mor1kx-dev-env](https://github.com/juliusbaxter/mor1kx-dev-env)/740 | Development and verification environment for the mor1kx core |
| 10 | 1 | 0 | 4 months ago | [Arduboy_MiSTer](https://github.com/uXeBoy/Arduboy_MiSTer)/741 | Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core. |
| 10 | 10 | 0 | 4 years ago | [Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM](https://github.com/AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM)/742 | Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM) |
| 10 | 3 | 2 | 5 years ago | [novena-afe-hs-fpga](https://github.com/bunnie/novena-afe-hs-fpga)/743 | High Speed Analog Front End FPGA Firmware for Novena PVT1 |
| 10 | 4 | 0 | 5 months ago | [tonic](https://github.com/minmit/tonic)/744 | A Programmable Hardware Architecture for Network Transport Logic |
| 10 | 2 | 0 | 6 months ago | [max2-audio-dac](https://github.com/dilshan/max2-audio-dac)/745 | 24-bit Stereo Audio DAC for Raspberry Pi |
| 10 | 4 | 1 | 1 year, 1 month ago | [HDL-Bits-Solutions](https://github.com/viduraakalanka/HDL-Bits-Solutions)/746 | This is a repository containing solutions to the problem statements given in HDL Bits website. |
| 10 | 8 | 0 | 1 year, 9 months ago | [wb_sdram_ctrl](https://github.com/skristiansson/wb_sdram_ctrl)/747 | SDRAM controller with multiple wishbone slave ports |
| 10 | 3 | 0 | 3 years ago | [Fpga-PM-Radio](https://github.com/marsohod4you/Fpga-PM-Radio)/748 | Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board. |
| 10 | 6 | 1 | 7 years ago | [mojo-miner](https://github.com/alphabj/mojo-miner)/749 | A bitcoin miner for the mojo fpga development board by embedded micro |
| 10 | 0 | 0 | 10 years ago | [qs-avg](https://github.com/Eelis/qs-avg)/750 | Proofs of Quicksort's average case complexity |
| 10 | 3 | 0 | 7 years ago | [Midi_SynthFpga](https://github.com/Thomasb81/Midi_SynthFpga)/751 | Sound synthetizer with an fpga |
| 10 | 1 | 0 | 5 months ago | [Jaguar_MiSTer_new](https://github.com/ElectronAsh/Jaguar_MiSTer_new)/752 | None |
| 10 | 0 | 0 | 2 years ago | [mera400f](https://github.com/jakubfi/mera400f)/753 | MERA-400 in an FPGA |
| 10 | 1 | 0 | 2 years ago | [pipelined-mips](https://github.com/DTV96Calibre/pipelined-mips)/754 | A Verilog implementation of a pipelined MIPS processor |
| 10 | 4 | 0 | 2 years ago | [LeNet_RTL](https://github.com/yztong/LeNet_RTL)/755 | An LeNet RTL implement onto FPGA |
| 10 | 3 | 0 | 1 year, 5 months ago | [BK0011M_MIST](https://github.com/sorgelig/BK0011M_MIST)/756 | BK0011M (USSR retro home computer) core for MiST board |
| 10 | 5 | 0 | 4 years ago | [verilog-tetris](https://github.com/rfotino/verilog-tetris)/757 | A Verilog implementation of the popular video game Tetris. |
| 10 | 0 | 0 | 1 year, 6 months ago | [Virtual-Console](https://github.com/davewoo999/Virtual-Console)/758 | work in progress of a xterm-256color terminal |
| 10 | 3 | 0 | 5 years ago | [SIMPLE_MIPS_CPU](https://github.com/dtysky/SIMPLE_MIPS_CPU)/759 | A simple MIPS CPU, for fun. |
| 10 | 7 | 0 | 2 years ago | [JPEG-Decoder](https://github.com/jdocampom/JPEG-Decoder)/760 | Verilog Code for a JPEG Decoder |
| 10 | 4 | 0 | 4 years ago | [NCL_sandbox](https://github.com/karlfant/NCL_sandbox)/761 | Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determined design in a familiar context. The tools used are Icarus verilog and gtkwave. |
| 10 | 2 | 0 | 4 years ago | [hunter-fan-controller](https://github.com/jhol/hunter-fan-controller)/762 | An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company |
| 10 | 7 | 0 | 2 years ago | [Mustang](https://github.com/PulseRain/Mustang)/763 | Top level of PulseRain M10 RTL design |
| 10 | 3 | 0 | 3 months ago | [00_Image_Rotate](https://github.com/WayneGong/00_Image_Rotate)/764 | ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ |
| 10 | 6 | 0 | 2 years ago | [pciebench-netfpga](https://github.com/pcie-bench/pciebench-netfpga)/765 |  pcie-bench code for NetFPGA/VCU709 cards  |
| 10 | 1 | 1 | 2 years ago | [fpga-cam-spartan6-mt9v034](https://github.com/kalmi/fpga-cam-spartan6-mt9v034)/766 | None |
| 10 | 2 | 17 | 1 year, 3 months ago | [Verilog](https://github.com/ashleyjr/Verilog)/767 | None |
| 10 | 0 | 0 | 3 years ago | [fpga_nes](https://github.com/irwinz321/fpga_nes)/768 | Recreating an NES in verilog |
| 10 | 8 | 1 | 3 years ago | [Radix-2-FFT](https://github.com/vinamarora8/Radix-2-FFT)/769 | Verilog code for a circuit implementation of Radix-2 FFT |
| 10 | 6 | 0 | 4 years ago | [Asynchronous-FIFO](https://github.com/JonathanJing/Asynchronous-FIFO)/770 | Asynchronous fifo in verilog |
| 10 | 3 | 0 | 5 years ago | [SuperHexagonFPGA](https://github.com/SamP20/SuperHexagonFPGA)/771 | FPGA clone of the game Super Hexagon |
| 10 | 0 | 0 | 3 months ago | [DVP_to_UDP](https://github.com/KoroB14/DVP_to_UDP)/772 | Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA |
| 10 | 4 | 1 | 3 years ago | [fpga-wpa-psk-bruteforcer](https://github.com/davidgfnet/fpga-wpa-psk-bruteforcer)/773 | WPA-PSK cracking for FPGA devices |
| 10 | 1 | 0 | 2 years ago | [bextdep](https://github.com/cliffordwolf/bextdep)/774 | Reference Hardware Implementations of Bit Extract/Deposit Instructions |
| 10 | 8 | 0 | 5 years ago | [FT245_interface](https://github.com/6thimage/FT245_interface)/775 | Verilog module to communicate with the FT245 interface of an FTDI FT2232H |
| 10 | 12 | 1 | 1 year, 7 months ago | [digital-design-lab-manual](https://github.com/MIPSfpga/digital-design-lab-manual)/776 | Digital Design Labs |
| 10 | 4 | 1 | 3 years ago | [dvi_lvds](https://github.com/julbouln/dvi_lvds)/777 | DVI to LVDS Verilog converter |
| 10 | 9 | 1 | 4 years ago | [BD3_FPGA](https://github.com/whc2uestc/BD3_FPGA)/778 | Êñ∞‰∏Ä‰ª£ÂåóÊñóÂç´ÊòüÂØºËà™ÁõëÊµãÊé•Êî∂Êú∫ÁöÑFPGAÂÆûÁé∞ |
| 10 | 1 | 4 | 6 months ago | [fluent10g](https://github.com/aoeldemann/fluent10g)/779 | Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet |
| 10 | 0 | 0 | 4 days ago | [ics-adpcm](https://github.com/dan-rodrigues/ics-adpcm)/780 | Programmable multichannel ADPCM decoder for FPGA |
| 10 | 1 | 0 | 8 years ago | [bfcpu2](https://github.com/whitequark/bfcpu2)/781 | A pipelined brainfuck softcore in Verilog |
| 10 | 1 | 0 | 5 years ago | [v.vga.font8x16](https://github.com/MParygin/v.vga.font8x16)/782 | Verilog VGA font generator 8 by 16 pixels |
| 10 | 5 | 0 | 3 years ago | [Single-Cycle-CPU](https://github.com/AlexZhang267/Single-Cycle-CPU)/783 | None |
| 10 | 3 | 0 | 1 year, 6 months ago | [MIPS-V](https://github.com/Lyncien/MIPS-V)/784 | ÁªÑÊàêÂéüÁêÜËØæÁ®ãÂÆûÈ™åÔºöMIPS ÊµÅÊ∞¥Á∫øCPUÔºåÂÆûÁé∞36Êù°Êåá‰ª§ÔºåËΩ¨ÂèëÔºåÂÜíÈô©Ê£ÄÊµã |
| 10 | 8 | 0 | 15 years ago | [uart16550](https://github.com/freecores/uart16550)/785 | UART 16550 core |
| 10 | 0 | 0 | 4 years ago | [VerilogTIS100](https://github.com/Cognoscan/VerilogTIS100)/786 | Implementation of the TIS-100 Tessellated Intelligence System. |
| 10 | 2 | 0 | 6 months ago | [color3](https://github.com/tomverbeure/color3)/787 | Information about eeColor Color3 HDMI FPGA board |
| 10 | 2 | 0 | 8 years ago | [oc-i2c](https://github.com/trondd/oc-i2c)/788 | I2C controller core from Opencores.org |
| 10 | 6 | 1 | 8 years ago | [md5_core](https://github.com/stass/md5_core)/789 | MD5 core in verilog |
| 10 | 0 | 4 | 1 year, 29 days ago | [pumpkin](https://github.com/pobu-arch/pumpkin)/790 | None |
| 10 | 0 | 0 | 3 months ago | [Life_MiSTer](https://github.com/hrvach/Life_MiSTer)/791 | Conway's Game of Life in FPGA |
| 10 | 5 | 0 | 5 years ago | [numatolib](https://github.com/jblang/numatolib)/792 | Demo Library for Numato FPGA Boards |
| 10 | 7 | 0 | 1 year, 8 months ago | [Convolution-using-systolic-arrays](https://github.com/ac-optimus/Convolution-using-systolic-arrays)/793 | None |
| 10 | 0 | 0 | a month ago | [fomu-vga](https://github.com/mntmn/fomu-vga)/794 | None |
| 10 | 9 | 2 | 2 years ago | [Verilog-Snippets](https://github.com/deepvyas/Verilog-Snippets)/795 | Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani |
| 10 | 6 | 0 | 3 years ago | [ice40-stm32-sdram](https://github.com/knielsen/ice40-stm32-sdram)/796 | Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA |
| 10 | 2 | 1 | 1 year, 11 months ago | [Nexys-4-DDR-Ethernet-Mac](https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac)/797 | Ethernet MAC for the Digilent Nexys 4 DDR FPGA. |
| 10 | 2 | 0 | 5 years ago | [mc6502](https://github.com/toyoshim/mc6502)/798 | Cycle accurate MC6502 compatible processor in Verilog. |
| 10 | 1 | 0 | 6 years ago | [next186_soc_pc](https://github.com/tmatsuya/next186_soc_pc)/799 | Next186 SoC PC |
| 10 | 0 | 0 | 5 years ago | [JagNetlists](https://github.com/Torlus/JagNetlists)/800 | Atari Jaguar netlists compiler |
| 10 | 1 | 0 | 7 months ago | [ice40_8bitworkshop](https://github.com/n24bass/ice40_8bitworkshop)/801 |  "Designing Video Game Hardware in Verilog" in  iCE40HX8K Breakout Board. |
| 10 | 1 | 0 | 1 year, 10 months ago | [sky-machine](https://github.com/overlogged/sky-machine)/802 | An untyped lambda calculus machine designed in FPGA. |
| 10 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/synxlin/mips-cpu)/803 | The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline) |
| 10 | 11 | 0 | 2 years ago | [riscvv](https://github.com/panweitao/riscvv)/804 | an open source uvm verification platform for e200 (riscv) |
| 10 | 3 | 0 | 1 year, 2 months ago | [arm_vhdl](https://github.com/sergeykhbr/arm_vhdl)/805 | Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor |
| 10 | 9 | 0 | 2 years ago | [nitro-parts-lib-mipi](https://github.com/BrooksEE/nitro-parts-lib-mipi)/806 | RTL for mipi serialize and deserialize |
| 10 | 8 | 0 | 1 year, 6 months ago | [fpga-tutorial](https://github.com/pwmarcz/fpga-tutorial)/807 | FPGA tutorial |
| 11 | 5 | 0 | a month ago | [evoapproxlib](https://github.com/ehw-fit/evoapproxlib)/808 | Library of approximate arithmetic circuits |
| 10 | 1 | 0 | 5 months ago | [wbpmic](https://github.com/ZipCPU/wbpmic)/809 | Wishbone controller for a MEMs microphone |
| 9 | 1 | 0 | 9 years ago | [Four-Color-Theorem-Maintenance](https://github.com/kik/Four-Color-Theorem-Maintenance)/810 | Fixed FCT proof for latest coq and ssreflect |
| 9 | 5 | 0 | 2 years ago | [energy_detection_system](https://github.com/fquitin/energy_detection_system)/811 | USRP-N210 mixed FPGA/software implementation of an automated spectrum scanner |
| 9 | 1 | 0 | 1 year, 5 months ago | [MIPS-pipeline-CPU](https://github.com/FlyGinger/MIPS-pipeline-CPU)/812 | None |
| 9 | 4 | 0 | 3 years ago | [dst40](https://github.com/jok40/dst40)/813 | None |
| 9 | 0 | 0 | 7 months ago | [Arduissimo](https://github.com/cloudxcc/Arduissimo)/814 | Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T). |
| 9 | 2 | 0 | 1 year, 4 months ago | [FPGA_Vending_Machine](https://github.com/Quzard/FPGA_Vending_Machine)/815 | ‰∏úÂçóÂ§ßÂ≠¶‰ø°ÊÅØÂ≠¶Èô¢Â§ß‰∏âÁü≠Â≠¶ÊúüFPGAËØæÁ®ãËÆæËÆ°‚Äî‚ÄîÂîÆË¥ßÊú∫ |
| 9 | 2 | 0 | a month ago | [zxuno_spectrum_core](https://github.com/mcleod-ideafix/zxuno_spectrum_core)/816 | A ZX Spectrum hardware description for the ZXUNO hardware and other platforms |
| 9 | 0 | 0 | a month ago | [HPS2FPGAmapping](https://github.com/robseb/HPS2FPGAmapping)/817 |  SoCFPGA: Mapping HPS Peripherals, like I¬≤C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V) |
| 9 | 2 | 0 | 2 years ago | [bladerf-dvbs2](https://github.com/mattzgto/bladerf-dvbs2)/818 | 16-APSK DVB-S2 Transmitter for BladeRF |
| 9 | 1 | 0 | 5 years ago | [parallel-processor-design](https://github.com/sdasgup3/parallel-processor-design)/819 | Super scalar Processor design  |
| 9 | 0 | 2 | 28 days ago | [Deep-DarkFantasy](https://github.com/b1f6c1c4/Deep-DarkFantasy)/820 | Global Dark Mode for ALL apps on ANY platforms. |
| 9 | 1 | 0 | 9 months ago | [fpga_image_processing](https://github.com/damdoy/fpga_image_processing)/821 | IP operations in verilog (simulation and implementation on ice40) |
| 9 | 6 | 0 | 3 years ago | [Example-Codes-for-Snorkeling-in-Verilog-Bay](https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay)/822 | Example Codes for Snorkeling in Verilog Bay |
| 9 | 4 | 0 | 3 years ago | [S64X7](https://github.com/KestrelComputer/S64X7)/823 | 64-bit MISC Architecture CPU |
| 9 | 1 | 0 | 5 years ago | [uart](https://github.com/stffrdhrn/uart)/824 | Verilog uart receiver and transmitter modules for De0 Nano |
| 9 | 8 | 0 | 5 years ago | [Multiported-RAM](https://github.com/AmeerAbdelhadi/Multiported-RAM)/825 | Modular Multi-ported SRAM-based Memory |
| 9 | 5 | 0 | 5 years ago | [bwa-mem-sw](https://github.com/peterpengwei/bwa-mem-sw)/826 | None |
| 9 | 4 | 0 | Unknown | [verilog_cordic_core](https://github.com/freecores/verilog_cordic_core)/827 | configurable cordic core in verilog |
| 9 | 1 | 0 | Unknown | [ethernet_dpi](https://github.com/rdiez/ethernet_dpi)/828 | DPI module for Ethernet-based interaction with Verilator simulations |
| 9 | 4 | 0 | Unknown | [Computer-Architecture](https://github.com/nblintao/Computer-Architecture)/829 | A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache. |
| 9 | 0 | 1 | Unknown | [Amigo](https://github.com/ezrec/Amigo)/830 | Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL |
| 9 | 1 | 0 | Unknown | [Gameboy](https://github.com/nightslide7/Gameboy)/831 | 18-545 Fighting Meerkats |
| 9 | 2 | 0 | Unknown | [rudolv](https://github.com/bobbl/rudolv)/832 | RISC-V processor |
| 9 | 3 | 0 | Unknown | [FPGA-Snappy-Decompressor](https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor)/833 | A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one. |
| 9 | 2 | 0 | Unknown | [workshop_badge](https://github.com/mmicko/workshop_badge)/834 | Proposal for FPGA workshop badge for Hackaday Belgrade 2018 |
| 9 | 1 | 0 | Unknown | [panog1_opl3](https://github.com/skiphansen/panog1_opl3)/835 | A port of the OPL3 to the Panologic G1 thin client |
| 9 | 1 | 0 | Unknown | [CNN-Based-FPGA](https://github.com/fanbinqi/CNN-Based-FPGA)/836 | CNN implementation based FPGA |
| 9 | 4 | 0 | Unknown | [hdmi-ts](https://github.com/aomtoku/hdmi-ts)/837 | hdmi-ts Project |
| 9 | 1 | 0 | Unknown | [cmpe220fall16](https://github.com/masc-ucsc/cmpe220fall16)/838 | Public repository of the UCSC CMPE220 class project |
| 9 | 1 | 0 | Unknown | [sequent](https://github.com/egnaf/sequent)/839 | Sequential entries of a long number with offset for the FPGA microarchitecture on system verilog |
| 9 | 3 | 0 | Unknown | [FPGAMAG18](https://github.com/aquaxis/FPGAMAG18)/840 | FPGA Magazine No.18 - RISC-V |
| 9 | 5 | 0 | Unknown | [Fixed-Floating-Point-Adder-Multiplier](https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier)/841 | 16-bit Adder Multiplier hardware on Digilent Basys 3 |
| 9 | 3 | 0 | Unknown | [crunchy](https://github.com/tmbinc/crunchy)/842 | Distributed FPGA Number Crunching for the Masses |
| 9 | 4 | 0 | Unknown | [Arcade-1943_MiSTer](https://github.com/MiSTer-devel/Arcade-1943_MiSTer)/843 | CAPCOM's 1943 arcade clone. (port of JT1943 core) |
| 9 | 3 | 5 | Unknown | [bk0010](https://github.com/svofski/bk0010)/844 | –ë–ö - –≤ –§–ü–ì–ê! |
| 9 | 4 | 0 | Unknown | [tinyzip](https://github.com/ZipCPU/tinyzip)/845 | A ZipCPU based demonstration for the TinyFPGA BX board |
| 9 | 3 | 0 | Unknown | [Nexys-4-DDR-Keyboard](https://github.com/Digilent/Nexys-4-DDR-Keyboard)/846 | None |
| 9 | 6 | 0 | Unknown | [bbcpu](https://github.com/google/bbcpu)/847 | None |
| 9 | 10 | 1 | Unknown | [sobel](https://github.com/usmanwardag/sobel)/848 | Implementation of Sobel Filter in Verilog |
| 9 | 1 | 0 | Unknown | [spam-1](https://github.com/Johnlon/spam-1)/849 | Simple CPU simulation built using Logism Evolution and including and Assembler build using google sheets |
| 9 | 4 | 0 | Unknown | [jtag](https://github.com/freecores/jtag)/850 | JTAG Test Access Port (TAP) |
| 9 | 3 | 0 | Unknown | [rtcclock](https://github.com/ZipCPU/rtcclock)/851 | A Real Time Clock core for FPGA's |
| 9 | 1 | 0 | Unknown | [VerilogCogs](https://github.com/Cognoscan/VerilogCogs)/852 | Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun. |
| 9 | 138 | 0 | Unknown | [ece4750-tut4-verilog](https://github.com/cornell-ece4750/ece4750-tut4-verilog)/853 | ECE 4750 Tutorial 4: Verilog Hardware Description Language |
| 9 | 1 | 0 | Unknown | [ice40-toys-and-examples](https://github.com/brandonpelfrey/ice40-toys-and-examples)/854 | Some toy stuff I made while learning Verilog/FPGAs/Ice40 Toolchain |
| 9 | 3 | 8 | Unknown | [automatic-chainsaw](https://github.com/disaderp/automatic-chainsaw)/855 | A custom 16-bit computer |
| 9 | 2 | 1 | Unknown | [RISC-V-CPU](https://github.com/jasonlin316/RISC-V-CPU)/856 | A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology. |
| 9 | 1 | 0 | Unknown | [XNORNet4FPGA](https://github.com/wanganran/XNORNet4FPGA)/857 | XNOR-Net inference on low-power IGLOO FPGA using Chisel |
| 9 | 2 | 0 | Unknown | [stargate](https://github.com/stargate-team/stargate)/858 | StarGate is a programming and runtime framework for enabing easy and efficient deployment of various accerators. |
| 9 | 2 | 0 | Unknown | [Single-Cycle-MIPS](https://github.com/kavinr/Single-Cycle-MIPS)/859 | Single Cycle MIPS Implementation in Verilog |
| 9 | 1 | 1 | Unknown | [oram](https://github.com/kwonalbert/oram)/860 | Recursive unified ORAM |
| 9 | 3 | 0 | Unknown | [HDLBits_Practice_verilog](https://github.com/M-HHH/HDLBits_Practice_verilog)/861 | This is a practice of verilog coding  |
| 9 | 7 | 6 | Unknown | [pifo-hardware](https://github.com/programmable-scheduling/pifo-hardware)/862 | None |
| 9 | 4 | 0 | Unknown | [M65C02A](https://github.com/MorrisMA/M65C02A)/863 | Enhanced 6502/65C02 Microprogrammed Verilog Processor Core |
| 9 | 2 | 0 | Unknown | [schoolRISCV](https://github.com/zhelnio/schoolRISCV)/864 | CPU microarchitecture, step by step |
| 9 | 3 | 0 | Unknown | [NetUP_Dual_Universal_CI-fpga](https://github.com/aospan/NetUP_Dual_Universal_CI-fpga)/865 | VHDL NetUP Universal Dual DVB-CI FPGA firmware |
| 9 | 9 | 0 | Unknown | [netv_fpga_hdmi_overlay](https://github.com/bnewbold/netv_fpga_hdmi_overlay)/866 | Mirror of NeTV FPGA Verilog Code |
| 9 | 2 | 0 | Unknown | [ulx3s_zx81](https://github.com/lawrie/ulx3s_zx81)/867 | ZX80/81 implementation for the Ulx3s |
| 9 | 7 | 0 | Unknown | [general-cores](https://github.com/lnls-dig/general-cores)/868 | general-cores |
| 9 | 3 | 0 | Unknown | [xdcom](https://github.com/kailiuXD/xdcom)/869 | This is a demo for still image compression application |
| 9 | 2 | 1 | Unknown | [verilog](https://github.com/webfpga/verilog)/870 | Verilog Examples and WebFPGA Standard Library |
| 9 | 3 | 2 | Unknown | [TDC](https://github.com/RuiMachado39/TDC)/871 | Verilog implementation of a tapped delay line TDC |
| 9 | 9 | 0 | Unknown | [AXI_BFM](https://github.com/ptracton/AXI_BFM)/872 | AXI4 BFM in Verilog |
| 9 | 2 | 0 | Unknown | [yoloRISC](https://github.com/gsomlo/yoloRISC)/873 | A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga |
| 9 | 7 | 1 | 6 years ago | [apbi2c](https://github.com/freecores/apbi2c)/874 | APB to I2C |
| 9 | 1 | 0 | 1 year, 10 months ago | [VerilogSHA256Miner](https://github.com/JeremyV2014/VerilogSHA256Miner)/875 | Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board. |
| 9 | 0 | 5 | 3 hours ago | [circuitgraph](https://github.com/circuitgraph/circuitgraph)/876 | Tools for working with circuits as graphs in python |
| 9 | 0 | 0 | 6 years ago | [all_spark_cube](https://github.com/chadharrington/all_spark_cube)/877 | All files related to the All Spark Cube built by Adaptive Computing and friends |
| 9 | 5 | 0 | 7 years ago | [verilog-pong](https://github.com/yzheng624/verilog-pong)/878 | Pong on an FPGA in Verilog. |
| 9 | 5 | 0 | 4 years ago | [FPGA_FM_transmitter](https://github.com/marsohod4you/FPGA_FM_transmitter)/879 | Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III. |
| 9 | 4 | 0 | 2 years ago | [A2](https://github.com/impedimentToProgress/A2)/880 | None |
| 9 | 4 | 0 | 6 years ago | [xula-lib-verilog](https://github.com/romovs/xula-lib-verilog)/881 | Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001. |
| 9 | 1 | 0 | 2 years ago | [curso-verilog.v](https://github.com/jjchico/curso-verilog.v)/882 | None |
| 9 | 1 | 0 | 11 months ago | [net2axis](https://github.com/lucasbrasilino/net2axis)/883 | Verilog network module. Models network traffic from pcap to AXI-Stream |
| 9 | 4 | 0 | 1 year, 9 months ago | [MIPS-Architecture-CPU-design](https://github.com/KurohaneNioko/MIPS-Architecture-CPU-design)/884 | BUAA SCSE - Computer Organization - Pipeline CPU design |
| 9 | 2 | 0 | 22 days ago | [OpenPhySyn](https://github.com/scale-lab/OpenPhySyn)/885 | EDA physical synthesis optimization kit |
| 9 | 8 | 0 | 3 years ago | [ft232h-core](https://github.com/xiedidan/ft232h-core)/886 | None |
| 9 | 5 | 0 | 11 months ago | [core_audio](https://github.com/ultraembedded/core_audio)/887 | Audio controller (I2S, SPDIF, DAC) |
| 9 | 7 | 0 | 8 months ago | [digital_lab](https://github.com/KorotkiyEugene/digital_lab)/888 | Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Electronics faculty |
| 9 | 5 | 0 | 5 years ago | [Simple-32bit-ALU-Design](https://github.com/bobmshannon/Simple-32bit-ALU-Design)/889 | A simple, working, 32-bit ALU design. |
| 9 | 1 | 2 | 1 year, 5 months ago | [Nirah](https://github.com/AaronKel/Nirah)/890 | Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verification of verilog systems. |
| 9 | 7 | 0 | 1 year, 5 months ago | [FPGA_NTP_SERVER](https://github.com/Netnod/FPGA_NTP_SERVER)/891 | None |
| 9 | 2 | 0 | 1 year, 10 months ago | [mips-pipeline](https://github.com/melzareix/mips-pipeline)/892 | Mips Pipeline Processor |
| 9 | 0 | 1 | 5 years ago | [novena-spi-romulator](https://github.com/bunnie/novena-spi-romulator)/893 | SPI romulator |
| 9 | 1 | 1 | 7 years ago | [uart_dpi](https://github.com/rdiez/uart_dpi)/894 | DPI module for UART-based console interaction with Verilator simulations |
| 8 | 1 | 0 | 2 years ago | [computer_architecture_class](https://github.com/sathibault/computer_architecture_class)/895 | Resources from my class on computer architecture design |
| 8 | 4 | 0 | 3 years ago | [axi-ddr3](https://github.com/kdurant/axi-ddr3)/896 | Â≠¶‰π†AXIÊé•Âè£Ôºå‰ª•Âèäxilinx DDR3 IP‰ΩøÁî® |
| 8 | 3 | 2 | 2 years ago | [tinyAES](https://github.com/siamumar/tinyAES)/897 | None |
| 8 | 1 | 0 | 7 years ago | [rc4-prbs](https://github.com/Groundworkstech/rc4-prbs)/898 | A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis. |
| 8 | 2 | 0 | 2 years ago | [HUST-Verilog-Labs](https://github.com/zxc479773533/HUST-Verilog-Labs)/899 | HUST Verilog Labs 2018 and Digital logic labs 2018 |
| 8 | 5 | 0 | 2 years ago | [ps2](https://github.com/freecores/ps2)/900 | PS2 interface |
| 8 | 3 | 0 | 11 years ago | [vlsi681spring09](https://github.com/GregMefford/vlsi681spring09)/901 | Class Project for 681 VLSI System Design Course at The University of Cincinnati, Spring 2009 |
| 8 | 6 | 0 | 8 months ago | [Amber-Marsohod2](https://github.com/marsohod4you/Amber-Marsohod2)/902 | Port of Amber ARM Core project to Marsohod2 platform |
| 8 | 1 | 0 | 10 years ago | [adat-verilog](https://github.com/bendyer/adat-verilog)/903 | Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog. |
| 8 | 1 | 0 | 1 year, 7 months ago | [cpld-6502](https://github.com/Arlet/cpld-6502)/904 | 6502 CPU in 4 small CPLDs |
| 8 | 2 | 2 | 2 years ago | [protohdl](https://github.com/azonenberg/protohdl)/905 | Streaming FPGA/ASIC code generator for Google Protocol Buffers. |
| 8 | 2 | 0 | 5 years ago | [UART_ECHO](https://github.com/ptracton/UART_ECHO)/906 | Verilog UART FIFO that will just echo back characters.  Useful for testing the communications path. |
| 8 | 8 | 0 | 1 year, 9 months ago | [SoC-Design-DDR3-Controller](https://github.com/funannoka/SoC-Design-DDR3-Controller)/907 | DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog |
| 8 | 2 | 2 | 3 years ago | [vivado-picorv32](https://github.com/GuzTech/vivado-picorv32)/908 | A Vivado IP package of the PicoRV32 RISC-V processor |
| 8 | 1 | 0 | 4 years ago | [i2cmon](https://github.com/jhallen/i2cmon)/909 | FPGA-based I2C to RS-232 serial converter / bus monitor |
| 8 | 3 | 0 | 3 years ago | [CPUonFPGA](https://github.com/gmish27/CPUonFPGA)/910 | It's a basic computer designed using VERILOG on XILINX FPGA architecture. |
| 9 | 6 | 0 | 5 years ago | [Ethernet-communication-VHDL](https://github.com/nimazad/Ethernet-communication-VHDL)/911 | FPGA implementation of Real-time Ethernet communication using RMII Interface |
| 8 | 3 | 0 | 3 years ago | [Rocket-Chip](https://github.com/riscveval/Rocket-Chip)/912 | None |
| 8 | 2 | 0 | 1 year, 8 months ago | [mini16_cpu](https://github.com/miya4649/mini16_cpu)/913 | Very small and high performance CPU |
| 8 | 8 | 0 | 2 years ago | [single-cycle-CPU](https://github.com/Liu-YT/single-cycle-CPU)/914 | ÂçïÂë®ÊúüCPUËÆæËÆ°‰∏éÂÆûÁé∞ |
| 8 | 0 | 0 | 7 months ago | [MiSTerTutorial](https://github.com/SKuRGe911/MiSTerTutorial)/915 | MiSTer Tutorial |
| 8 | 3 | 1 | a month ago | [KWS-SoC](https://github.com/IA-C-Lab-Fudan/KWS-SoC)/916 | This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform. |
| 8 | 2 | 0 | 2 years ago | [v8cpu](https://github.com/vsergeev/v8cpu)/917 | v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog. |
| 8 | 2 | 1 | 2 years ago | [sigma](https://github.com/hatimak/sigma)/918 | None |
| 8 | 5 | 1 | 2 years ago | [FPGA-edge_detect](https://github.com/stratoes/FPGA-edge_detect)/919 | Nexys 4 DDR Artix-7 |
| 8 | 2 | 0 | 6 years ago | [cpu](https://github.com/travisg/cpu)/920 | fpga based cpu hackery |
| 8 | 0 | 0 | 7 months ago | [ctf-writeups](https://github.com/braindead/ctf-writeups)/921 | My CTF writeups |
| 8 | 3 | 0 | 8 years ago | [GestureRecognition_Verilog](https://github.com/zEko/GestureRecognition_Verilog)/922 | Identifies ASL Hand Gesture for numbers using image processing in verilog |
| 8 | 3 | 0 | 2 months ago | [fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)/923 | A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark |
| 8 | 0 | 0 | 5 years ago | [Pulse-Width-Modulation-IP](https://github.com/andrade824/Pulse-Width-Modulation-IP)/924 | A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC) |
| 8 | 8 | 0 | 5 years ago | [unambiguous-encapsulation](https://github.com/mossmann/unambiguous-encapsulation)/925 | experiments relating to the encapsulation of data within other data |
| 8 | 9 | 0 | 8 years ago | [minimig_tc64](https://github.com/cnvogelg/minimig_tc64)/926 | MiniMig for TurboChameleon64 |
| 8 | 2 | 0 | 3 years ago | [GlitchHammer](https://github.com/hedgeberg/GlitchHammer)/927 | A custom coprocessor and SoC for hardware security experiments in electronics. |
| 8 | 3 | 0 | 11 months ago | [CortexM3_SoC](https://github.com/tianjin95/CortexM3_SoC)/928 | None |
| 8 | 4 | 0 | 5 years ago | [utrasound_mobile_fpga](https://github.com/takeshineshiro/utrasound_mobile_fpga)/929 | fpga for  utrasound mobile  device  |
| 8 | 6 | 0 | 5 months ago | [fpga-workshop](https://github.com/ranzbak/fpga-workshop)/930 | Workshop that is going to be given together with the UPduino dev board |
| 8 | 1 | 0 | 14 days ago | [32BIT-MIPS-CPU](https://github.com/zYeoman/32BIT-MIPS-CPU)/931 | Use Verilog |
| 8 | 4 | 0 | 1 year, 3 months ago | [AD9361_TX_MSK](https://github.com/Grootzz/AD9361_TX_MSK)/932 | A project demonstrate how to config ad9361 to TX mode and how to transmit MSK |
| 8 | 2 | 0 | 8 years ago | [Verilog-Spectrum-Analyzer](https://github.com/nhandyal/Verilog-Spectrum-Analyzer)/933 | FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board. |
| 8 | 0 | 1 | 3 years ago | [mawg](https://github.com/rossmacarthur/mawg)/934 | Modulation and Arbitrary Waveform Generator |
| 8 | 1 | 0 | 4 years ago | [Bresenham-Line-Drawing-Algorithm](https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm)/935 | Verilog implementation of Bresenham's line drawing algorithm.  |
| 8 | 7 | 0 | 2 years ago | [Viterbi-Decoder-in-Verilog](https://github.com/jfoshea/Viterbi-Decoder-in-Verilog)/936 | An efficient implementation of the Viterbi decoding algorithm in Verilog |
| 8 | 2 | 0 | 3 years ago | [ml-ahb-gen](https://github.com/rbarzic/ml-ahb-gen)/937 | A Verilog AMBA AHB Multilayer interconnect generator |
| 8 | 3 | 0 | 18 years ago | [wb_dma](https://github.com/freecores/wb_dma)/938 | WISHBONE DMA/Bridge IP Core |
| 8 | 1 | 0 | 4 years ago | [i2c-eeprom](https://github.com/mcgodfrey/i2c-eeprom)/939 | Controller for i2c EEPROM chip in Verilog for Mojo FPGA board |
| 8 | 3 | 0 | 2 years ago | [sdio-device](https://github.com/CospanDesign/sdio-device)/940 | None |
| 8 | 3 | 0 | 1 year, 5 months ago | [Atari7800_MiSTer](https://github.com/Kitrinx/Atari7800_MiSTer)/941 | Atari 7800 for MiSTer |
| 8 | 0 | 1 | 1 year, 4 months ago | [SoC_CNN](https://github.com/CodeNameGrapefruit/SoC_CNN)/942 | Convolutional Neural Network Implemented in Verilog for System on Chip  |
| 8 | 0 | 1 | 2 months ago | [jtcontra](https://github.com/jotego/jtcontra)/943 | FPGA conversion of KONAMI's Contra PCB hardware |
| 8 | 3 | 0 | 1 year, 10 months ago | [BareBonesCortexM0](https://github.com/siorpaes/BareBonesCortexM0)/944 | Extremely basic CortexM0 SoC based on ARM DesignStart Eval |
| 8 | 2 | 0 | 4 months ago | [CNNAF-CNN-Accelerator](https://github.com/eda-lab/CNNAF-CNN-Accelerator)/945 | CNN-Accelerator based on FPGA developed by verilog HDL.  |
| 8 | 1 | 0 | 2 years ago | [joker-tv-fpga](https://github.com/aospan/joker-tv-fpga)/946 | Joker TV (USB) FPGA verilog/vhdl code |
| 8 | 4 | 0 | 1 year, 7 months ago | [Computer-Organization-and-Architecture-LAB](https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB)/947 | Solution to COA LAB Assgn, IIT Kharagpur |
| 8 | 0 | 0 | 1 year, 10 months ago | [tiny_soc](https://github.com/lawrie/tiny_soc)/948 | Picorv32 SoC on the TinyFPGA BX,  for games etc. |
| 8 | 2 | 0 | 3 years ago | [sp-i586](https://github.com/lmEshoo/sp-i586)/949 | soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk contained in the SPI flash. |
| 8 | 4 | 1 | 2 years ago | [M2GL025-Creative-Board](https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board)/950 | Igloo2 M2GL025 Creative Development Board |
| 8 | 4 | 0 | 4 years ago | [mmuart](https://github.com/freecores/mmuart)/951 | Simple RS232 UART |
| 8 | 0 | 0 | 7 months ago | [JK-FLIPFLOP](https://github.com/UndefeatedSunny/JK-FLIPFLOP)/952 | None |
| 8 | 1 | 0 | 11 years ago | [nova](https://github.com/freecores/nova)/953 | H.264/AVC Baseline Decoder |
| 8 | 2 | 0 | 5 months ago | [wbpwmaudio](https://github.com/ZipCPU/wbpwmaudio)/954 | A wishbone controlled PWM (audio) controller |
| 8 | 1 | 0 | a month ago | [core_usb_uart](https://github.com/ultraembedded/core_usb_uart)/955 | USB serial device (CDC-ACM) |
| 8 | 3 | 0 | 3 years ago | [riffa2](https://github.com/promach/riffa2)/956 | Full duplex version of https://github.com/KastnerRG/riffa/issues/30 |
| 8 | 1 | 0 | 3 years ago | [netv2-fpga-hdcp-engine](https://github.com/bunnie/netv2-fpga-hdcp-engine)/957 | HDCP cipher engine for the NeTV2 FPGA |
| 8 | 8 | 3 | 2 years ago | [Chips-Demo](https://github.com/dawsonjon/Chips-Demo)/958 | Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server. |
| 8 | 0 | 0 | 20 days ago | [de10-nano-riscv](https://github.com/thinkoco/de10-nano-riscv)/959 | A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano |
| 8 | 2 | 0 | 3 years ago | [SimMIPS](https://github.com/jackyangNJ/SimMIPS)/960 | a MIPS-based embedded system on FPGA |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Implementation-of-DDR3-Controller](https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller)/961 | The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface. |
| 8 | 2 | 0 | 5 years ago | [ECG-feature-extraction-using-DWT](https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT)/962 | Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog |
| 8 | 2 | 0 | 2 years ago | [Ice40JupiterAce](https://github.com/hoglet67/Ice40JupiterAce)/963 | Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce) |
| 8 | 2 | 0 | 9 years ago | [virtexsquared](https://github.com/teamdragonforce/virtexsquared)/964 | 18-545 project: ARM-like SoC |
| 8 | 2 | 1 | 10 months ago | [sd_device](https://github.com/fusesoc/sd_device)/965 | SD device emulator from ProjectVault |
| 8 | 4 | 0 | 5 years ago | [adsb_cape](https://github.com/emeb/adsb_cape)/966 | None |
| 8 | 3 | 0 | 8 months ago | [cpu_gs132](https://github.com/FlyGoat/cpu_gs132)/967 | Verilog code of Loongson's GS132 core |
| 7 | 5 | 1 | 5 years ago | [8PointDCT_Verilog](https://github.com/viralgokani/8PointDCT_Verilog)/968 | Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to reduce the number of computations and memory requirements involved in the DCT computation algorithm. One of the algorithms is implemented here using Verilog HDL. |
| 8 | 2 | 0 | 4 years ago | [GuitarHeroFFE](https://github.com/mitchgu/GuitarHeroFFE)/969 | Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars. |
| 8 | 2 | 1 | 1 year, 10 months ago | [32-bit-Multicycle-CPU](https://github.com/johnc219/32-bit-Multicycle-CPU)/970 | Verilog Implementation of a 32-bit Multicycle CPU |
| 8 | 1 | 0 | 2 years ago | [Design-and-Verification-of-Nand-Flash-Memory-Controller](https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller)/971 | - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).‚Ä® - Implemented operations : Controller Reset, Memory Erase, Program Page and Page Read.‚Ä® - Functional Verification of DUT : Test Plan, Environment Setup, Constraint Randomization, Corner test cases covered.‚Ä® - Programming Language : SystemVerilog |
| 8 | 9 | 0 | 1 year, 10 months ago | [32-bit-MIPS-Processor](https://github.com/sevvalmehder/32-bit-MIPS-Processor)/972 | A 32-bit MIPS processor used Altera Quartus II with Verilog. |
| 8 | 5 | 0 | 3 years ago | [LMS-Adaptive-filter](https://github.com/DexWen/LMS-Adaptive-filter)/973 | LMS-Adaptive Filter implement using verilog and Matlab |
| 8 | 1 | 0 | 3 years ago | [FACE](https://github.com/monotone-RK/FACE)/974 | FACE: Fast and Customizable Sorting Accelerator |
| 8 | 4 | 1 | 4 years ago | [sram](https://github.com/bangonkali/sram)/975 | Simple sram controller in verilog. |
| 8 | 3 | 0 | 4 years ago | [selen](https://github.com/Zhikharev/selen)/976 | SoC based on RISC V ISA |
| 8 | 7 | 0 | 5 years ago | [fpga-signal-generator](https://github.com/UA3MQJ/fpga-signal-generator)/977 | FPGA based signal generator |
| 8 | 6 | 0 | 7 years ago | [ddr3_sdram](https://github.com/freecores/ddr3_sdram)/978 | DDR3 SDRAM controller |
| 8 | 1 | 0 | 3 years ago | [gsoc-museum-edsac](https://github.com/librecores/gsoc-museum-edsac)/979 | GSoC 2017: Museum on FPGA - EDSAC |
| 8 | 0 | 0 | 1 year, 9 months ago | [ulx3s](https://github.com/daveshah1/ulx3s)/980 | None |
| 8 | 2 | 0 | 1 year, 3 months ago | [PH-Experiment](https://github.com/Fassial/PH-Experiment)/981 | Â§ß‰∫å‰∏äÂ≠¶Êúü--ËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éËÆæËÆ°(PH)--ÂÆûÈ™å |
| 8 | 5 | 0 | 6 years ago | [basic-hdl-template](https://github.com/leaflabs/basic-hdl-template)/982 | A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain) |
| 8 | 5 | 0 | 8 years ago | [Android-FPGA-FIFO-Transfer](https://github.com/ksksue/Android-FPGA-FIFO-Transfer)/983 | Android-FPGA FIFO Transfer |
| 8 | 2 | 0 | 2 years ago | [Ice40LogicSniffer](https://github.com/hoglet67/Ice40LogicSniffer)/984 | BlackIce port of the Open Bench Logic Sniffer |
| 8 | 4 | 1 | 2 years ago | [AX301](https://github.com/alinxalinx/AX301)/985 | AX301 |
| 8 | 4 | 0 | 7 months ago | [Greedy-Snake-Verilog](https://github.com/yusanshi/Greedy-Snake-Verilog)/986 | Greedy Snake game on Nexys 4 DDR with Verilog. |
| 8 | 6 | 2 | 20 days ago | [Amstrad_MiSTer](https://github.com/MiSTer-devel/Amstrad_MiSTer)/987 | Amstrad CPC 6128 for MiSTer |
| 8 | 2 | 0 | 1 year, 7 months ago | [FPGAWhack](https://github.com/jbush001/FPGAWhack)/988 | Video Effects on VGA |
| 8 | 2 | 0 | 5 years ago | [SD_RAM_VIDEO](https://github.com/Giako68/SD_RAM_VIDEO)/989 | MiniSpartan6+ DVI out + SDRAM + SD card reading |
| 8 | 3 | 0 | 11 years ago | [tv80](https://github.com/lipro/tv80)/990 | The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80) |
| 8 | 2 | 0 | 3 years ago | [toy-cpu](https://github.com/abcdabcd987/toy-cpu)/991 | None |
| 8 | 3 | 6 | 10 months ago | [loam](https://github.com/phanrahan/loam)/992 | Loam system models |
| 8 | 6 | 1 | 3 years ago | [FpgaTDC](https://github.com/marsohod4you/FpgaTDC)/993 | Project: Precise Measure of time delays in FPGA |
| 8 | 1 | 1 | 3 months ago | [embedded_hacking](https://github.com/kxynos/embedded_hacking)/994 | Collection of scripts and how-to for hacking embedded devices |
| 8 | 2 | 0 | 2 years ago | [ed25519_fpga](https://github.com/dqi/ed25519_fpga)/995 | Exploring the Ed25519 (FPGA) design space. |
| 8 | 4 | 0 | 2 years ago | [modexp](https://github.com/secworks/modexp)/996 | Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits. |
| 8 | 1 | 0 | 3 years ago | [QuickSPI](https://github.com/Wissance/QuickSPI)/997 | Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface |
| 8 | 4 | 2 | 4 years ago | [ArchLab2015](https://github.com/NJU-CS-SYS/ArchLab2015)/998 | 2015ÁßãÂ≠£Â≠¶ÊúüÁªÑÊàêÂéüÁêÜÂÆûÈ™å & 2013Á∫ßÁ≥ªÁªüÊñπÂêëÁªºÂêàÂÆûÈ™å - NPC |
| 8 | 4 | 0 | 3 years ago | [ztex-descrypt](https://github.com/Apingis/ztex-descrypt)/999 | crypt(3) Standard DES password cracker for Ztex 1.15y FPGA board |
| 8 | 3 | 0 | 5 years ago | [Matrix-Multiplication](https://github.com/vrishbhan/Matrix-Multiplication)/1000 | Design for 4 x 4 Matrix Multiplication using Verilog |