From 2087aedc8ad5ec3a8924e54a07c538830490ca2e Mon Sep 17 00:00:00 2001
From: Brenden Tisler <btisler@emacinc.com>
Date: Wed, 30 Aug 2023 16:55:25 -0500
Subject: [PATCH] add emac dtb sources

Signed-off-by: Brenden Tisler <btisler@emacinc.com>
---
 arch/arm/boot/dts/emac-som-imx6ul-112es.dts | 262 ++++++++++++
 arch/arm/boot/dts/emac-som-imx6ul-150es.dts | 321 +++++++++++++++
 arch/arm/boot/dts/emac-som-imx6ul-bare.dtsi | 301 ++++++++++++++
 arch/arm/boot/dts/emac-som-imx6ul.dtsi      | 425 ++++++++++++++++++++
 4 files changed, 1309 insertions(+)
 create mode 100644 arch/arm/boot/dts/emac-som-imx6ul-112es.dts
 create mode 100644 arch/arm/boot/dts/emac-som-imx6ul-150es.dts
 create mode 100644 arch/arm/boot/dts/emac-som-imx6ul-bare.dtsi
 create mode 100644 arch/arm/boot/dts/emac-som-imx6ul.dtsi

diff --git a/arch/arm/boot/dts/emac-som-imx6ul-112es.dts b/arch/arm/boot/dts/emac-som-imx6ul-112es.dts
new file mode 100644
index 000000000000..774a5f0dca82
--- /dev/null
+++ b/arch/arm/boot/dts/emac-som-imx6ul-112es.dts
@@ -0,0 +1,264 @@
+/*
+ * Copyright (C) 2016 EMAC Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "emac-som-imx6ul.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/iio/adi,ad5592r.h>
+
+/ {
+	model = "EMAC SOM-iMX6UL with 112ES Carrier board";
+	compatible = "emac,som-imx6ul-112es", "emac,som-imx6ul", "fsl,imx6ul";
+
+	// Uses default UART5 for chosen
+
+	regulators {
+		power_5v_vcc: power_5v_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "POWER";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		ldo_3v3_vcc: ldo_3v3_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "3V3_LDO";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+			vin-supply = <&power_5v_vcc>;
+		};
+		ldo_1v8_vcc: ldo_1v8_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "1V8_LDO";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+			vin-supply = <&ldo_3v3_vcc>;
+		};
+		battery_3v3_stby: battery_3v3_stby {
+			compatible = "regulator-fixed";
+			regulator-name = "BATTERY";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+		rail_5v_vcc {
+			vin-supply = <&power_5v_vcc>;
+		};
+		rail_3v3_vcc {
+			vin-supply = <&ldo_3v3_vcc>;
+		};
+		rail_3v3_stby {
+			vin-supply = <&battery_3v3_stby>;
+		};
+	};
+
+	clocks {
+		audio_osc: audio_osc {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <12000000>;
+		};
+	};
+
+	sound {
+		compatible = "fsl,imx-audio-sgtl5000";
+		model = "imx6ul-sgtl5000";
+		ssi-controller = <&sai2>;
+		audio-codec = <&codec>;
+		audio-routing =
+			"LINE_IN", "Line In Jack",
+			"Headphone Jack", "HP_OUT";
+		mux-int-port = <1>;
+		mux-ext-port = <3>;
+	};
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&uart3 {
+	status = "okay";
+};
+
+
+&i2c1 {
+	status = "okay";
+
+	gpio: ad5593r@10 {
+		#size-cells = <0>;
+		#address-cells = <1>;
+		#gpio-cells = <2>;
+		compatible = "adi,ad5593r";
+		reg = <0x10>;
+		gpio-controller;
+
+		channel@0 {
+			reg = <0>;
+			adi,mode = <CH_MODE_GPIO>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+		channel@1 {
+			reg = <1>;
+			adi,mode = <CH_MODE_GPIO>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+		channel@2 {
+			reg = <2>;
+			adi,mode = <CH_MODE_GPIO>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+		channel@3 {
+			reg = <3>;
+			adi,mode = <CH_MODE_GPIO>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+		channel@4 {
+			reg = <4>;
+			adi,mode = <CH_MODE_DAC_AND_ADC>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+
+		channel@5 {
+			reg = <5>;
+			adi,mode = <CH_MODE_DAC_AND_ADC>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+
+		channel@6 {
+			reg = <6>;
+			adi,mode = <CH_MODE_DAC_AND_ADC>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+
+		channel@7 {
+			reg = <7>;
+			adi,mode = <CH_MODE_DAC_AND_ADC>;
+			adi,off-state = <CH_OFFSTATE_PULLDOWN>;
+		};
+
+	};
+
+	codec: sgtl5000@0a {
+		#sound-dai-cells = <0>;
+		reg = <0x0a>;
+		compatible = "fsl,sgtl5000";
+		clocks = <&audio_osc>;
+		VDDA-supply = <&ldo_3v3_vcc>;
+		VDDIO-supply = <&ldo_3v3_vcc>;
+		VDDD-supply = <&ldo_1v8_vcc>;
+	};
+};
+
+&can1 {
+	status = "okay";
+};
+
+&sai2 {
+	status = "okay";
+};
+
+&usdhc2 {
+	status = "okay";
+};
+
+&usbotg1 {
+	status = "okay";
+};
+
+&usbotg2 {
+	status = "okay";
+};
+
+&fec1 {
+	status = "okay";
+};
+
+&uart4 {
+	status = "okay";
+	bluetooth {
+		compatible = "brcm,bcm4330-bt";
+		max-speed = <921600>;
+		shutdown-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&usdhc2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	keep-power-in-suspend;
+	cap-power-off-card;
+	non-removable;
+	wakeup-source;
+	status = "okay";
+	brcmf: bcrmf@1 {
+		compatible = "brcm,bcm43430a0-fmac", "brcm,bcm4329-fmac";
+		reg = <1>;
+		interrupt-parent = <&gpio3>;
+		interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
+		interrupt-names = "host-wake";
+		reset-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
+		brcm,ccode-map = "JP-JP-78", "US-Q2-86";
+	};
+};
+
+&emac_gpios {
+	gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQC
+			<&gpio3 3 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQA
+			<&gpio1 6 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 1
+			<&gpio1 7 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 2
+			<&gpio1 8 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 3
+			<&gpio1 9 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 4
+			<&gpio4 15 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MISO
+			<&gpio4 14 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MOSI
+			<&gpio4 13 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 SCLK
+			<&gpio4 10 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 CS0
+			<&gpio1 1 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 CS1
+			<&gpio3 5 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM1
+			<&gpio3 6 GPIO_ACTIVE_HIGH>; 	// Conflicts with PWM2
+	gpio-line-names = 	"JB9",
+						"HDR1_42",
+						"HDR1_13",
+						"HDR1_14",
+						"HDR1_15",
+						"HDR1_16",
+						"HDR1_19",
+						"HDR1_21",
+						"HDR1_23",
+						"HDR1_25",
+						"HDR1_27",
+						"HDR1_44",
+						"HDR1_46";
+};
+
+&pinctrl_misc_gpio {
+	fsl,pins = <
+		MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0xb0b1
+		MX6UL_PAD_LCD_VSYNC__GPIO3_IO03		0xb0b1
+		MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0xb0b1
+		MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0xb0b1
+		MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0b1
+		MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0xb0b1
+		MX6UL_PAD_NAND_CLE__GPIO4_IO15		0xb0b1
+		MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0xb0b1
+		MX6UL_PAD_NAND_CE0_B__GPIO4_IO13	0xb0b1
+		MX6UL_PAD_NAND_ALE__GPIO4_IO10		0xb0b1
+		MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0b1
+		MX6UL_PAD_LCD_DATA00__GPIO3_IO05	0xb0b1
+		MX6UL_PAD_LCD_DATA01__GPIO3_IO06	0xb0b1
+	>;
+};
diff --git a/arch/arm/boot/dts/emac-som-imx6ul-150es.dts b/arch/arm/boot/dts/emac-som-imx6ul-150es.dts
new file mode 100644
index 000000000000..5020741e7a37
--- /dev/null
+++ b/arch/arm/boot/dts/emac-som-imx6ul-150es.dts
@@ -0,0 +1,321 @@
+/*
+ * Copyright (C) 2016 EMAC Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "emac-som-imx6ul.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "EMAC SOM-iMX6UL with 150ES Carrier board";
+	compatible = "emac,som-imx6ul-150es", "emac,som-imx6ul", "fsl,imx6ul";
+
+	// Uses default UART5 for chosen
+
+	regulators {
+		power_5v_vcc: power_5v_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "POWER";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		ldo_3v3_vcc: ldo_3v3_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "3V3_LDO";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+			vin-supply = <&power_5v_vcc>;
+		};
+		ldo_1v8_vcc: ldo_1v8_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "1V8_LDO";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+			vin-supply = <&ldo_3v3_vcc>;
+		};
+		battery_3v3_stby: battery_3v3_stby {
+			compatible = "regulator-fixed";
+			regulator-name = "BATTERY";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+		rail_5v_vcc {
+			vin-supply = <&power_5v_vcc>;
+		};
+		rail_3v3_vcc {
+			vin-supply = <&ldo_3v3_vcc>;
+		};
+		rail_3v3_stby {
+			vin-supply = <&battery_3v3_stby>;
+		};
+	};
+
+	clocks {
+		audio_osc: audio_osc {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <24576000>;
+		};
+		cpld_clk: cpld_clk {
+			compatible = "pwm-clock";
+			#clock-cells = <0>;
+			clock-frequency = <200000>;
+			pwms = <&pwm2 0 5000 0>;
+			status="okay";
+		};
+	};
+
+	sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "mx6ul-cs4271";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&codec_master>;
+		simple-audio-card,frame-master = <&codec_master>;
+		simple-audio-card,widgets =
+			"Line", "Line In",
+			"Line", "Line Out";
+		simple-audio-card,routing =
+			"Line In", "Capture",
+			"Line Out", "Playback";
+
+		cpu_master: simple-audio-card,cpu {
+			sound-dai = <&sai2>;
+		};
+
+		codec_master: simple-audio-card,codec {
+			sound-dai = <&cs4271>;
+		};
+	};
+};
+
+&can1 {
+	status = "okay";
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&ecspi4 {
+	mcp3208: mcp320x@0 {
+		compatible = "microchip,mcp3208";
+		spi-max-frequency = <1000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <0>;
+		status = "okay";
+	};
+	mcp4922: mcp49x2@1 {
+		compatible = "microchip,mcp4922";
+		spi-max-frequency = <1000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <1>;
+		vref = <&adc_vref>;
+		status = "okay";
+	};
+	cs4271: cs4271@2 {
+		#sound-dai-cells = <0>;
+		compatible = "cirrus,cs4271";
+		spi-cpol;
+		spi-cpha;
+		reg = <2>;
+		clocks = <&audio_osc>;
+		spi-max-frequency = <1000000>;
+		status = "okay";
+	};
+};
+
+&fec1 {
+	status = "okay";
+};
+
+&pwm1 {
+	status = "okay";
+};
+
+&pwm2 {
+	status = "okay";
+};
+
+&adc1 {
+	status = "okay";
+};
+
+&sai2 {
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&uart3 {
+	status = "okay";
+};
+
+&uart4 {
+	status = "okay";
+};
+
+&usbotg1 {
+	status = "okay";
+};
+
+&usbotg2 {
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	keep-power-in-suspend;
+	cap-power-off-card;
+	status = "okay";
+};
+
+&weim {
+	status = "okay";
+	pldioLCD: cpld@2,0 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat", "dirout";
+        reg = <2 0 1>, <2 1 1>;
+        gpio-controller;
+        #gpio-cells = <2>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioA: cpld@2,2 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat", "dirout";
+        reg = <2 2 1>, <2 3 1>;
+        gpio-controller;
+        #gpio-cells = <2>;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioB: cpld@2,4 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat", "dirout";
+        reg = <2 4 1>, <2 5 1>;
+        gpio-controller;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <2>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioC: cpld@2,6 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat";
+        reg = <2 6 1>;
+        gpio-controller;
+        no-input;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioF: cpld@2,7 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat";
+        reg = <2 7 1>;
+        gpio-controller;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioD: cpld@2,8 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat";
+        reg = <2 8 1>;
+        gpio-controller;
+        no-input;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	pldioE: cpld@2,10 {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat", "dirout";
+        reg = <2 10 1>, <2 11 1>;
+        gpio-controller;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <2>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+	cpld_id: cpld@2,0xf {
+		compatible = "brcm,bcm6345-gpio";
+        reg-names = "dat";
+        reg = <2 0xf 1>;
+        gpio-controller;
+        no-input;
+        #address-cells = <1>;
+        #size-cells = <1>;
+        #gpio-cells = <1>;
+        bank-width = <1>;
+		fsl,weim-cs-timing = <0x00040081 0x00000000 0x04000000
+				      0x00000000 0x04000040 0x00000000>;
+	};
+};
+
+&emac_gpios {
+	gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQC
+			<&gpio3 3 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQA
+			<&gpio1 5 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM4 (CLK2) 
+			<&gpio4 15 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MISO
+			<&gpio4 14 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MOSI
+			<&gpio4 13 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 SCLK
+			<&gpio4 10 GPIO_ACTIVE_HIGH>; 	// Conflicts with SPI3 CS0
+	gpio-line-names = 	"HDR4_5",
+						"HDR4_19",
+						"HDR4_35",
+						"HDR4_37",
+						"HDR4_43",
+						"HDR4_39",
+						"HDR4_11";
+};
+
+&pinctrl_misc_gpio {
+	fsl,pins = <
+		MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0xb0b1
+		MX6UL_PAD_LCD_VSYNC__GPIO3_IO03		0xb0b1
+		MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0xb0b1
+		MX6UL_PAD_NAND_CLE__GPIO4_IO15		0xb0b1
+		MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0xb0b1
+		MX6UL_PAD_NAND_CE0_B__GPIO4_IO13	0xb0b1
+		MX6UL_PAD_NAND_ALE__GPIO4_IO10		0xb0b1
+	>;
+};
diff --git a/arch/arm/boot/dts/emac-som-imx6ul-bare.dtsi b/arch/arm/boot/dts/emac-som-imx6ul-bare.dtsi
new file mode 100644
index 000000000000..cb80024640b3
--- /dev/null
+++ b/arch/arm/boot/dts/emac-som-imx6ul-bare.dtsi
@@ -0,0 +1,301 @@
+/*
+ * Copyright (C) 2016 EMAC Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "imx6ul.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "EMAC SOM-iMX6UL";
+	compatible = "emac,som-imx6ul", "fsl,imx6ul";
+
+    // 512 MB RAM
+	memory {
+		device_type = "memory";
+		reg = <0x80000000 0x20000000>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		stat {
+			label = "SoM Status LED";
+			gpios = <&gpio4 16 GPIO_ACTIVE_LOW>;
+			default-state = "heartbeat";
+		};
+	};
+
+	clocks {
+		enet1_txck: enet1-txck {
+			compatible = "fixed-clock";
+			clock-frequency = <50000000>;
+			#clock-cells = <0>;
+		};
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_1v8_ddr_vdd1: reg_1v8_ddr_vdd1 {
+			compatible = "regulator-fixed";
+			regulator-name = "1V8_DDR_VDD1";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+			vin-supply = <&rail_3v3_vcc>;
+		};
+		reg_1v2_nvcc_dram: reg_1v2_nvcc_dram {
+			compatible = "regulator-fixed";
+			regulator-name = "1V2_NVCC_DRAM";
+			regulator-min-microvolt = <1200000>;
+			regulator-max-microvolt = <1200000>;
+			regulator-always-on;
+			vin-supply = <&rail_3v3_vcc>;
+		};
+		reg_1v35_vdd_soc: reg_1v35_vdd_soc {
+			compatible = "regulator-fixed";
+			regulator-name = "1V35_VDD_SOC";
+			regulator-min-microvolt = <1350000>;
+			regulator-max-microvolt = <1350000>;
+			regulator-always-on;
+			vin-supply = <&rail_3v3_vcc>;
+		};
+
+		rail_3v3_vcc: rail_3v3_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "3V3_VCC";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+		rail_3v3_stby: rail_3v3_stby {
+			compatible = "regulator-fixed";
+			regulator-name = "3V3_STBY";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+		rail_5v_vcc: rail_5v_vcc {
+			compatible = "regulator-fixed";
+			regulator-name = "5V_VCC";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		reg_5v_bus_boost: reg_5v_bus_boost {
+			compatible = "regulator-fixed";
+			regulator-name = "5V_VBUS_BOOST";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+			vin-supply = <&rail_5v_vcc>;
+		};
+		adc_vref: adc_vref {
+			compatible = "regulator-fixed";
+			regulator-name = "ADC_VREF";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+			gpio = <&gpio3 1 GPIO_ACTIVE_LOW>;
+			vin-supply = <&rail_3v3_vcc>;
+		};
+	};
+
+	gpio_watchdog: gpio-watchdog {
+		compatible = "linux,wdt-gpio";
+		gpios = <&gpio3 7 GPIO_ACTIVE_LOW>;
+		hw_algo = "toggle";
+		hw_margin_ms = <1000>;
+		status = "disabled";
+	};
+
+};
+
+&gpio3 {
+	usb-port-select {
+		gpio-hog;
+		gpios = <2 GPIO_ACTIVE_LOW>;
+		output-low;
+		/* LOW - USB-B , HIGH - USB-C/OTG */
+		line-name = "usb-port-select";
+	};
+};
+
+&gpio4 {
+	gpio_watchdog_en: watchdog-enable {
+		gpio-hog;
+		gpios = <20 GPIO_ACTIVE_LOW>;
+		output-high;
+		/* LOW - enabled , HIGH - disabled */
+		line-name = "watchdog-enable";
+	};
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <4>;
+	cs-gpios = <
+		&gpio2 10 GPIO_ACTIVE_LOW
+		&gpio2 11 GPIO_ACTIVE_LOW
+		&gpio3  9 GPIO_ACTIVE_LOW
+		&gpio2 15 GPIO_ACTIVE_LOW
+	>;
+	status = "okay";
+
+	spidev40: spidev@0 {
+		compatible = "semtech,sx1301";
+		reg = <0>;
+		spi-max-frequency = <40000000>;
+		status = "disabled";
+	};
+
+	spidev41: spidev@1 {
+		compatible = "semtech,sx1301";
+		reg = <1>;
+		spi-max-frequency = <40000000>;
+		status = "disabled";
+	};
+
+	spidev42: spidev@2 {
+		compatible = "semtech,sx1301";
+		reg = <2>;
+		spi-max-frequency = <40000000>;
+		status = "disabled";
+	};
+
+	boot_flash: m25p80@3 {
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <40000000>;
+		reg = <3>;
+		status = "okay";
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy1>;
+	status = "disabled";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@1 {
+			reg = <1>;
+			micrel,led-mode = <1>;
+			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
+        	clock-names = "rmii-ref";
+		};
+	};
+};
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+&usbotg1 {
+	vbus-supply = <&reg_5v_bus_boost>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usb_otg1_id>;
+	dr_mode = "otg";
+	srp-disable;
+	hnp-disable;
+	adp-disable;
+	status = "disabled";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+	status = "disabled";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	keep-power-in-suspend;
+	vmmc-supply = <&rail_3v3_vcc>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_ecspi4: ecspi4grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x0b0b0
+			MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10	0x0b0b0
+			MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	0x0b0b0
+			MX6UL_PAD_LCD_DATA04__GPIO3_IO09	0x0b0b0
+			MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI	0x0b0b0
+			MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO	0x0b0b0
+			MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	0x0b0b0
+		>;
+	};
+
+	pinctrl_enet1: enet1grp {
+		fsl,pins = <
+			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00		0x0001B0B0
+			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01		0x0001B0B0
+			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN			0x0001B0B0
+			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER         	0x0001B0B0
+			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1		0x4001B031
+			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00		0x0001B0B0
+			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01		0x0001B0B0
+			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN			0x0001B0B0
+			MX6UL_PAD_ENET2_RX_DATA0__ENET1_MDIO		0x0001B0B0
+			MX6UL_PAD_ENET2_RX_DATA1__ENET1_MDC			0x0001B0B0
+		>;
+	};
+
+
+	pinctrl_usb_otg1_id: usbotg1idgrp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     	0x17059
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     	0x10059
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 	0x17059
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 	0x17059
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 	0x17059
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 	0x17059
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
+
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+		fsl,pins = <
+			MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
+			MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
+			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
+			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
+			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
+			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
+		>;
+	};
+};
diff --git a/arch/arm/boot/dts/emac-som-imx6ul.dtsi b/arch/arm/boot/dts/emac-som-imx6ul.dtsi
new file mode 100644
index 000000000000..c125bf22cd68
--- /dev/null
+++ b/arch/arm/boot/dts/emac-som-imx6ul.dtsi
@@ -0,0 +1,425 @@
+/*
+ * Copyright (C) 2016 EMAC Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include "emac-som-imx6ul-bare.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	chosen {
+		stdout-path = &uart5;
+	};
+
+	emac_gpios: emac-gpios {
+		/* Re configure this node to take any of the conflicting pins out */
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_misc_gpio>;
+		compatible = "emac,gpio-pins";
+		status = "disabled";
+		gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQC
+				<&gpio3 3 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQA
+				<&gpio3 4 GPIO_ACTIVE_HIGH>, 	// Conflicts with IRQB
+				<&gpio1 4 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM3 (CLK1)
+				<&gpio1 5 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM4 (CLK2)
+				<&gpio1 6 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 1
+				<&gpio1 7 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 2
+				<&gpio1 8 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 3
+				<&gpio1 9 GPIO_ACTIVE_HIGH>, 	// Conflicts with A/D 4
+				<&gpio4 15 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MISO
+				<&gpio4 14 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 MOSI
+				<&gpio4 13 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 SCLK
+				<&gpio4 10 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 CS0
+				<&gpio1 1 GPIO_ACTIVE_HIGH>, 	// Conflicts with SPI3 CS1
+				<&gpio3 5 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM1
+				<&gpio3 6 GPIO_ACTIVE_HIGH>, 	// Conflicts with PWM2
+				<&gpio1 28 GPIO_ACTIVE_HIGH>, 	// Conflicts with UART4 TX
+				<&gpio1 29 GPIO_ACTIVE_HIGH>; 	// Conflicts with UART4 RX
+
+		gpio-line-names = 	"GPIO_0",
+		 					"GPIO_1",
+							"GPIO_2",
+							"GPIO_3",
+							"GPIO_4",
+							"GPIO_5",
+							"GPIO_6",
+							"GPIO_7",
+							"GPIO_8",
+							"GPIO_9",
+							"GPIO_10",
+							"GPIO_11",
+							"GPIO_12",
+							"GPIO_13",
+							"GPIO_14",
+							"GPIO_15",
+							"GPIO_16",
+							"GPIO_17";
+	};
+};
+
+// Enable Watchdog
+&gpio_watchdog {
+	status = "okay";
+};
+&gpio_watchdog_en {
+	output-low;
+	/* LOW - enabled , HIGH - disabled */
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	status = "disabled";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_rts_cts>;
+	fsl,uart-has-rtscts;
+	status = "disabled";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rts_cts &pinctrl_uart1_8pin_ctrl>;
+	fsl,uart-has-rtscts;
+	status = "disabled";
+};
+
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+&i2c1 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "disabled";
+};
+
+&i2c2 {
+	clock_frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "disabled";
+};
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "disabled";
+};
+
+&can2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	status = "disabled";
+};
+
+&sai2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
+			  <&clks IMX6UL_CLK_SAI2>;
+	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <0>, <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	status = "disabled";
+};
+
+&adc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_adc1>;
+	status = "disabled";
+};
+
+&ecspi3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio4 10 GPIO_ACTIVE_LOW
+		&gpio1 1 GPIO_ACTIVE_LOW
+	>;
+	status = "disabled";
+
+	spidev30: spidev@0 {
+		compatible = "semtech,sx1301";
+		reg = <0>;
+		spi-max-frequency = <40000000>;
+		status = "disabled";
+	};
+
+	spidev31: spidev@1 {
+		compatible = "semtech,sx1301";
+		reg = <1>;
+		spi-max-frequency = <40000000>;
+		status = "disabled";
+	};
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "disabled";
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "disabled";
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "disabled";
+};
+
+&pwm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm4>;
+	status = "disabled";
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	status = "disabled";
+};
+
+&weim {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_weim>;
+	status = "disabled";
+
+	ranges = <0 0 0x50000000 0x04000000
+		  1 0 0x54000000 0x02000000
+		  2 0 0x56000000 0x02000000>;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+
+	pinctrl_ecspi3: ecspi3grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_CLE__ECSPI3_MISO	0x0b0b0
+			MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI	0x0b0b0
+			MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK	0x0b0b0
+			MX6UL_PAD_NAND_ALE__GPIO4_IO10	0x0b0b0
+			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x0b0b0
+		>;
+	};
+
+	pinctrl_adc1: adc1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0xb0
+			MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0xb0
+			MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0
+			MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0xb0
+		>;
+	};
+
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x0b0b0
+			MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x0b0b0
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x0b0b0
+			MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x0b0b0
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO02__I2C1_SCL		0x4001b8b0
+			MX6UL_PAD_GPIO1_IO03__I2C1_SDA		0x4001b8b0
+		>;
+	};
+
+	pinctrl_i2c2: i2c2grp { // Conflicts with COM E
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL	0x4001b8b0
+			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 	0x4001b8b0
+		>;
+	};
+
+	pinctrl_sai2: sai2grp {
+		fsl,pins = <
+			MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
+			MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
+			MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
+			MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
+			MX6UL_PAD_JTAG_TMS__SAI2_MCLK		0x17088
+		>;
+	};
+
+	pinctrl_pwm1: pwm1grp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_DATA00__PWM1_OUT		0x110b0
+		>;
+	};
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX6UL_PAD_LCD_DATA01__PWM2_OUT		0x110b0
+		>;
+	};
+
+	pinctrl_pwm3: pwm3grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO04__PWM3_OUT	0x110b0
+		>;
+	};
+
+	pinctrl_pwm4: pwm4grp {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO05__PWM4_OUT	0x110b0
+		>;
+	};
+
+	pinctrl_uart1: uart1grp { // COM C 8-pin UART
+		fsl,pins = <
+			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
+		>;
+	};
+	pinctrl_uart1_rts_cts: uart1grp_rts_cts {
+		fsl,pins = <
+			MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS	0x1b0b1
+			MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS	0x1b0b1
+		>;
+	};
+	pinctrl_uart1_8pin_ctrl: uart1grp_8pin_ctrl {
+		fsl,pins = <
+			MX6UL_PAD_NAND_DATA04__GPIO4_IO06	0x1b0b1
+			MX6UL_PAD_NAND_DATA05__GPIO4_IO07	0x1b0b1
+			MX6UL_PAD_NAND_DATA06__GPIO4_IO08	0x1b0b1
+			MX6UL_PAD_NAND_DATA07__GPIO4_IO09	0x1b0b1
+		>;
+	};
+
+	pinctrl_uart2: uart2grp { // COM B
+		fsl,pins = <
+			MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
+			MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
+		>;
+	};
+	pinctrl_uart2_rts_cts: uart2grp_rts_cts {
+		fsl,pins = <
+			MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS	0x1b0b1
+			MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	0x1b0b1
+		>;
+	};
+
+	pinctrl_uart3: uart3grp { // COM A
+		fsl,pins = <
+			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b1
+		>;
+	};
+
+	pinctrl_uart4: uart4grp { // Conflicts with emac-gpios
+		fsl,pins = <
+			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
+		>;
+	};
+
+	pinctrl_uart5: uart5grp { // Conflicts with i2c2
+		fsl,pins = <
+			MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
+			MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x17070
+			MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17070
+			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17070
+			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17070
+			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17070
+			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17070
+		>;
+	};
+
+	pinctrl_weim: weimgrp {
+		fsl,pins = <
+			MX6UL_PAD_CSI_MCLK__EIM_CS0_B		0xb0b1
+			MX6UL_PAD_NAND_READY_B__EIM_CS1_B	0xb0b1
+			MX6UL_PAD_LCD_CLK__EIM_CS2_B		0xb0b1
+			MX6UL_PAD_CSI_PIXCLK__EIM_OE		0xb0b1
+			MX6UL_PAD_CSI_VSYNC__EIM_RW		0xb0b1
+			MX6UL_PAD_CSI_DATA00__EIM_AD00		0xb0b1
+			MX6UL_PAD_CSI_DATA01__EIM_AD01		0xb0b1
+			MX6UL_PAD_CSI_DATA02__EIM_AD02		0xb0b1
+			MX6UL_PAD_CSI_DATA03__EIM_AD03		0xb0b1
+			MX6UL_PAD_CSI_DATA04__EIM_AD04		0xb0b1
+			MX6UL_PAD_CSI_DATA05__EIM_AD05		0xb0b1
+			MX6UL_PAD_CSI_DATA06__EIM_AD06		0xb0b1
+			MX6UL_PAD_CSI_DATA07__EIM_AD07		0xb0b1
+			MX6UL_PAD_LCD_DATA08__EIM_DATA00	0x1b0b0
+			MX6UL_PAD_LCD_DATA09__EIM_DATA01	0x1b0b0
+			MX6UL_PAD_LCD_DATA10__EIM_DATA02	0x1b0b0
+			MX6UL_PAD_LCD_DATA11__EIM_DATA03	0x1b0b0
+			MX6UL_PAD_LCD_DATA12__EIM_DATA04	0x1b0b0
+			MX6UL_PAD_LCD_DATA13__EIM_DATA05	0x1b0b0
+			MX6UL_PAD_LCD_DATA14__EIM_DATA06	0x1b0b0
+			MX6UL_PAD_LCD_DATA15__EIM_DATA07	0x1b0b0
+			MX6UL_PAD_LCD_DATA16__EIM_DATA08	0x1b0b0
+			MX6UL_PAD_LCD_DATA17__EIM_DATA09	0x1b0b0
+			MX6UL_PAD_LCD_DATA18__EIM_DATA10	0x1b0b0
+			MX6UL_PAD_LCD_DATA19__EIM_DATA11	0x1b0b0
+			MX6UL_PAD_LCD_DATA20__EIM_DATA12	0x1b0b0
+			MX6UL_PAD_LCD_DATA21__EIM_DATA13	0x1b0b0
+			MX6UL_PAD_LCD_DATA22__EIM_DATA14	0x1b0b0
+			MX6UL_PAD_LCD_DATA23__EIM_DATA15	0x1b0b0
+		>;
+	};
+
+	pinctrl_misc_gpio: pinctrl_misc_gpio {
+		fsl,pins = <
+			MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0xb0b1
+			MX6UL_PAD_LCD_VSYNC__GPIO3_IO03		0xb0b1
+			MX6UL_PAD_LCD_RESET__GPIO3_IO04		0xb0b1
+			MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0b1
+			MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0xb0b1
+			MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0xb0b1
+			MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0xb0b1
+			MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0b1
+			MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0xb0b1
+			MX6UL_PAD_NAND_CLE__GPIO4_IO15		0xb0b1
+			MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0xb0b1
+			MX6UL_PAD_NAND_CE0_B__GPIO4_IO13	0xb0b1
+			MX6UL_PAD_NAND_ALE__GPIO4_IO10		0xb0b1
+			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0b1
+			MX6UL_PAD_LCD_DATA00__GPIO3_IO05	0xb0b1
+			MX6UL_PAD_LCD_DATA01__GPIO3_IO06	0xb0b1
+			MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28	0xb0b1
+			MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29	0xb0b1
+		>;
+	};
+};
-- 
2.34.1

