
---------- Begin Simulation Statistics ----------
final_tick                               1493409708000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702692                       # Number of bytes of host memory used
host_op_rate                                    60009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26169.36                       # Real time elapsed on the host
host_tick_rate                               57067103                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566185178                       # Number of instructions simulated
sim_ops                                    1570388961                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.493410                       # Number of seconds simulated
sim_ticks                                1493409708000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.719554                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              193382019                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           228261375                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14739563                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        293497448                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30589665                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       31156957                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          567292                       # Number of indirect misses.
system.cpu0.branchPred.lookups              380878117                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276216                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100296                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9249568                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025690                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46260545                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      170431903                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408182828                       # Number of instructions committed
system.cpu0.commit.committedOps            1410286421                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2524640237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558609                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1872094950     74.15%     74.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    382356643     15.14%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     93174457      3.69%     92.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80069639      3.17%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33490641      1.33%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9105906      0.36%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4816699      0.19%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3270757      0.13%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46260545      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2524640237                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098117                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363644673                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705072                       # Number of loads committed
system.cpu0.commit.membars                    4203763                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203769      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798538014     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621993      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805360     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444527     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410286421                       # Class of committed instruction
system.cpu0.commit.refs                     591249915                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408182828                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410286421                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.112419                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.112419                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            568437081                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5501242                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           189573840                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1601781931                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               858067606                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1106599194                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9265468                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16473193                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10223379                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  380878117                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                285148535                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1674510655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5489469                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1637959566                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               29510926                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128040                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         863326509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         223971684                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550635                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2552592728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.642509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1370706132     53.70%     53.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               882708468     34.58%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               185848458      7.28%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                87040392      3.41%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12312358      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10681606      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1190649      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101436      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3229      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2552592728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      422079925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9385130                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               363089287                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.524327                       # Inst execution rate
system.cpu0.iew.exec_refs                   682807990                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 202476152                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              424151309                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            478289983                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106311                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4846183                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           207933203                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1580659411                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            480331838                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7939431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1559700512                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1503128                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18207506                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9265468                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22624242                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       902873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34804588                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33695                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16641                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8442990                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     54584911                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     40388349                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16641                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       549347                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8835783                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                687589080                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1544601308                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.845786                       # average fanout of values written-back
system.cpu0.iew.wb_producers                581553505                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519251                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1544771738                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1926485785                       # number of integer regfile reads
system.cpu0.int_regfile_writes              993900571                       # number of integer regfile writes
system.cpu0.ipc                              0.473391                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.473391                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205638      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            862880605     55.04%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624772      0.81%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673896      0.23%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           483707852     30.86%     87.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          200547130     12.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1567639944                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6562919                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004186                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1250412     19.05%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1094      0.02%     19.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1627786     24.80%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2960450     45.11%     88.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               723173     11.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1569997170                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5695013238                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1544601257                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1751048555                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1574349055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1567639944                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310356                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      170372905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           577810                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           537                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39637546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2552592728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614136                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848382                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1431506466     56.08%     56.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          780519902     30.58%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          273489671     10.71%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43846575      1.72%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14621617      0.57%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3183023      0.12%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4096697      0.16%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1011006      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             317771      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2552592728                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526996                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22033426                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        12299879                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           478289983                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          207933203                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1902                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2974672653                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13399086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              463920239                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911011425                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              19421051                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               869514265                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              34390552                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24300                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1975991021                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1596418239                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1031815174                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1103980832                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              53764874                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9265468                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            105744247                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120803681                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1975990977                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        167677                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5947                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 39539699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5935                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4059073758                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3189445459                       # The number of ROB writes
system.cpu0.timesIdled                       25991379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.335519                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25373975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31196672                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2905552                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33720710                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2181895                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2198254                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16359                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42696253                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148249                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100009                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1967806                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312308                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6453298                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300721                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20172634                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158002350                       # Number of instructions committed
system.cpu1.commit.committedOps             160102540                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    579570000                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276244                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.081948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    516290920     89.08%     89.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31585633      5.45%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12258345      2.12%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5855028      1.01%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3041715      0.52%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2456663      0.42%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1040212      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       588186      0.10%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6453298      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    579570000                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695470                       # Number of function calls committed.
system.cpu1.commit.int_insts                152795669                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886340                       # Number of loads committed
system.cpu1.commit.membars                    4200138                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200138      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98339141     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986349     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784566      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160102540                       # Class of committed instruction
system.cpu1.commit.refs                      56770927                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158002350                       # Number of Instructions Simulated
system.cpu1.committedOps                    160102540                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.734032                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.734032                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            443707135                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               953451                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23800905                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             187856217                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42141968                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 89740226                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1969180                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2381121                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6023354                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42696253                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33671316                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    535233294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               789669                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     195262341                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5813852                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072368                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45441642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27555870                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330961                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         583581863                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.338192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763813                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               453305640     77.68%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87780019     15.04%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26817354      4.60%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10407156      1.78%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2328015      0.40%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2248164      0.39%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  695060      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     204      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           583581863                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6403962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2044927                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37401990                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.296088                       # Inst execution rate
system.cpu1.iew.exec_refs                    62270167                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18543965                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              356840489                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             44128327                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100718                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1780313                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19189730                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          180231267                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43726202                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1625139                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174687864                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1314124                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8861305                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1969180                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12968133                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       235153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1762319                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30818                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1823                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4052                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5241987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1305143                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1823                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       424433                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1620494                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97222000                       # num instructions consuming a value
system.cpu1.iew.wb_count                    172724033                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.808077                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78562869                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.292760                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172820765                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               220390450                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116684676                       # number of integer regfile writes
system.cpu1.ipc                              0.267807                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.267807                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200249      2.38%      2.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            108290017     61.42%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265419      0.15%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527070      0.30%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            46498569     26.37%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16531667      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             176313003                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4605537                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026121                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 870073     18.89%     18.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6788      0.15%     19.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 568899     12.35%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2489679     54.06%     85.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               670094     14.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             176718275                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         941162830                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    172724021                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        200361511                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 173930203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                176313003                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301064                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20128726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           349452                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           343                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9152329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    583581863                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.302122                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.796138                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          474645211     81.33%     81.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           71852362     12.31%     93.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22113635      3.79%     97.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5873486      1.01%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5915061      1.01%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1125249      0.19%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1255141      0.22%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             618166      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             183552      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      583581863                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.298843                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15490924                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2965820                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            44128327                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19189730                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       589985825                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2396817572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              384975235                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107555807                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15990698                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46160481                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6180560                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37583                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            234768506                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             185170031                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          125272242                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 90475435                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              37113242                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1969180                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59972876                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17716435                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       234768494                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28656                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               648                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 32528112                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           647                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   753391551                       # The number of ROB reads
system.cpu1.rob.rob_writes                  364603466                       # The number of ROB writes
system.cpu1.timesIdled                         519127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12553527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24984886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2210221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       963514                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78962992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17046222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157925425                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18009736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6949204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6006441                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6424830                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5603736                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5603729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6949204                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            42                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37537819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37537819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1187799936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1187799936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12553615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12553615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12553615                       # Request fanout histogram
system.membus.respLayer1.occupancy        67090995250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52412904500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1116591000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1082243191.860637                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2687253000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1486710162000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6699546000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    252406584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       252406584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    252406584                       # number of overall hits
system.cpu0.icache.overall_hits::total      252406584                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32741951                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32741951                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32741951                       # number of overall misses
system.cpu0.icache.overall_misses::total     32741951                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 574710919996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 574710919996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 574710919996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 574710919996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    285148535                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    285148535                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    285148535                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    285148535                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.114824                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114824                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.114824                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114824                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17552.738992                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17552.738992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17552.738992                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17552.738992                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2811                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.619048                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29600316                       # number of writebacks
system.cpu0.icache.writebacks::total         29600316                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3141602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3141602                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3141602                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3141602                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29600349                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29600349                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29600349                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29600349                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 517975914997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 517975914997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 517975914997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 517975914997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.103807                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.103807                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.103807                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.103807                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17498.979995                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17498.979995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17498.979995                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17498.979995                       # average overall mshr miss latency
system.cpu0.icache.replacements              29600316                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    252406584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      252406584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32741951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32741951                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 574710919996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 574710919996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    285148535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    285148535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.114824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114824                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17552.738992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17552.738992                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3141602                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3141602                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29600349                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29600349                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 517975914997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 517975914997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.103807                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.103807                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17498.979995                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17498.979995                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          282006729                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29600316                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.527153                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        599897418                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       599897418                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    518031945                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       518031945                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    518031945                       # number of overall hits
system.cpu0.dcache.overall_hits::total      518031945                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81929337                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81929337                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81929337                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81929337                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2883830968638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2883830968638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2883830968638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2883830968638                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599961282                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599961282                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599961282                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599961282                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136558                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136558                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136558                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136558                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35199.002875                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35199.002875                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35199.002875                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35199.002875                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     41292621                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132134                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2378876                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1998                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.358038                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.133133                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45288859                       # number of writebacks
system.cpu0.dcache.writebacks::total         45288859                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37555528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37555528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37555528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37555528                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44373809                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44373809                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44373809                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44373809                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1026612063630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1026612063630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1026612063630                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1026612063630                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073961                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23135.540689                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23135.540689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23135.540689                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23135.540689                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45288859                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    384084855                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      384084855                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     50435766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     50435766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1557180597500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1557180597500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    434520621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    434520621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116072                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116072                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30874.530537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30874.530537                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16296516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16296516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34139250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34139250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 706971195000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 706971195000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078568                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20708.457128                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20708.457128                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133947090                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133947090                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     31493571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     31493571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1326650371138                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1326650371138                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.190362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.190362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42124.482204                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42124.482204                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21259012                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21259012                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10234559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10234559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 319640868630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 319640868630                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061862                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31231.523374                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31231.523374                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11819500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11819500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441778                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6757.861635                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6757.861635                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003536                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003536                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3723                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       714500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       714500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.040217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4580.128205                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4580.128205                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.040217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3580.128205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3580.128205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184304                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184304                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915992                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915992                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92368452000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92368452000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100296                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100839.802094                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100839.802094                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915992                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915992                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91452460000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91452460000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436125                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99839.802094                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99839.802094                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999501                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          564512350                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45289502                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.464530                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999501                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1249428366                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1249428366                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27420568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37960822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              638398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              388212                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66408000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27420568                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37960822                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             638398                       # number of overall hits
system.l2.overall_hits::.cpu1.data             388212                       # number of overall hits
system.l2.overall_hits::total                66408000                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2179781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7327771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15298                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3030695                       # number of demand (read+write) misses
system.l2.demand_misses::total               12553545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2179781                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7327771                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15298                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3030695                       # number of overall misses
system.l2.overall_misses::total              12553545                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 177840128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 617059581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1359136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 312113349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1108372195500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 177840128500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 617059581500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1359136000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 312113349500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1108372195500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29600349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45288593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          653696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3418907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78961545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29600349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45288593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         653696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3418907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78961545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.073640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.161802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.023402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158983                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.073640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.161802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.023402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158983                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81586.236645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84208.360428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88844.031900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102984.084344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88291.569871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81586.236645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84208.360428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88844.031900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102984.084344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88291.569871                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             6006442                       # number of writebacks
system.l2.writebacks::total                   6006442                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 607                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                607                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2179681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7327572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3030490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12552938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2179681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7327572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3030490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12552938                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 156037844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 543772932001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1200991500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 281796366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 982808134001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 156037844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 543772932001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1200991500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 281796366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 982808134001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.073637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.161797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.023245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.073637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.161797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.023245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71587.468304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74209.155775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79038.598223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92987.063478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78293.076410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71587.468304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74209.155775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79038.598223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92987.063478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78293.076410                       # average overall mshr miss latency
system.l2.replacements                       29393274                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13542377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13542377                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13542377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13542377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64568798                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64568798                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64568798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64568798                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1602000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.793478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.434783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.721739                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20273.972603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        12200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19301.204819                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1471000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       203000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1674000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.793478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.434783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.721739                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.684932                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.674699                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7262336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           177455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7439791                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3889692                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1714041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5603733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 313813728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 181571120500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  495384849000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11152028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1891496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13043524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.348788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.429618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80678.297536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105931.608695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88402.650340                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      3889692                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1714041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5603733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 274916838500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 164430710500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 439347549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.348788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.906183                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.429618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70678.305249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95931.608695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78402.655694                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27420568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        638398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28058966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2179781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2195079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 177840128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1359136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 179199264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29600349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       653696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30254045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.073640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.023402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.072555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81586.236645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88844.031900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81636.817855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2179681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2194876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 156037844500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1200991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 157238836000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.073637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.023245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.072548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71587.468304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79038.598223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71639.052047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     30698486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       210757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30909243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3438079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1316654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4754733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 303245853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 130542229000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 433788082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34136565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1527411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35663976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.100715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88202.118974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99146.950528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91232.900354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          199                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3437880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1316449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4754329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 268856093501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 117365655500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 386221749001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.100710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78204.036645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89153.211025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81235.806147                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              42                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.972222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.976744                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       672500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       808500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.972222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.976744                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19214.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19250                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                   157072136                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29393275                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.343812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.568928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.008998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.634185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.129213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.658610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.447409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1285976467                       # Number of tag accesses
system.l2.tags.data_accesses               1285976467                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     139499520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     468964480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        972480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     193951360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          803387840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    139499520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       972480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     140472000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    384412224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       384412224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2179680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7327570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3030490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12552935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6006441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6006441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         93410080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        314022654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           651181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        129871501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             537955416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     93410080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       651181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94061261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      257405735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            257405735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      257405735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        93410080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       314022654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          651181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       129871501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            795361151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4639867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2179680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5920163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3009077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384340500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25897589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4367223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12552935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6006441                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12552935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6006441                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1428820                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1366574                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            429334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            430125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            461475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1681200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1811318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            436844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            455668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            454469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            444724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           450391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           612939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           645395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1520108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           427542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           435088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            277220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            275429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            278593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            282669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            287796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           287413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           395639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           274552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           276128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 268796866750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                55620575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            477374023000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24163.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42913.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6100622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2530886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12552935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6006441                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7355822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2179778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  796187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  476307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  214468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  39172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 212077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 301204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 302205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 306430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 309243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 313170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 303621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 296511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 294069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 288956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 295498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7132436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.450960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.177787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.817549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4992863     70.00%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1255298     17.60%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       261368      3.66%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191208      2.68%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       147097      2.06%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30993      0.43%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20368      0.29%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18564      0.26%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214677      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7132436                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.133695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.857344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.801211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       284254    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.322583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           241288     84.88%     84.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6329      2.23%     87.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26745      9.41%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8065      2.84%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1541      0.54%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              242      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              711943360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                91444480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               296949824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               803387840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            384412224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       476.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    537.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    257.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1493409678500                       # Total gap between requests
system.mem_ctrls.avgGap                      80466.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    139499520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    378890432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       972480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    192580928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    296949824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 93410079.801088318229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 253708295.834916323423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 651180.981876943843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 128953847.673795893788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198840159.140039563179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2179680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7327570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3030490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6006441                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  66578231250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 254189780250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    563227500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 156042784000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36289338594750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30544.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34689.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37066.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51490.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6041737.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23250660300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12357992460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35633283840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12614250060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     117887952000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     643902866640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31235335200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       876882340500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.167966                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  74513203000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49868000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1369028505000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27675018420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14709602160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43792897260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11605719960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117887952000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     657013420680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20194868640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       892879479120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.879788                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45839051000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49868000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1397702657000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13930893418.604650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68692678479.409904                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 562578926500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   295352874000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1198056834000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33004757                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33004757                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33004757                       # number of overall hits
system.cpu1.icache.overall_hits::total       33004757                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       666559                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        666559                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       666559                       # number of overall misses
system.cpu1.icache.overall_misses::total       666559                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10585824000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10585824000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10585824000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10585824000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33671316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33671316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33671316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33671316                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019796                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019796                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019796                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019796                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15881.300830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15881.300830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15881.300830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15881.300830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   128.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       653664                       # number of writebacks
system.cpu1.icache.writebacks::total           653664                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12863                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12863                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       653696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       653696                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       653696                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       653696                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9752351000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9752351000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9752351000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9752351000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019414                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019414                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019414                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019414                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14918.786408                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14918.786408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14918.786408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14918.786408                       # average overall mshr miss latency
system.cpu1.icache.replacements                653664                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33004757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33004757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       666559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       666559                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10585824000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10585824000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33671316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33671316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019796                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019796                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15881.300830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15881.300830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       653696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       653696                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9752351000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9752351000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019414                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019414                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14918.786408                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14918.786408                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992259                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32961594                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           653664                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.425898                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360019000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992259                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67996328                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67996328                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42690617                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42690617                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42690617                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42690617                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14136191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14136191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14136191                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14136191                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1275733199358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1275733199358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1275733199358                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1275733199358                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56826808                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56826808                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56826808                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56826808                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.248759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.248759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.248759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.248759                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90245.894340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90245.894340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90245.894340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90245.894340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15434965                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110660                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           249981                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1454                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.744553                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.107290                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3418676                       # number of writebacks
system.cpu1.dcache.writebacks::total          3418676                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11494056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11494056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11494056                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11494056                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2642135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2642135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2642135                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2642135                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 247663431518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 247663431518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 247663431518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 247663431518                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046495                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93736.100357                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93736.100357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93736.100357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93736.100357                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3418676                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33365552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33365552                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7677141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7677141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 592216782500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 592216782500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41042693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41042693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187053                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187053                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77140.276895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77140.276895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6149398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6149398                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1527743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1527743                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 135972425500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 135972425500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89002.159067                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89002.159067                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9325065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9325065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6459050                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6459050                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 683516416858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 683516416858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15784115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15784115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.409212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.409212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105823.057084                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105823.057084                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5344658                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5344658                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1114392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1114392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 111691006018                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 111691006018                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100225.958207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100225.958207                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5976500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5976500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39319.078947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39319.078947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012220                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5631.355932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5631.355932                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       547500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       547500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4639.830508                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4639.830508                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322376                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322376                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777633                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76683262000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76683262000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100009                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370300                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370300                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98611.121184                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98611.121184                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777633                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75905629000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75905629000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370300                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370300                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97611.121184                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97611.121184                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.829287                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47432186                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3419628                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.870569                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360030500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.829287                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932165                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932165                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121275193                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121275193                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1493409708000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65918825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19548819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65419138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23386832                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             396                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            669                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13044371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13044368                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30254045                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35664781                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           43                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           43                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88801013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135867554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1961056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10257514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236887137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3788842496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5796956736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83671040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    437605312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10107075584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29395468                       # Total snoops (count)
system.tol2bus.snoopTraffic                 384518080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108357184                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.195510                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88135835     81.34%     81.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19257835     17.77%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 963514      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108357184                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157924228997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67958413380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44941640589                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5132689598                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         981997085                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1717978336000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1732625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708536                       # Number of bytes of host memory used
host_op_rate                                  1737502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   941.71                       # Real time elapsed on the host
host_tick_rate                              238469022                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631629663                       # Number of instructions simulated
sim_ops                                    1636223031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224569                       # Number of seconds simulated
sim_ticks                                224568628000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.908039                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5293067                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6462207                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           879508                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7912685                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            426038                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         503333                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           77295                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9832084                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        47908                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104461                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           609159                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6553061                       # Number of branches committed
system.cpu0.commit.bw_lim_events               648707                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         695695                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8016824                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            28347004                       # Number of instructions committed
system.cpu0.commit.committedOps              28598960                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113128094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.252802                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.921086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99366952     87.84%     87.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7944059      7.02%     94.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2114293      1.87%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2034221      1.80%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       435838      0.39%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       229241      0.20%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       239042      0.21%     99.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       115741      0.10%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       648707      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113128094                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      8263                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              888778                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27772497                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5656718                       # Number of loads committed
system.cpu0.commit.membars                     410954                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       412829      1.44%      1.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17409082     60.87%     62.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         185995      0.65%     62.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75563      0.26%     63.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          1250      0.00%     63.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          3751      0.01%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           625      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          659      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5759875     20.14%     83.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4747353     16.60%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1304      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          658      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28598960                       # Class of committed instruction
system.cpu0.commit.refs                      10509190                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   28347004                       # Number of Instructions Simulated
system.cpu0.committedOps                     28598960                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.903643                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.903643                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             60634352                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               273903                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4713367                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38820992                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33152464                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 19555930                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                631909                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               605703                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               666395                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9832084                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4825730                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     75773142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               351446                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1579                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      44148336                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          535                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1804676                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.043884                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37963271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5719105                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.197052                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         114641050                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.390556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                85407235     74.50%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21544117     18.79%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3497196      3.05%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2034524      1.77%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1470118      1.28%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  334517      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  106254      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35676      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  211413      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           114641050                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     7034                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    5114                       # number of floating regfile writes
system.cpu0.idleCycles                      109403555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              659453                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7302956                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.152522                       # Inst execution rate
system.cpu0.iew.exec_refs                    13343755                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5138398                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1862160                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8399923                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            383859                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           225036                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5368000                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           36539580                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8205357                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           420837                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             34171720                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 12938                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7797637                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                631909                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7798355                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       272115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          120047                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1513                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          760                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          151                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2743205                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       515539                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           760                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       253477                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        405976                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18990090                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32939509                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.724307                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13754662                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.147022                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      33016485                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                44466537                       # number of integer regfile reads
system.cpu0.int_regfile_writes               21033279                       # number of integer regfile writes
system.cpu0.ipc                              0.126524                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.126524                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           435163      1.26%      1.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20254252     58.55%     59.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              253928      0.73%     60.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75679      0.22%     60.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     60.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1250      0.00%     60.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               3751      0.01%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                625      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               659      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8492261     24.55%     85.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5072946     14.66%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1345      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           677      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              34592556                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   8409                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              16738                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         8287                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              8361                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     212980                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006157                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  24683     11.59%     11.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    73      0.03%     11.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    293      0.14%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                140926     66.17%     77.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                46923     22.03%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               82      0.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              34361964                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         184086252                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32931222                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         44472560                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35585002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 34592556                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             954578                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        7940704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63847                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        258883                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4243720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    114641050                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.301747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.741236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92422806     80.62%     80.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           14555486     12.70%     93.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4451664      3.88%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2249086      1.96%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             633374      0.55%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             183008      0.16%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              99097      0.09%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              28866      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              17663      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      114641050                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.154400                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           643588                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          142449                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8399923                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5368000                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  31676                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  6301                       # number of misc regfile writes
system.cpu0.numCycles                       224044605                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   225092675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9773210                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17534311                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                153680                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                34096213                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4880739                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9287                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48559960                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              37353672                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           24193561                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 19225890                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9322077                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                631909                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14506073                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6659318                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             7043                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        48552917                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      36407755                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            275188                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3442161                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        280479                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   148897376                       # The number of ROB reads
system.cpu0.rob.rob_writes                   74749102                       # The number of ROB writes
system.cpu0.timesIdled                        1317421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                22232                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            69.455799                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5468137                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7872830                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           663380                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7678850                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            840572                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         940174                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           99602                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9941700                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       106552                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         82869                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           471875                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8516676                       # Number of branches committed
system.cpu1.commit.bw_lim_events               718226                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         464655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2640652                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37097481                       # Number of instructions committed
system.cpu1.commit.committedOps              37235110                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     97319513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.382607                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.067973                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     78631141     80.80%     80.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10740502     11.04%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3445043      3.54%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2354613      2.42%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       772428      0.79%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       329307      0.34%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       239143      0.25%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        89110      0.09%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       718226      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     97319513                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     74226                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1478381                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36623085                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6587357                       # Number of loads committed
system.cpu1.commit.membars                     222373                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       239491      0.64%      0.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23979281     64.40%     65.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         205915      0.55%     65.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           68292      0.18%     65.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11412      0.03%     65.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         34236      0.09%     65.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5706      0.02%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5706      0.02%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6658782     17.88%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6009123     16.14%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11444      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5722      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37235110                       # Class of committed instruction
system.cpu1.commit.refs                      12685071                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37097481                       # Number of Instructions Simulated
system.cpu1.committedOps                     37235110                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.049810                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.049810                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             21517669                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               192721                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5266061                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              41041813                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52491121                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 23106606                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                514937                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               280921                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               404003                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9941700                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5740697                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     42213406                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350702                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        62728                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      43073928                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                5164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1412890                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033291                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55046573                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6308709                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.144240                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          98034336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.442086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.900950                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                68819746     70.20%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21949301     22.39%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3835757      3.91%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1674528      1.71%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1007494      1.03%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  299644      0.31%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  168097      0.17%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   79695      0.08%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  200074      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            98034336                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    62784                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   45682                       # number of floating regfile writes
system.cpu1.idleCycles                      200593331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              500310                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8857313                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.131971                       # Inst execution rate
system.cpu1.iew.exec_refs                    13757877                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6219810                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 473871                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7326818                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            279281                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248021                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6312671                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39868748                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7538067                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           342927                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39410066                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  3079                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2784876                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                514937                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2788908                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       177542                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          336434                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2369                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          757                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       739461                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       214957                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           757                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       192663                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        307647                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 17136160                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38727350                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749629                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12845760                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.129684                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38786697                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51408386                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24488323                       # number of integer regfile writes
system.cpu1.ipc                              0.124227                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124227                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           281956      0.71%      0.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25250826     63.52%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              210946      0.53%     64.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68435      0.17%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11412      0.03%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              34236      0.09%     65.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5706      0.01%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5706      0.01%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7705471     19.38%     84.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6161095     15.50%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11480      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5724      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39752993                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  74350                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             148617                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        74229                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             74254                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     286783                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007214                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11206      3.91%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    87      0.03%      3.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3080      1.07%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                191717     66.85%     71.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                80607     28.11%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               86      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39683470                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         177724443                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38653121                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42428856                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39346338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39752993                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             522410                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2633638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45955                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57755                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1078177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     98034336                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.405501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.832951                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           72084257     73.53%     73.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17589124     17.94%     91.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4835021      4.93%     96.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2303787      2.35%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             768170      0.78%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             292723      0.30%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             101200      0.10%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41461      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18593      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       98034336                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.133119                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           236058                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           74202                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7326818                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6312671                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 128048                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 57060                       # number of misc regfile writes
system.cpu1.numCycles                       298627667                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   150423051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                3288145                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23336760                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 40840                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53150600                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                909591                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1212                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             52388474                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              40452736                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25592816                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22840517                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9362053                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                514937                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10460945                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2256056                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            62784                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        52325690                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7779192                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            174782                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2017606                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        174976                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136075882                       # The number of ROB reads
system.cpu1.rob.rob_writes                   80466826                       # The number of ROB writes
system.cpu1.timesIdled                        2245805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4507395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8516419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       752138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       335296                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6057336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3343182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12146631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3678478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3640121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1054612                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2963625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            98865                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          52323                       # Transaction distribution
system.membus.trans_dist::ReadExReq            705746                       # Transaction distribution
system.membus.trans_dist::ReadExResp           700179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3640122                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12856719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12856719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    345274368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               345274368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           129637                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4498182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4498182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4498182                       # Request fanout histogram
system.membus.respLayer1.occupancy        23159602000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13687181721                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   224568628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   224568628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              14068                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         7034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16000832.314473                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7184894.487441                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         7034    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    107492000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           7034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   112018773500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 112549854500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3413133                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3413133                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3413133                       # number of overall hits
system.cpu0.icache.overall_hits::total        3413133                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1412596                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1412596                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1412596                       # number of overall misses
system.cpu0.icache.overall_misses::total      1412596                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  86640892978                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  86640892978                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  86640892978                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  86640892978                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4825729                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4825729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4825729                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4825729                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.292722                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.292722                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.292722                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.292722                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61334.516718                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61334.516718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61334.516718                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61334.516718                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        75813                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              863                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.848204                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1294560                       # number of writebacks
system.cpu0.icache.writebacks::total          1294560                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       117928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       117928                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       117928                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       117928                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1294668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1294668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1294668                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1294668                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  78898561480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  78898561480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  78898561480                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  78898561480                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.268284                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.268284                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.268284                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.268284                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60941.153624                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60941.153624                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60941.153624                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60941.153624                       # average overall mshr miss latency
system.cpu0.icache.replacements               1294560                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3413133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3413133                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1412596                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1412596                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  86640892978                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  86640892978                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4825729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4825729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.292722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.292722                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61334.516718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61334.516718                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       117928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       117928                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1294668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1294668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  78898561480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  78898561480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.268284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.268284                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60941.153624                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60941.153624                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999047                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4708003                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1294699                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.636369                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999047                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10946125                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10946125                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7546611                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7546611                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7546611                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7546611                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4268370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4268370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4268370                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4268370                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 330113741630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 330113741630                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 330113741630                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 330113741630                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11814981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11814981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11814981                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11814981                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.361268                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.361268                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.361268                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.361268                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77339.532803                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77339.532803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77339.532803                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77339.532803                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21661816                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          933                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           357235                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.637440                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.833333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1379339                       # number of writebacks
system.cpu0.dcache.writebacks::total          1379339                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2763703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2763703                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2763703                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2763703                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1504667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1504667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1504667                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1504667                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 112539682461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112539682461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 112539682461                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112539682461                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.127352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.127352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.127352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.127352                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74793.746697                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74793.746697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74793.746697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74793.746697                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1379334                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5276034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5276034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1947108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1947108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 133306159500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 133306159500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7223142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7223142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.269565                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.269565                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68463.669966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68463.669966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       883767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       883767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1063341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1063341                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  74228847500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74228847500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147213                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147213                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69807.190262                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69807.190262                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2270577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2270577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2321262                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2321262                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 196807582130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 196807582130                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4591839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4591839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.505519                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.505519                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84784.734394                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84784.734394                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1879936                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1879936                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       441326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       441326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  38310834961                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  38310834961                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.096111                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.096111                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86808.470294                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86808.470294                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       148959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       148959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        23347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        23347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    952019500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    952019500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       172306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       172306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.135497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.135497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40776.952071                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40776.952071                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         4768                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4768                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     30762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     30762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027672                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027672                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6451.761745                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6451.761745                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       126954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       126954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        28616                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        28616                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    213680500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    213680500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       155570                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       155570                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.183943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.183943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7467.168717                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7467.168717                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        28487                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        28487                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    185434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    185434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.183114                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.183114                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6509.442904                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6509.442904                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      3271000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3271000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      3030000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3030000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74626                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74626                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        29835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        29835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    446794496                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    446794496                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104461                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.285609                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.285609                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14975.515200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14975.515200                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        29832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        29832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    416905496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    416905496                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.285580                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.285580                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13975.110485                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13975.110485                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.460590                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9487426                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1479082                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.414402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.460590                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983143                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983143                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25973686                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25973686                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              431771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              276801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              563533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              222184                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1494289                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             431771                       # number of overall hits
system.l2.overall_hits::.cpu0.data             276801                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             563533                       # number of overall hits
system.l2.overall_hits::.cpu1.data             222184                       # number of overall hits
system.l2.overall_hits::total                 1494289                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            862853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1094659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1583599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            825366                       # number of demand (read+write) misses
system.l2.demand_misses::total                4366477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           862853                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1094659                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1583599                       # number of overall misses
system.l2.overall_misses::.cpu1.data           825366                       # number of overall misses
system.l2.overall_misses::total               4366477                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  72018755000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 106526498500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 126811240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  76320835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381677328500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  72018755000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 106526498500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 126811240000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  76320835000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381677328500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1294624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1371460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2147132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1047550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5860766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1294624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1371460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2147132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1047550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5860766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.666489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.798171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.737542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.787901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.745035                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.666489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.798171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.737542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.787901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.745035                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83465.845283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97314.778849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80077.873249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92469.080384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87410.818493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83465.845283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97314.778849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80077.873249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92469.080384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87410.818493                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1054611                       # number of writebacks
system.l2.writebacks::total                   1054611                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           3626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          15492                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               25903                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          3626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         15492                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              25903                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       859227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1094249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1568107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       818991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4340574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       859227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1094249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1568107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       818991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4340574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  63232779027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95557019043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 110159363518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67642053522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 336591215110                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  63232779027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95557019043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 110159363518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67642053522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 336591215110                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.663688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.797872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.730326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.781816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740615                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.663688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.797872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.730326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.781816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740615                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73592.635039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87326.576531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70249.902282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82591.937545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77545.323524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73592.635039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87326.576531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70249.902282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82591.937545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77545.323524                       # average overall mshr miss latency
system.l2.replacements                        7677062                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1306222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1306222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1306222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1306222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4064369                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4064369                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4064369                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4064369                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            4951                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1337                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6288                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13384                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7727                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21111                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    152934500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     72404000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    225338500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        18335                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         9064                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            27399                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.729970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.852493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.770503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11426.666169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9370.260127                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10673.985126                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13384                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    271097999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    154804498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    425902497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.729970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.852493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.770503                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20255.379483                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20034.230361                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20174.434986                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           740                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5971                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1675                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4057                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5732                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     19403000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     25985000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         6906                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         4797                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.242543                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.845737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.489789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3929.552239                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4782.597979                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4533.321703                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1675                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4057                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5732                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     33611957                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     82564990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    116176947                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.242543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.845737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.489789                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20066.840000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20351.242297                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20268.134508                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            42098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            68712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110810                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         353575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         346881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              700456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  36836766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  35199878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   72036644500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       395673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       415593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            811266                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.893604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.834665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.863411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104183.740366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101475.371958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102842.497602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       353574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       346879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         700453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33300939001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  31731044001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65031983002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.893602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.834660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.863407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94183.788969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91475.828750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92842.750337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        431771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        563533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             995304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       862853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1583599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2446452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  72018755000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 126811240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 198829995000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1294624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2147132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3441756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.666489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.737542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83465.845283                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80077.873249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81272.796278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         3626                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        15492                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       859227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1568107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2427334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  63232779027                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 110159363518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 173392142545                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.663688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.730326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.705260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73592.635039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70249.902282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71433.161874                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       234703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            388175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       741084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       478485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1219569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69689732500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41120956500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 110810689000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       975787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       631957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1607744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.759473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.757148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.758559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94037.561869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85939.907207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90860.532696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6373                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         6782                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       740675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       472112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1212787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  62256080042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35911009521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98167089563                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.759054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84053.167775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76064.598064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80943.388710                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          279                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2580                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1013                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1126                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data         3314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          392                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.305673                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.288265                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.303832                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1013                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1126                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19553500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2165500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21719000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.305673                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.288265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.303832                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19302.566634                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19163.716814                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19288.632327                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.993887                       # Cycle average of tags in use
system.l2.tags.total_refs                    11228693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7679706                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.462125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.672545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.934377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.036909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       17.092138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.257917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.401134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.123975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.267065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.082155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999904                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97873034                       # Number of tag accesses
system.l2.tags.data_accesses                 97873034                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      54990528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70014656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     100358848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52415040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          277779072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     54990528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    100358848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     155349376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67495168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67495168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         859227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1093979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1568107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         818985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4340298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1054612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1054612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        244871817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        311773985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        446896118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        233403216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1236945136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    244871817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    446896118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        691767935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      300554751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300554751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      300554751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       244871817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       311773985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       446896118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       233403216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1537499886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1013360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    859228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1014231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1568107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    728171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000304606500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62288                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62288                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8594190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             955033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4340299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1054612                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4340299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1054612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 170562                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 41252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            449967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            875409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            187937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            391216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            150132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            285732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           143985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           385693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           213394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           282062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             72623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           133439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           131102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            46032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80197795750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20848685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            158380364500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19233.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37983.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2770996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  802405                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4340299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1054612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2435772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  971450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  388589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  206999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   70006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   30579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  67017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  76218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  76991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  75690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  63791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  63836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1609693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.076125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.697219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.143657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       834052     51.81%     51.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375940     23.35%     75.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135452      8.41%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86940      5.40%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39525      2.46%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27690      1.72%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13634      0.85%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11677      0.73%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84783      5.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1609693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.941770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.851121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.726197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2610      4.19%      4.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27344     43.90%     48.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5827      9.35%     57.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4785      7.68%     65.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3579      5.75%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2925      4.70%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2498      4.01%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1559      2.50%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1305      2.10%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1068      1.71%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         1247      2.00%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         1380      2.22%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         1387      2.23%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         1784      2.86%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239         1215      1.95%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          852      1.37%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          391      0.63%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          209      0.34%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          127      0.20%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           78      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           68      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           26      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           17      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62288                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.737564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54194     87.01%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1250      2.01%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5326      8.55%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1269      2.04%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              210      0.34%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62288                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              266863168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10915968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64854976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               277779136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67495168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1188.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1236.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  224568611000                       # Total gap between requests
system.mem_ctrls.avgGap                      41626.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     54990592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64910784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    100358848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46602944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64854976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 244872102.081863373518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 289046535.921304225922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 446896117.653619885445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 207522058.691118687391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 288798023.916323721409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       859228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1093979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1568107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       818985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1054612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27686528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  50770922750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  45481041500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34441872250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5527274685500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32222.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46409.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29003.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42054.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5241050.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5235783420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2782888680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12177762660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3086883540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17727446880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99506206440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2439652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142956624420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.583238                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5451879250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7498920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 211617828750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6257438880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3325896255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17594159520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2202850440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17727446880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101004201780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1178183040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       149290176795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        664.786431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2134345750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7498920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214935362250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              23198                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        11600                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6487982.327586                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10804316.354301                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        11600    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    491313000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          11600                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   149308033000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  75260595000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3487107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3487107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3487107                       # number of overall hits
system.cpu1.icache.overall_hits::total        3487107                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2253588                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2253588                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2253588                       # number of overall misses
system.cpu1.icache.overall_misses::total      2253588                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 144887596885                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 144887596885                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 144887596885                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 144887596885                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5740695                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5740695                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5740695                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5740695                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.392564                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.392564                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.392564                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.392564                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64291.963254                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64291.963254                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64291.963254                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64291.963254                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       967247                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            11102                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.123671                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2147111                       # number of writebacks
system.cpu1.icache.writebacks::total          2147111                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       106443                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       106443                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       106443                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       106443                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2147145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2147145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2147145                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2147145                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 136575464886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 136575464886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 136575464886                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 136575464886                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.374022                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.374022                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.374022                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.374022                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63607.937464                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63607.937464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63607.937464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63607.937464                       # average overall mshr miss latency
system.cpu1.icache.replacements               2147111                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3487107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3487107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2253588                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2253588                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 144887596885                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 144887596885                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5740695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5740695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.392564                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.392564                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64291.963254                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64291.963254                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       106443                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       106443                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2147145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2147145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 136575464886                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 136575464886                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.374022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.374022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63607.937464                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63607.937464                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999388                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6331111                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2147177                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.948574                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999388                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13628535                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13628535                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8667287                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8667287                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8667287                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8667287                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3891185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3891185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3891185                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3891185                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 282045340435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 282045340435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 282045340435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 282045340435                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12558472                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12558472                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12558472                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12558472                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.309845                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.309845                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.309845                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.309845                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72483.148561                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72483.148561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72483.148561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72483.148561                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15183397                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           62                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           246832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.513082                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1071046                       # number of writebacks
system.cpu1.dcache.writebacks::total          1071046                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2714838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2714838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2714838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2714838                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1176347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1176347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1176347                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1176347                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81519753108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81519753108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81519753108                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81519753108                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.093670                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.093670                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.093670                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.093670                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69299.070009                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69299.070009                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69299.070009                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69299.070009                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1071046                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5270665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5270665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1372799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1372799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  78836942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  78836942500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6643464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6643464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.206639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.206639                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57427.884563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57427.884563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       653406                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       653406                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       719393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       719393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  44144422500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44144422500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.108286                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.108286                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61363.430698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61363.430698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3396622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3396622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2518386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2518386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 203208397935                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 203208397935                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5915008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5915008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80689.933130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80689.933130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2061432                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2061432                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       456954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       456954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  37375330608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37375330608                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81792.326160                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81792.326160                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        82351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        82351                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        34756                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        34756                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   1024370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1024370000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       117107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       117107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.296788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.296788                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29473.184486                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29473.184486                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        25631                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        25631                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9125                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     82656000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     82656000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.077920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.077920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9058.191781                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9058.191781                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        62205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        32110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        32110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    244914500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    244914500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        94315                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        94315                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.340455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.340455                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7627.359078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7627.359078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        32107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        32107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    214866500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    214866500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.340423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.340423                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6692.201078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6692.201078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     32157000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     32157000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     30098000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     30098000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        55501                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          55501                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27368                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27368                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    154337000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    154337000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        82869                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        82869                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.330256                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.330256                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5639.323297                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5639.323297                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    126720000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    126720000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.330111                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.330111                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4632.256178                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4632.256178                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.465421                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10130582                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1170584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.654297                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.465421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26876079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26876079                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 224568628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5238442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2360833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4585821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6622451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          104876                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         58294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         163170                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           846969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          846972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3441812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1796631                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3883851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4347135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6441388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3377833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18050207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    165707776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    176050944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    274831552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    135589632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              752179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8028076                       # Total snoops (count)
system.tol2bus.snoopTraffic                  82019648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13931650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.353726                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.526059                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9338965     67.03%     67.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4257389     30.56%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 335296      2.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13931650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11965805105                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2260536377                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1944508972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1796186719                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3229033330                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
