#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20e1a60 .scope module, "PRPG_tb" "PRPG_tb" 2 1;
 .timescale 0 0;
v0x20f27d0_0 .net "X_out", 3 1, v0x20f2720_0; 1 drivers
v0x20f28a0_0 .var "clk", 0 0;
v0x20f2950_0 .var "clr", 0 0;
S_0x20e1b50 .scope module, "PRPG_tb" "PRPG" 2 18, 3 1, S_0x20e1a60;
 .timescale 0 0;
v0x20e1c40_0 .alias "X_out", 3 1, v0x20f27d0_0;
v0x20f25e0_0 .net "clk", 0 0, v0x20f28a0_0; 1 drivers
v0x20f2680_0 .net "clr", 0 0, v0x20f2950_0; 1 drivers
v0x20f2720_0 .var "tmp", 3 1;
E_0x20be4e0 .event posedge, v0x20f25e0_0;
    .scope S_0x20e1b50;
T_0 ;
    %movi 8, 1, 3;
    %set/v v0x20f2720_0, 8, 3;
    %end;
    .thread T_0;
    .scope S_0x20e1b50;
T_1 ;
    %wait E_0x20be4e0;
    %load/v 8, v0x20f2680_0, 1;
    %jmp/0xz  T_1.0, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20f2720_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 12, v0x20f2720_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 12, 2, 1;
T_1.3 ;
; Save base=12 wid=1 in lookaside.
    %load/v 13, v0x20f2720_0, 1; Only need 1 of 3 bits
; Save base=13 wid=1 in lookaside.
    %xor 12, 13, 1;
    %mov 8, 12, 1;
    %load/v 9, v0x20f2720_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20f2720_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20e1a60;
T_2 ;
    %delay 0, 0;
T_2.0 ;
    %set/v v0x20f28a0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x20f28a0_0, 1, 1;
    %delay 5, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x20e1a60;
T_3 ;
    %delay 0, 0;
    %set/v v0x20f2950_0, 1, 1;
    %delay 10, 0;
    %set/v v0x20f2950_0, 0, 1;
    %delay 190, 0;
    %vpi_call 2 16 "$finish";
    %end;
    .thread T_3;
    .scope S_0x20e1a60;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "PRPG.vcd";
    %vpi_call 2 21 "$dumpvars", 1'sb0, S_0x20e1b50;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
