module Latch_MEM_WB (
	input							clk_i,		
	input							rst_ni,		
	input				[63:0]	mem_data_i,	
	input				[63:0]	ex_res_i,	
	output	reg	[63:0]	mem_data_o,	
	output	reg	[63:0]	ex_res_o		
);
	always @(posedge clk_i, negedge rst_ni)
		begin
		if(!rst_ni)
			begin
				mem_data_o <= 64'h0;
				ex_res_o <= 64'h0;
			end
		else
			begin
				mem_data_o <= mem_data_i;
				ex_res_o <= ex_res_i;
			end
		end
endmodule 