Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'top' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin JTAG_0:TGT_TRSTB_0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top/pins/JTAG_0:TGT_TRSTB_0
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin MainClockCCC_0:LOCK||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top/pins/MainClockCCC_0:LOCK
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin Murax_0:io_gpioA_write[31:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top/pins/Murax_0:io_gpioA_write
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin Murax_0:io_gpioA_writeEnable[31:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/top/pins/Murax_0:io_gpioA_writeEnable
HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/112||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/179||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/180||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/181||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/182||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire IBusSimplePlugin_iBusRsp_stages_1_inputSample, as there is no assignment to it.||top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/206||Murax.v(1788);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1788
Implementation;Synthesis||CG360||@W:Removing wire IBusSimplePlugin_iBusRsp_stages_2_inputSample, as there is no assignment to it.||top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/207||Murax.v(1796);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1796
Implementation;Synthesis||CG360||@W:Removing wire IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_error, as there is no assignment to it.||top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/208||Murax.v(1816);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1816
Implementation;Synthesis||CG360||@W:Removing wire IBusSimplePlugin_rspJoin_fetchRsp_isRvc, as there is no assignment to it.||top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/209||Murax.v(1885);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1885
Implementation;Synthesis||CL169||@W:Pruning unused register DebugPlugin_firstCycle. Make sure that there are no unused intermediate registers.||top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/211||Murax.v(5579);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5579
Implementation;Synthesis||CL169||@W:Pruning unused register DebugPlugin_secondCycle. Make sure that there are no unused intermediate registers.||top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/212||Murax.v(5579);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5579
Implementation;Synthesis||CL169||@W:Pruning unused register _zz_126_[31:0]. Make sure that there are no unused intermediate registers.||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/213||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register _zz_127_. Make sure that there are no unused intermediate registers.||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/214||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register IBusSimplePlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/215||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register memory_to_writeBack_MEMORY_STORE. Make sure that there are no unused intermediate registers.||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/216||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/217||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/218||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.||top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/219||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register decode_to_execute_BYPASSABLE_EXECUTE_STAGE. Make sure that there are no unused intermediate registers.||top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/220||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register decode_to_execute_BYPASSABLE_MEMORY_STAGE. Make sure that there are no unused intermediate registers.||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/221||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register execute_to_memory_BYPASSABLE_MEMORY_STAGE. Make sure that there are no unused intermediate registers.||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/222||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL169||@W:Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.||top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/223||Murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of _zz_97_[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/224||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _zz_97_[31:0]. Either assign all bits or reduce the width of the signal.||top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/225||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL265||@W:Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.||top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/226||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL271||@W:Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/227||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/228||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL271||@W:Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/229||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL271||@W:Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/230||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/231||Murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||CL271||@W:Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/232||Murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||CL271||@W:Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/233||Murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||CL134||@N: Found RAM RegFilePlugin_regFile, depth=32, width=32||top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/234||Murax.v(2485);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/2485
Implementation;Synthesis||CL134||@N: Found RAM RegFilePlugin_regFile, depth=32, width=32||top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/235||Murax.v(2485);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/2485
Implementation;Synthesis||CL189||@N: Register bit CsrPlugin_interrupt_code[0] is always 1.||top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/236||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL189||@N: Register bit CsrPlugin_interrupt_code[1] is always 1.||top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/237||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL189||@N: Register bit CsrPlugin_interrupt_targetPrivilege[0] is always 1.||top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/238||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL189||@N: Register bit CsrPlugin_interrupt_targetPrivilege[1] is always 1.||top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/239||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL189||@N: Register bit execute_to_memory_BRANCH_CALC[0] is always 0.||top.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/240||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL189||@N: Register bit CsrPlugin_exceptionPortCtrl_exceptionContext_code[2] is always 0.||top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/241||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/242||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/243||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/244||Murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||CG360||@W:Removing wire outHitSignal, as there is no assignment to it.||top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/248||Murax.v(675);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/675
Implementation;Synthesis||CL134||@N: Found RAM ram_symbol3, depth=12288, width=8||top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/256||Murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||CL134||@N: Found RAM ram_symbol2, depth=12288, width=8||top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/257||Murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||CL134||@N: Found RAM ram_symbol1, depth=12288, width=8||top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/258||Murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||CL134||@N: Found RAM ram_symbol0, depth=12288, width=8||top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/259||Murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||CL134||@N: Found RAM logic_ram, depth=16, width=8||top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/278||Murax.v(872);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/872
Implementation;Synthesis||CG794||@N: Using module Blinker from library work||top.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/298||top.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input resetCtrl_systemReset is unused.||top.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/304||Murax.v(6976);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6976
Implementation;Synthesis||CL246||@W:Input port bits 31 to 17 of io_apb_PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/307||Murax.v(6499);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6499
Implementation;Synthesis||CL159||@N: Input resetCtrl_systemReset is unused.||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/311||Murax.v(977);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/977
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of io_apb_PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/313||Murax.v(6281);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6281
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register stateMachine_state.||top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/317||Murax.v(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register stateMachine_state.||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/327||Murax.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/251
Implementation;Synthesis||CL159||@N: Input resetCtrl_systemReset is unused.||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/337||Murax.v(730);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/730
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of io_pipelinedMemoryBus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/339||Murax.v(6099);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6099
Implementation;Synthesis||CL159||@N: Input io_pipelinedMemoryBus_cmd_payload_mask is unused.||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/340||Murax.v(6101);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6101
Implementation;Synthesis||CL159||@N: Input io_apb_PSLVERROR is unused.||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/341||Murax.v(6111);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6111
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of io_bus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/343||Murax.v(6035);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6035
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_bus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/344||Murax.v(6035);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6035
Implementation;Synthesis||CL159||@N: Input io_remote_rsp_ready is unused.||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/346||Murax.v(5958);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5958
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register jtag_tap_fsm_state.||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/348||Murax.v(5909);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5909
Implementation;Synthesis||CL159||@N: Input io_remote_cmd_ready is unused.||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||Murax.v(5662);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5662
Implementation;Synthesis||CL159||@N: Input resetCtrl_mainClkReset is unused.||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/352||Murax.v(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register _zz_188_.||top.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/354||Murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of debug_bus_cmd_payload_address[7:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/362||Murax.v(1173);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1173
Implementation;Synthesis||CL159||@N: Input dBus_rsp_error is unused.||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/363||Murax.v(1184);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1184
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/381||corejtagdebug.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||top.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/382||corejtagdebug.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/383||corejtagdebug.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||top.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/384||corejtagdebug.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/385||corejtagdebug.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||top.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/386||corejtagdebug.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/77
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/387||corejtagdebug.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/388||corejtagdebug.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||top.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/389||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||top.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/390||corejtagdebug.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/391||corejtagdebug.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/392||corejtagdebug.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/393||corejtagdebug.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/394||corejtagdebug.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/395||corejtagdebug.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/396||corejtagdebug.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/397||corejtagdebug.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||top.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/398||corejtagdebug.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/399||corejtagdebug.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||top.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/400||corejtagdebug.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||top.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/401||corejtagdebug.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||top.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/402||corejtagdebug.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/403||corejtagdebug.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||top.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/404||corejtagdebug.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/405||corejtagdebug.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||top.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/406||corejtagdebug.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/158
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/407||corejtagdebug.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/159
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/408||corejtagdebug.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/409||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||top.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/410||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/411||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/430||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.blinker.behavioral.||top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/431||Blinker.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Blinker.vhd'/linenumber/5
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance Murax_0.system_cpu.decode_to_execute_IS_RS2_SIGNED because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_IS_RS1_SIGNED. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu._zz_97_[1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu.memory_DivPlugin_accumulator[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu.CsrPlugin_interrupt_code[3:2] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.system_cpu.memory_DivPlugin_div_done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.jtagBridge_1_.jtag_tap_instruction[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||murax.v(5909);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5909
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.jtagBridge_1_.jtag_idcodeArea_shifter[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||murax.v(5909);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5909
Implementation;Synthesis||FX1171||@N: Found instance Murax_0.jtagBridge_1_.system_rsp_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||murax.v(5898);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5898
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||BN115||@N: Removing instance BUFD_TMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_1(verilog) because it does not drive other instances.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||corejtagdebug_uj_jtag.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/211
Implementation;Synthesis||BN115||@N: Removing instance BUFD_TDI (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_0(verilog) because it does not drive other instances.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||corejtagdebug_uj_jtag.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/212
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.genblk2\[0\]\.BUFD_TRST (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) of type view:COREJTAGDEBUG_LIB.corejtagdebug_bufd_34s_2(verilog) because it does not drive other instances.||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||corejtagdebug.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/390
Implementation;Synthesis||BN115||@N: Removing instance bufferCC_4_ (in view: work.Apb3Gpio(verilog)) of type view:work.BufferCC_2_(verilog) because it does not drive other instances.||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||murax.v(6205);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6205
Implementation;Synthesis||MT530||@W:Found inferred clock MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock which controls 2274 sequential elements including Murax_0.bufferCC_4_.buffers_1. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||murax.v(1060);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1060
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 100 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/685||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/701||null;null
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||corejtagdebug.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/168
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||corejtagdebug.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/161
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer0(verilog)) has its enable tied to GND.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||corejtagdebug.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Murax_0.system_cpu.CsrPlugin_minstret[63:0] is being ignored due to limitations in architecture. ||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/714||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Murax_0.system_cpu.CsrPlugin_mcycle[63:0] is being ignored due to limitations in architecture. ||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/715||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Murax_0.jtagBridge_1_.jtag_tap_fsm_state[3:0] is being ignored due to limitations in architecture. ||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/716||murax.v(5909);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5909
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Murax_0.jtagBridge_1_.flowCCByToggle_1_.inputArea_target is being ignored due to limitations in architecture. ||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/717||murax.v(700);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/700
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Murax_0.resetCtrl_systemClkResetCounter[5:0] is being ignored due to limitations in architecture. ||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||murax.v(7490);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/7490
Implementation;Synthesis||FX107||@W:RAM system_ram.ram_symbol3[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/723||murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||FX107||@W:RAM system_ram.ram_symbol2[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/725||murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||FX107||@W:RAM system_ram.ram_symbol1[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||FX107||@W:RAM system_ram.ram_symbol0[7:0] (in view: work.Murax(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/729||murax.v(6059);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6059
Implementation;Synthesis||MO231||@N: Found counter in view:work.Murax(verilog) instance resetCtrl_systemClkResetCounter[5:0] ||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/730||murax.v(7490);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/7490
Implementation;Synthesis||BN362||@N: Removing sequential instance systemDebugger_1_.dispatcher_dataShifter[0] (in view: work.Murax(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/731||murax.v(6019);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6019
Implementation;Synthesis||BN362||@N: Removing sequential instance systemDebugger_1_.dispatcher_dataShifter[1] (in view: work.Murax(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/732||murax.v(6019);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/6019
Implementation;Synthesis||FX107||@W:RAM RegFilePlugin_regFile_1[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/741||murax.v(2485);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/2485
Implementation;Synthesis||FX107||@W:RAM RegFilePlugin_regFile[31:0] (in view: work.VexRiscv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/743||murax.v(2485);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/2485
Implementation;Synthesis||MO231||@N: Found counter in view:work.VexRiscv(verilog) instance memory_DivPlugin_div_counter_value[5:0] ||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/744||murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||BN362||@N: Removing sequential instance IBusSimplePlugin_rspJoin_rspBuffer_c._zz_4_[0] (in view: work.VexRiscv(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/745||murax.v(656);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/656
Implementation;Synthesis||BN362||@N: Removing sequential instance NoName (in view: work.VexRiscv(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/746||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[15] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/747||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[14] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/748||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[13] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/749||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[12] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/750||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[11] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/751||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[10] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/752||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[9] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/753||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[8] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/754||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[7] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/755||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[6] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/756||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[5] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[4] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[3] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/759||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[2] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/760||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/761||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_LH[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/762||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[15] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/763||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[14] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/764||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[13] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/765||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[12] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/766||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[11] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/767||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[10] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/768||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[9] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/769||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[8] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/770||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[7] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/771||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[6] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/772||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[5] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/773||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[4] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/774||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[3] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/775||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[2] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/776||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[1] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/777||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit execute_to_memory_MUL_HL[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/778||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||MO160||@W:Register bit IBusSimplePlugin_fetchPc_pcReg[0] (in view view:work.VexRiscv(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/779||murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') execute_BranchPlugin_eq (in view: work.VexRiscv(verilog))||top.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/780||murax.v(4669);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4669
Implementation;Synthesis||BN132||@W:Removing instance Murax_0.system_cpu.decode_to_execute_ALU_BITWISE_CTRL[1] because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_INSTRUCTION[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/781||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||BN132||@W:Removing instance Murax_0.system_cpu.decode_to_execute_INSTRUCTION[5] because it is equivalent to instance Murax_0.system_cpu.decode_to_execute_MEMORY_STORE. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/782||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX107||@W:RAM uartCtrl_1__io_read_queueWithOccupancy.logic_ram[7:0] (in view: work.Apb3UartCtrl(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/784||murax.v(872);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/872
Implementation;Synthesis||FX107||@W:RAM bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram[7:0] (in view: work.Apb3UartCtrl(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/786||murax.v(872);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/872
Implementation;Synthesis||MO231||@N: Found counter in view:work.UartCtrl(verilog) instance clockDivider_counter[19:0] ||top.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/787||murax.v(812);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/812
Implementation;Synthesis||MO197||@W:Removing FSM register stateMachine_state[3] (in view view:work.UartCtrlTx(verilog)) because its output is a constant.||top.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/795||murax.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/251
Implementation;Synthesis||BN362||@N: Removing sequential instance stateMachine_state[0] (in view: work.UartCtrlTx(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/796||murax.v(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/251
Implementation;Synthesis||MO231||@N: Found counter in view:work.MuraxApb3Timer(verilog) instance timerB.counter[15:0] ||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||murax.v(1020);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1020
Implementation;Synthesis||MO231||@N: Found counter in view:work.MuraxApb3Timer(verilog) instance timerA.counter[15:0] ||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||murax.v(1020);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1020
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') timerA.limitHit (in view: work.MuraxApb3Timer(verilog))||top.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/806||murax.v(1004);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1004
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') timerB.limitHit (in view: work.MuraxApb3Timer(verilog))||top.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/807||murax.v(1004);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/1004
Implementation;Synthesis||MO231||@N: Found counter in view:work.Prescaler(verilog) instance counter[15:0] ||top.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/808||murax.v(980);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/980
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') io_overflow (in view: work.Prescaler(verilog))||top.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/809||murax.v(979);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/979
Implementation;Synthesis||BN362||@N: Removing sequential instance Murax_0.system_cpu.decode_to_execute_SRC1[16] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/816||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||BN362||@N: Removing sequential instance Murax_0.system_cpu.decode_to_execute_SRC2[16] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/817||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||BN362||@N: Removing sequential instance Murax_0.system_uartCtrl.uartCtrl_1_.tx.stateMachine_parity (in view: work.top(verilog)) because it does not drive other instances.||top.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/836||murax.v(297);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/297
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.IBusSimplePlugin_fetchPc_pcReg5_0 (in view: work.top(verilog)) with 31 loads 2 times to improve timing.||top.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/848||murax.v(4950);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4950
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.dBus_cmd_valid (in view: work.top(verilog)) with 39 loads 2 times to improve timing.||top.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/849||murax.v(3867);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/3867
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.memory_arbitration_isValid (in view: work.top(verilog)) with 44 loads 2 times to improve timing.||top.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/850||murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m13 (in view: work.top(verilog)) with 32 loads 2 times to improve timing.||top.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/851||murax.v(3775);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/3775
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m11 (in view: work.top(verilog)) with 30 loads 2 times to improve timing.||top.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/852||murax.v(3775);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/3775
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_raw[12] (in view: work.top(verilog)) with 36 loads 2 times to improve timing.||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||murax.v(3586);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/3586
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.execute_to_memory_IS_DIV (in view: work.top(verilog)) with 33 loads 1 time to improve timing.||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||murax.v(5214);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/5214
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu._zz_196_ (in view: work.top(verilog)) with 70 loads 2 times to improve timing.||top.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/855||murax.v(2202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/2202
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.execute_arbitration_isValid (in view: work.top(verilog)) with 21 loads 1 time to improve timing.||top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/873||murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.execute_arbitration_removeIt_i (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.||top.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/874||murax.v(4971);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4971
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.IBusSimplePlugin_decompressor_inputBeforeStage_payload_rsp_inst_sn_m15 (in view: work.top(verilog)) with 41 loads 3 times to improve timing.||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/879||murax.v(3775);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/3775
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu.execute_LightShifterPlugin_isActive (in view: work.top(verilog)) with 37 loads 2 times to improve timing.||top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/880||murax.v(4894);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4894
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0._zz_19_[10] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.||top.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/881||murax.v(7408);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/7408
Implementation;Synthesis||FX271||@N: Replicating instance Murax_0.system_cpu._zz_94__4 (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/882||murax.v(4962);liberoaction://cross_probe/hdl/file/'<project>\hdl\Murax.v'/linenumber/4962
Implementation;Synthesis||FP130||@N: Promoting Net Murax_0.resetCtrl_systemReset on CLKINT  I_1059 ||top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/890||null;null
Implementation;Synthesis||FP130||@N: Promoting Net JTAG_0.JTAG_0.iURSTB on CLKINT  I_1060 ||top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/891||null;null
Implementation;Synthesis||FP130||@N: Promoting Net JTAG_0.JTAG_0.iUDRCK on CLKINT  I_1061 ||top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/892||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Murax_0.resetCtrl_mainClkReset on CLKINT  I_1062 ||top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/893||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MainClockCCC_0.MainClockCCC_0.GL0_net.||top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/949||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.||top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/950||null;null
Implementation;Compile;RootName:top
