- ğŸ‘‹ Hi, Iâ€™m @LikithaMS
- ğŸ‘€ Iâ€™m interested in VHDL,Verlog and System verilog
- ğŸŒ± Iâ€™m currently learning System Verilog
- ğŸ’ï¸ Iâ€™m looking to collaborate on projects based on hardware description language like verilog and system verilog.
- ğŸ“« Reach me via email: likitha11292@gmail.com

<!---
LikithaMS/LikithaMS is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
