m255
K3
13
cModel Technology
Z0 dC:\Users\Renan\Scripts\Altera\video_aulas_vhdl-master\0001_vhdl1_and_gate\simulation\modelsim
Eand_gate
Z1 w1573578471
Z2 dC:\Users\Renan\Scripts\Altera\video_aulas_vhdl-master\0001_vhdl1_and_gate\simulation\modelsim
Z3 8C:/Users/Renan/Scripts/Altera/video_aulas_vhdl-master/0001_vhdl1_and_gate/and_gate.vhd
Z4 FC:/Users/Renan/Scripts/Altera/video_aulas_vhdl-master/0001_vhdl1_and_gate/and_gate.vhd
l0
L1
V7K?cjfUoiadb]2SZK5N]d1
!s100 eO=o>KX`mf?LO7Q@z2j0]1
Z5 OV;C;10.1d;51
31
!i10b 1
Z6 !s108 1588230097.709000
Z7 !s90 -reportprogress|300|-93|-work|work|C:/Users/Renan/Scripts/Altera/video_aulas_vhdl-master/0001_vhdl1_and_gate/and_gate.vhd|
Z8 !s107 C:/Users/Renan/Scripts/Altera/video_aulas_vhdl-master/0001_vhdl1_and_gate/and_gate.vhd|
Z9 o-93 -work work -O0
Z10 tExplicit 1
Alogic
DEx4 work 8 and_gate 0 22 7K?cjfUoiadb]2SZK5N]d1
l9
L8
VVT^BDlaDjgVD<]JUM?]QL0
!s100 8S`29aLNozlO_ZmJSJb[[3
R5
31
!i10b 1
R6
R7
R8
R9
R10
