// Seed: 2317576772
module module_0 (
    input reg id_0,
    output id_1,
    input logic id_2,
    input id_3
);
  always @(posedge id_2) begin
    id_1 <= id_0;
  end
endmodule
