

================================================================
== Vitis HLS Report for 'Montgomery'
================================================================
* Date:           Thu Dec 12 16:45:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      263|      263|  2.630 us|  2.630 us|  263|  263|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Montgomery_Pipeline_Montgomery_fu_36  |Montgomery_Pipeline_Montgomery  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    3617|   1399|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|    1033|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4650|   1790|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_Montgomery_Pipeline_Montgomery_fu_36  |Montgomery_Pipeline_Montgomery  |        0|   0|  2457|  1135|    0|
    |add_257ns_257ns_257_2_1_U14               |add_257ns_257ns_257_2_1         |        0|   0|   580|   132|    0|
    |sub_256ns_256ns_256_2_1_U15               |sub_256ns_256ns_256_2_1         |        0|   0|   580|   132|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |        0|   0|  3617|  1399|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |icmp_ln1031_fu_69_p2  |      icmp|   0|  0|   93|         257|         257|
    |select_ln47_fu_88_p3  |    select|   0|  0|  256|           1|         256|
    |xor_ln1031_fu_83_p2   |       xor|   0|  0|    2|           1|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  351|         259|         515|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |ap_return  |   9|          2|  256|        512|
    +-----------+----+-----------+-----+-----------+
    |Total      |  40|          8|  257|        518|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln186_reg_133                                      |  257|   0|  257|          0|
    |ap_CS_fsm                                              |    5|   0|    5|          0|
    |ap_return_preg                                         |  256|   0|  256|          0|
    |empty_reg_112                                          |    1|   0|    1|          0|
    |grp_Montgomery_Pipeline_Montgomery_fu_36_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln1031_reg_138                                    |    1|   0|    1|          0|
    |trunc_ln186_reg_143                                    |  256|   0|  256|          0|
    |zext_ln1495_reg_117                                    |  256|   0|  257|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1033|   0| 1034|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    Montgomery|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|    Montgomery|  return value|
|N          |   in|  256|     ap_none|             N|        scalar|
|a          |   in|  256|     ap_none|             a|        scalar|
|b          |   in|  256|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 6 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 7 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'm_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i256 %b_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i256 %N_read"   --->   Operation 10 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i256 %b_read" [rsa.cpp:22]   --->   Operation 11 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (3.44ns)   --->   "%add_ln186 = add i257 %zext_ln1495, i257 %zext_ln22"   --->   Operation 12 'add' 'add_ln186' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 13 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (3.44ns)   --->   "%add_ln186 = add i257 %zext_ln1495, i257 %zext_ln22"   --->   Operation 14 'add' 'add_ln186' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [2/2] (1.58ns)   --->   "%call_ln186 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i1 %empty, i256 %b_read, i256 %N_read, i257 %add_ln186, i257 %m_V_loc"   --->   Operation 15 'call' 'call_ln186' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 16 [1/2] (1.66ns)   --->   "%call_ln186 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i1 %empty, i256 %b_read, i256 %N_read, i257 %add_ln186, i257 %m_V_loc"   --->   Operation 16 'call' 'call_ln186' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%m_V_loc_load = load i257 %m_V_loc"   --->   Operation 17 'load' 'm_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (4.72ns)   --->   "%icmp_ln1031 = icmp_ult  i257 %m_V_loc_load, i257 %zext_ln1495"   --->   Operation 18 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 4.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %m_V_loc_load"   --->   Operation 19 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (3.44ns)   --->   "%sub_ln47 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:47]   --->   Operation 20 'sub' 'sub_ln47' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.99>
ST_5 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln47)   --->   "%xor_ln1031 = xor i1 %icmp_ln1031, i1 1"   --->   Operation 21 'xor' 'xor_ln1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [1/2] (3.44ns)   --->   "%sub_ln47 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:47]   --->   Operation 22 'sub' 'sub_ln47' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [1/1] (1.55ns) (out node of the LUT)   --->   "%select_ln47 = select i1 %xor_ln1031, i256 %sub_ln47, i256 %trunc_ln186" [rsa.cpp:47]   --->   Operation 23 'select' 'select_ln47' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln52 = ret i256 %select_ln47" [rsa.cpp:52]   --->   Operation 24 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read       (read  ) [ 001100]
N_read       (read  ) [ 001111]
m_V_loc      (alloca) [ 001110]
empty        (trunc ) [ 001100]
zext_ln1495  (zext  ) [ 001110]
zext_ln22    (zext  ) [ 001000]
a_read       (read  ) [ 000100]
add_ln186    (add   ) [ 000100]
call_ln186   (call  ) [ 000000]
m_V_loc_load (load  ) [ 000000]
icmp_ln1031  (icmp  ) [ 000001]
trunc_ln186  (trunc ) [ 000001]
xor_ln1031   (xor   ) [ 000000]
sub_ln47     (sub   ) [ 000000]
select_ln47  (select) [ 000000]
ret_ln52     (ret   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery_Pipeline_Montgomery"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="m_V_loc_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="1" slack="0"/>
<pin id="16" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V_loc/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="b_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="256" slack="0"/>
<pin id="20" dir="0" index="1" bw="256" slack="0"/>
<pin id="21" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="N_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="256" slack="0"/>
<pin id="26" dir="0" index="1" bw="256" slack="0"/>
<pin id="27" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="a_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="256" slack="0"/>
<pin id="32" dir="0" index="1" bw="256" slack="0"/>
<pin id="33" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Montgomery_Pipeline_Montgomery_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="256" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="1"/>
<pin id="40" dir="0" index="3" bw="256" slack="1"/>
<pin id="41" dir="0" index="4" bw="256" slack="1"/>
<pin id="42" dir="0" index="5" bw="257" slack="0"/>
<pin id="43" dir="0" index="6" bw="257" slack="1"/>
<pin id="44" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="empty_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="256" slack="0"/>
<pin id="49" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="zext_ln1495_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="256" slack="0"/>
<pin id="53" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="zext_ln22_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="256" slack="0"/>
<pin id="57" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="256" slack="0"/>
<pin id="61" dir="0" index="1" bw="256" slack="0"/>
<pin id="62" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_V_loc_load_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="257" slack="3"/>
<pin id="68" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_loc_load/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln1031_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="257" slack="0"/>
<pin id="71" dir="0" index="1" bw="257" slack="3"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln186_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="257" slack="0"/>
<pin id="76" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="256" slack="0"/>
<pin id="80" dir="0" index="1" bw="256" slack="3"/>
<pin id="81" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="xor_ln1031_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1031/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln47_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="0" index="2" bw="256" slack="1"/>
<pin id="92" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/5 "/>
</bind>
</comp>

<comp id="95" class="1005" name="b_read_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="256" slack="1"/>
<pin id="97" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="100" class="1005" name="N_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="256" slack="1"/>
<pin id="102" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="106" class="1005" name="m_V_loc_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="257" slack="1"/>
<pin id="108" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="m_V_loc "/>
</bind>
</comp>

<comp id="112" class="1005" name="empty_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="117" class="1005" name="zext_ln1495_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="257" slack="1"/>
<pin id="119" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495 "/>
</bind>
</comp>

<comp id="123" class="1005" name="zext_ln22_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="257" slack="1"/>
<pin id="125" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="128" class="1005" name="a_read_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="256" slack="1"/>
<pin id="130" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="133" class="1005" name="add_ln186_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="257" slack="1"/>
<pin id="135" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186 "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln1031_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1031 "/>
</bind>
</comp>

<comp id="143" class="1005" name="trunc_ln186_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="256" slack="1"/>
<pin id="145" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="8" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="50"><net_src comp="18" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="54"><net_src comp="24" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="58"><net_src comp="18" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="63"><net_src comp="59" pin="2"/><net_sink comp="36" pin=5"/></net>

<net id="64"><net_src comp="51" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="66" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="78" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="103"><net_src comp="24" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="109"><net_src comp="14" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="36" pin=6"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="115"><net_src comp="47" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="120"><net_src comp="51" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="126"><net_src comp="55" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="131"><net_src comp="30" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="136"><net_src comp="59" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="36" pin=5"/></net>

<net id="141"><net_src comp="69" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="146"><net_src comp="74" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Montgomery : N | {1 }
	Port: Montgomery : a | {2 }
	Port: Montgomery : b | {1 }
  - Chain level:
	State 1
		add_ln186 : 1
	State 2
		call_ln186 : 1
	State 3
	State 4
		icmp_ln1031 : 1
		trunc_ln186 : 1
		sub_ln47 : 2
	State 5
		select_ln47 : 1
		ret_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_Montgomery_Pipeline_Montgomery_fu_36 |  4.764  |   3230  |   1097  |
|----------|------------------------------------------|---------|---------|---------|
|    add   |                 grp_fu_59                |    0    |   580   |   132   |
|----------|------------------------------------------|---------|---------|---------|
|    sub   |                 grp_fu_78                |    0    |   580   |   132   |
|----------|------------------------------------------|---------|---------|---------|
|  select  |             select_ln47_fu_88            |    0    |    0    |   256   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln1031_fu_69            |    0    |    0    |    93   |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |             xor_ln1031_fu_83             |    0    |    0    |    2    |
|----------|------------------------------------------|---------|---------|---------|
|          |             b_read_read_fu_18            |    0    |    0    |    0    |
|   read   |             N_read_read_fu_24            |    0    |    0    |    0    |
|          |             a_read_read_fu_30            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |                empty_fu_47               |    0    |    0    |    0    |
|          |             trunc_ln186_fu_74            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |             zext_ln1495_fu_51            |    0    |    0    |    0    |
|          |              zext_ln22_fu_55             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |  4.764  |   4390  |   1712  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   N_read_reg_100  |   256  |
|   a_read_reg_128  |   256  |
| add_ln186_reg_133 |   257  |
|   b_read_reg_95   |   256  |
|   empty_reg_112   |    1   |
|icmp_ln1031_reg_138|    1   |
|  m_V_loc_reg_106  |   257  |
|trunc_ln186_reg_143|   256  |
|zext_ln1495_reg_117|   257  |
| zext_ln22_reg_123 |   257  |
+-------------------+--------+
|       Total       |  2054  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_Montgomery_Pipeline_Montgomery_fu_36 |  p1  |   2  |  256 |   512  ||    9    |
| grp_Montgomery_Pipeline_Montgomery_fu_36 |  p5  |   2  |  257 |   514  ||    9    |
|                 grp_fu_59                |  p0  |   2  |  256 |   512  ||    9    |
|                 grp_fu_59                |  p1  |   2  |  256 |   512  ||    9    |
|                 grp_fu_78                |  p0  |   2  |  256 |   512  ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |  2562  ||   7.94  ||    45   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |  4390  |  1712  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |  2054  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |  6444  |  1757  |
+-----------+--------+--------+--------+
