[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mux9to1v|Mux9to1v>out",
    "sources":[
      "~Mux9to1v|Mux9to1v>a",
      "~Mux9to1v|Mux9to1v>sel",
      "~Mux9to1v|Mux9to1v>b",
      "~Mux9to1v|Mux9to1v>c",
      "~Mux9to1v|Mux9to1v>d",
      "~Mux9to1v|Mux9to1v>e",
      "~Mux9to1v|Mux9to1v>f",
      "~Mux9to1v|Mux9to1v>g",
      "~Mux9to1v|Mux9to1v>h",
      "~Mux9to1v|Mux9to1v>i"
    ]
  }
]