{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531793899214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531793899214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 10:18:19 2018 " "Processing started: Tue Jul 17 10:18:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531793899214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531793899214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_pc_loop -c eth_pc_loop " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_pc_loop -c eth_pc_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531793899215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531793899591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/pulse_sync_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/pulse_sync_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_sync_pro " "Found entity 1: pulse_sync_pro" {  } { { "../rtl/pulse_sync_pro.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/pulse_sync_pro.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/async_fifo_2048x32b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/async_fifo_2048x32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_2048x32b " "Found entity 1: async_fifo_2048x32b" {  } { { "ipcore/async_fifo_2048x32b.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/ip_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/ip_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_send " "Found entity 1: ip_send" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/crc32_d4.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/crc32_d4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/udp.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/udp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/ip_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/ip_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_receive " "Found entity 1: ip_receive" {  } { { "../rtl/ip_receive.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_receive.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/warship_develop/ep4ce10/project/eth_pc_loop/rtl/eth_pc_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file /warship_develop/ep4ce10/project/eth_pc_loop/rtl/eth_pc_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_pc_loop " "Found entity 1: eth_pc_loop" {  } { { "../rtl/eth_pc_loop.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793899654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793899654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth_pc_loop " "Elaborating entity \"eth_pc_loop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531793899882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:u_udp " "Elaborating entity \"udp\" for hierarchy \"udp:u_udp\"" {  } { { "../rtl/eth_pc_loop.v" "u_udp" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793899884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_receive udp:u_udp\|ip_receive:u_ip_receive " "Elaborating entity \"ip_receive\" for hierarchy \"udp:u_udp\|ip_receive:u_ip_receive\"" {  } { { "../rtl/udp.v" "u_ip_receive" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/udp.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793899886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_type ip_receive.v(62) " "Verilog HDL or VHDL warning at ip_receive.v(62): object \"eth_type\" assigned a value but never read" {  } { { "../rtl/ip_receive.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_receive.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531793899888 "|eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_send udp:u_udp\|ip_send:u_ip_send " "Elaborating entity \"ip_send\" for hierarchy \"udp:u_udp\|ip_send:u_ip_send\"" {  } { { "../rtl/udp.v" "u_ip_send" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/udp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793899927 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899945 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899946 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899947 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899948 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899949 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899950 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899951 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899952 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899953 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899954 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899955 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899956 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899957 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1531793899958 "|eth_pc_loop|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 udp:u_udp\|crc32_d4:u_crc32_d4 " "Elaborating entity \"crc32_d4\" for hierarchy \"udp:u_udp\|crc32_d4:u_crc32_d4\"" {  } { { "../rtl/udp.v" "u_crc32_d4" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/udp.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_sync_pro pulse_sync_pro:u_pulse_sync_pro " "Elaborating entity \"pulse_sync_pro\" for hierarchy \"pulse_sync_pro:u_pulse_sync_pro\"" {  } { { "../rtl/eth_pc_loop.v" "u_pulse_sync_pro" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_2048x32b async_fifo_2048x32b:u_fifo_2048x32b " "Elaborating entity \"async_fifo_2048x32b\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\"" {  } { { "../rtl/eth_pc_loop.v" "u_fifo_2048x32b" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\"" {  } { { "ipcore/async_fifo_2048x32b.v" "dcfifo_component" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\"" {  } { { "ipcore/async_fifo_2048x32b.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component " "Instantiated megafunction \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900117 ""}  } { { "ipcore/async_fifo_2048x32b.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531793900117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_sbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_sbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_sbk1 " "Found entity 1: dcfifo_sbk1" {  } { { "db/dcfifo_sbk1.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_sbk1 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated " "Elaborating entity \"dcfifo_sbk1\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_sbk1.tdf" "rdptr_g1p" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_sbk1.tdf" "wrptr_g1p" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm31 " "Found entity 1: altsyncram_cm31" {  } { { "db/altsyncram_cm31.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/altsyncram_cm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm31 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|altsyncram_cm31:fifo_ram " "Elaborating entity \"altsyncram_cm31\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|altsyncram_cm31:fifo_ram\"" {  } { { "db/dcfifo_sbk1.tdf" "fifo_ram" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_sbk1.tdf" "rs_dgwp" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe12" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_sbk1.tdf" "ws_dgrp" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe15" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793900474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793900474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"async_fifo_2048x32b:u_fifo_2048x32b\|dcfifo:dcfifo_component\|dcfifo_sbk1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_sbk1.tdf" "rdempty_eq_comp" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/dcfifo_sbk1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531793900475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u14 " "Found entity 1: altsyncram_0u14" {  } { { "db/altsyncram_0u14.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/altsyncram_0u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cntr_tei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793901947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793901947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793902007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793902007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793902091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793902091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531793902150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531793902150 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531793902213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc32_d4.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/crc32_d4.v" 92 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1531793903832 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1531793903833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "eth_rst_n VCC " "Pin \"eth_rst_n\" is stuck at VCC" {  } { { "../rtl/eth_pc_loop.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531793904116 "|eth_pc_loop|eth_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531793904116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531793904291 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1531793905342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1531793905342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531793905395 "|eth_pc_loop|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531793905395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531793905521 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 13 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 13 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1531793906292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531793906322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531793906322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1818 " "Implemented 1818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531793906548 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531793906548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1761 " "Implemented 1761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531793906548 ""} { "Info" "ICUT_CUT_TM_RAMS" "38 " "Implemented 38 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531793906548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531793906548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531793906595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 10:18:26 2018 " "Processing ended: Tue Jul 17 10:18:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531793906595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531793906595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531793906595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531793906595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531793908338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531793908339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 10:18:27 2018 " "Processing started: Tue Jul 17 10:18:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531793908339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531793908339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eth_pc_loop -c eth_pc_loop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eth_pc_loop -c eth_pc_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531793908339 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531793908426 ""}
{ "Info" "0" "" "Project  = eth_pc_loop" {  } {  } 0 0 "Project  = eth_pc_loop" 0 0 "Fitter" 0 0 1531793908426 ""}
{ "Info" "0" "" "Revision = eth_pc_loop" {  } {  } 0 0 "Revision = eth_pc_loop" 0 0 "Fitter" 0 0 1531793908426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531793908532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth_pc_loop EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"eth_pc_loop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531793908557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531793908610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531793908611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531793908611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531793908715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531793908980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531793908980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531793908980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531793908980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4365 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531793908984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4367 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531793908984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4369 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531793908984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4371 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531793908984 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4373 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531793908984 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531793908984 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531793908986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531793908989 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sbk1 " "Entity dcfifo_sbk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1531793909805 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1531793909805 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_pc_loop.sdc " "Reading SDC File: 'eth_pc_loop.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531793909816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1531793909817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1531793909831 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531793909831 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   eth_rx_clk " "  40.000   eth_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   eth_tx_clk " "  40.000   eth_tx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531793909832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531793909832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531793909937 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 2825 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531793909937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|ip_send:u_ip_send\|ip_head\[2\]\[8\]~16 " "Destination node udp:u_udp\|ip_send:u_ip_send\|ip_head\[2\]\[8\]~16" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 227 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 1068 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|ip_send:u_ip_send\|ip_head\[6\]\[24\]~17 " "Destination node udp:u_udp\|ip_send:u_ip_send\|ip_head\[6\]\[24\]~17" {  } { { "../rtl/ip_send.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/ip_send.v" 227 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { udp:u_udp|ip_send:u_ip_send|ip_head[6][24]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531793909938 ""}  } { { "../rtl/eth_pc_loop.v" "" { Text "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/rtl/eth_pc_loop.v" 23 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4346 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531793909938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 4066 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 3317 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531793909938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531793909938 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 0 { 0 ""} 0 3668 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531793909938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531793910381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531793910384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531793910384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531793910388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531793910392 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531793910395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531793910395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531793910399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531793910479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531793910483 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531793910483 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531793910541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531793911159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531793911560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531793911574 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531793912238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531793912238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531793912728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531793914302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531793914302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531793914493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531793914495 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1531793914495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531793914495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.48 " "Total time spent on timing analysis during the Fitter is 1.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531793914542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531793914606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531793914876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531793914931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531793915285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531793915898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/output_files/eth_pc_loop.fit.smsg " "Generated suppressed messages file E:/WarShip_Develop/EP4CE10/Project/eth_pc_loop/par/output_files/eth_pc_loop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531793916589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1161 " "Peak virtual memory: 1161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531793917254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 10:18:37 2018 " "Processing ended: Tue Jul 17 10:18:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531793917254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531793917254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531793917254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531793917254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531793918814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531793918814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 10:18:38 2018 " "Processing started: Tue Jul 17 10:18:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531793918814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531793918814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eth_pc_loop -c eth_pc_loop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eth_pc_loop -c eth_pc_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531793918814 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531793919552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531793919570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531793919909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 10:18:39 2018 " "Processing ended: Tue Jul 17 10:18:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531793919909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531793919909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531793919909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531793919909 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531793920492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531793921629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531793921630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 10:18:41 2018 " "Processing started: Tue Jul 17 10:18:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531793921630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531793921630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eth_pc_loop -c eth_pc_loop " "Command: quartus_sta eth_pc_loop -c eth_pc_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531793921630 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531793921721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531793921963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531793921963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531793922018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531793922018 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sbk1 " "Entity dcfifo_sbk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1531793922329 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1531793922329 ""}
{ "Info" "ISTA_SDC_FOUND" "eth_pc_loop.sdc " "Reading SDC File: 'eth_pc_loop.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1531793922341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1531793922342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922447 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531793922448 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1531793922456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 23.480 " "Worst-case setup slack is 23.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.480               0.000 eth_tx_clk  " "   23.480               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.605               0.000 eth_rx_clk  " "   30.605               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.923               0.000 altera_reserved_tck  " "   41.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793922516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 eth_rx_clk  " "    0.485               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 eth_tx_clk  " "    0.485               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793922528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.860 " "Worst-case recovery slack is 47.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.860               0.000 altera_reserved_tck  " "   47.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793922531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.576 " "Worst-case removal slack is 1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 altera_reserved_tck  " "    1.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793922534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.491 " "Worst-case minimum pulse width slack is 19.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.491               0.000 eth_tx_clk  " "   19.491               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.629               0.000 eth_rx_clk  " "   19.629               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793922536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.999 ns " "Worst Case Available Settling Time: 72.999 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793922873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531793922879 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1531793922908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1531793923314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 24.526 " "Worst-case setup slack is 24.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.526               0.000 eth_tx_clk  " "   24.526               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.152               0.000 eth_rx_clk  " "   31.152               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.526               0.000 altera_reserved_tck  " "   42.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793923503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 eth_rx_clk  " "    0.430               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 eth_tx_clk  " "    0.430               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793923517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.152 " "Worst-case recovery slack is 48.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.152               0.000 altera_reserved_tck  " "   48.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793923523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.409 " "Worst-case removal slack is 1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409               0.000 altera_reserved_tck  " "    1.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793923529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.311 " "Worst-case minimum pulse width slack is 19.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.311               0.000 eth_tx_clk  " "   19.311               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.496               0.000 eth_rx_clk  " "   19.496               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.307               0.000 altera_reserved_tck  " "   49.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793923533 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.397 ns " "Worst Case Available Settling Time: 73.397 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793923898 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531793923907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 32.951 " "Worst-case setup slack is 32.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.951               0.000 eth_tx_clk  " "   32.951               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.944               0.000 eth_rx_clk  " "   35.944               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.528               0.000 altera_reserved_tck  " "   46.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793924144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 eth_rx_clk  " "    0.146               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 eth_tx_clk  " "    0.194               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793924162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.231 " "Worst-case recovery slack is 49.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.231               0.000 altera_reserved_tck  " "   49.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793924171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.653 " "Worst-case removal slack is 0.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 altera_reserved_tck  " "    0.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793924179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.315 " "Worst-case minimum pulse width slack is 19.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.315               0.000 eth_rx_clk  " "   19.315               0.000 eth_rx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.317               0.000 eth_tx_clk  " "   19.317               0.000 eth_tx_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.451               0.000 altera_reserved_tck  " "   49.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531793924187 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.960 ns " "Worst Case Available Settling Time: 76.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1531793924580 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531793924957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531793924958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531793925133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 10:18:45 2018 " "Processing ended: Tue Jul 17 10:18:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531793925133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531793925133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531793925133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531793925133 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531793925841 ""}
