INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/modeling_latch_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modeling_latch_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/modeling_latch_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modeling_latch_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
