Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 17:37:05 2023
| Host         : IanElizondoMS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    29          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: gen/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.340        0.000                      0                   29        0.267        0.000                      0                   29        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.340        0.000                      0                   29        0.267        0.000                      0                   29        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.992%)  route 2.299ns (75.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.642     8.375    gen/out_clk
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[0]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.992%)  route 2.299ns (75.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.642     8.375    gen/out_clk
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[5]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.992%)  route 2.299ns (75.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.642     8.375    gen/out_clk
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[6]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.992%)  route 2.299ns (75.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.642     8.375    gen/out_clk
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[7]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.992%)  route 2.299ns (75.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.642     8.375    gen/out_clk
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.666    15.007    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[8]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y124         FDRE (Setup_fdre_C_R)       -0.524    14.715    gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.766ns (25.948%)  route 2.186ns (74.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.529     8.262    gen/out_clk
    SLICE_X2Y126         FDRE                                         r  gen/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.668    15.009    gen/out_clk_reg_0
    SLICE_X2Y126         FDRE                                         r  gen/counter_reg[13]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y126         FDRE (Setup_fdre_C_R)       -0.524    14.731    gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.503     8.237    gen/out_clk
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.668    15.009    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[1]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.717    gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.503     8.237    gen/out_clk
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.668    15.009    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[2]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.717    gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.503     8.237    gen/out_clk
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.668    15.009    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.717    gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.766ns (26.174%)  route 2.161ns (73.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.841     6.669    gen/counter[10]
    SLICE_X3Y123         LUT4 (Prop_lut4_I2_O)        0.124     6.793 f  gen/counter[13]_i_3/O
                         net (fo=2, routed)           0.816     7.610    gen/counter[13]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  gen/counter[13]_i_1/O
                         net (fo=14, routed)          0.503     8.237    gen/out_clk
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.668    15.009    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[4]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X2Y123         FDRE (Setup_fdre_C_R)       -0.524    14.717    gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.836    gen/counter[11]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.946 r  gen/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.946    gen/p_1_in[11]
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[11]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.837    gen/counter[3]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.947 r  gen/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.947    gen/p_1_in[3]
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.134     1.681    gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.836    gen/counter[11]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.982 r  gen/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.982    gen/p_1_in[12]
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[12]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.837    gen/counter[3]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.983 r  gen/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.983    gen/p_1_in[4]
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[4]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.134     1.681    gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.174     1.885    gen/counter[1]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.000 r  gen/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     2.000    gen/p_1_in[1]
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[1]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.134     1.681    gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.175     1.885    gen/counter[5]
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.000 r  gen/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.000    gen/p_1_in[5]
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[5]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.663     1.547    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.186     1.896    gen/counter[2]
    SLICE_X2Y123         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.007 r  gen/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     2.007    gen/p_1_in[2]
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.935     2.063    gen/out_clk_reg_0
    SLICE_X2Y123         FDRE                                         r  gen/counter_reg[2]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.134     1.681    gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.186     1.895    gen/counter[6]
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.006 r  gen/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.006    gen/p_1_in[6]
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[6]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 gen/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[9]/Q
                         net (fo=2, routed)           0.183     1.892    gen/counter[9]
    SLICE_X2Y125         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.007 r  gen/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.007    gen/p_1_in[9]
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y125         FDRE                                         r  gen/counter_reg[9]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.274ns (58.845%)  route 0.192ns (41.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.192     1.901    gen/counter[7]
    SLICE_X2Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.011 r  gen/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.011    gen/p_1_in[7]
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.934     2.062    gen/out_clk_reg_0
    SLICE_X2Y124         FDRE                                         r  gen/counter_reg[7]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X2Y124         FDRE (Hold_fdre_C_D)         0.134     1.680    gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125   gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125   gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125   gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y126   gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   gen/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   gen/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   gen/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   gen/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y126   gen/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y126   gen/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y125   gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y126   gen/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y126   gen/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 3.960ns (37.906%)  route 6.486ns (62.094%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  r/data_reg[11]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[11]/Q
                         net (fo=1, routed)           6.486     6.942    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.446 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.446    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 3.981ns (39.974%)  route 5.979ns (60.026%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE                         0.000     0.000 r  r/data_reg[10]/C
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[10]/Q
                         net (fo=1, routed)           5.979     6.435    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     9.960 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.960    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 3.965ns (40.166%)  route 5.906ns (59.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE                         0.000     0.000 r  r/data_reg[4]/C
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[4]/Q
                         net (fo=1, routed)           5.906     6.362    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.871 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.871    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 3.964ns (41.852%)  route 5.508ns (58.148%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE                         0.000     0.000 r  r/data_reg[9]/C
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[9]/Q
                         net (fo=1, routed)           5.508     5.964    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     9.472 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.472    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 3.971ns (43.808%)  route 5.094ns (56.192%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE                         0.000     0.000 r  r/data_reg[14]/C
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[14]/Q
                         net (fo=1, routed)           5.094     5.550    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.065 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.065    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.882ns  (logic 4.036ns (45.441%)  route 4.846ns (54.559%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE                         0.000     0.000 r  r/data_reg[12]/C
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r/data_reg[12]/Q
                         net (fo=1, routed)           4.846     5.364    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.882 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.882    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.025ns (45.355%)  route 4.850ns (54.645%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE                         0.000     0.000 r  r/data_reg[13]/C
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  r/data_reg[13]/Q
                         net (fo=1, routed)           4.850     5.368    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.875 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.875    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 3.986ns (45.920%)  route 4.694ns (54.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  r/data_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[1]/Q
                         net (fo=1, routed)           4.694     5.150    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.680 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.680    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 3.960ns (46.873%)  route 4.488ns (53.127%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE                         0.000     0.000 r  r/data_reg[8]/C
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[8]/Q
                         net (fo=1, routed)           4.488     4.944    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.449 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.449    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 3.977ns (47.562%)  route 4.385ns (52.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE                         0.000     0.000 r  r/data_reg[15]/C
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  r/data_reg[15]/Q
                         net (fo=1, routed)           4.385     4.841    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.363 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.363    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE                         0.000     0.000 r  r/busy_reg/C
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/busy_reg/Q
                         net (fo=24, routed)          0.118     0.282    r/busy_reg_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I3_O)        0.045     0.327 r  r/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.327    r/counter[3]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  r/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  t/counter_reg[0]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/counter_reg[0]/Q
                         net (fo=9, routed)           0.154     0.295    t/counter_reg_n_0_[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.045     0.340 r  t/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    t/counter[1]_i_1__0_n_0
    SLICE_X0Y112         FDRE                                         r  t/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.190ns (55.166%)  route 0.154ns (44.834%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  t/counter_reg[0]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/counter_reg[0]/Q
                         net (fo=9, routed)           0.154     0.295    t/counter_reg_n_0_[0]
    SLICE_X0Y112         LUT5 (Prop_lut5_I4_O)        0.049     0.344 r  t/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    t/counter[2]_i_1__0_n_0
    SLICE_X0Y112         FDRE                                         r  t/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  r/counter_reg[3]/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/counter_reg[3]/Q
                         net (fo=31, routed)          0.163     0.304    r/counter_reg_n_0_[3]
    SLICE_X4Y122         LUT6 (Prop_lut6_I3_O)        0.045     0.349 r  r/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.349    r/counter[4]_i_2_n_0
    SLICE_X4Y122         FDRE                                         r  r/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.226ns (58.172%)  route 0.163ns (41.828%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  t/counter_reg[2]/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  t/counter_reg[2]/Q
                         net (fo=10, routed)          0.163     0.291    t/counter_reg_n_0_[2]
    SLICE_X0Y112         LUT6 (Prop_lut6_I4_O)        0.098     0.389 r  t/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.389    t/counter[3]_i_1__0_n_0
    SLICE_X0Y112         FDRE                                         r  t/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.226ns (57.624%)  route 0.166ns (42.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  t/counter_reg[2]/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  t/counter_reg[2]/Q
                         net (fo=10, routed)          0.166     0.294    t/counter_reg_n_0_[2]
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.098     0.392 r  t/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.392    t/counter[4]_i_2__0_n_0
    SLICE_X0Y112         FDRE                                         r  t/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.144%)  route 0.209ns (52.856%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  t/counter_reg[0]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  t/counter_reg[0]/Q
                         net (fo=9, routed)           0.153     0.294    t/counter_reg_n_0_[0]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.045     0.339 r  t/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.055     0.395    t/counter[0]_i_1__1_n_0
    SLICE_X1Y112         FDRE                                         r  t/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.861%)  route 0.211ns (53.139%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  r/counter_reg[1]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  r/counter_reg[1]/Q
                         net (fo=33, routed)          0.211     0.352    r/counter_reg_n_0_[1]
    SLICE_X3Y122         LUT6 (Prop_lut6_I2_O)        0.045     0.397 r  r/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    r/counter[2]_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  r/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.330%)  route 0.215ns (53.670%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE                         0.000     0.000 r  r/counter_reg[3]/C
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  r/counter_reg[3]/Q
                         net (fo=31, routed)          0.215     0.356    r/counter_reg_n_0_[3]
    SLICE_X2Y121         LUT6 (Prop_lut6_I2_O)        0.045     0.401 r  r/data[13]_i_2/O
                         net (fo=1, routed)           0.000     0.401    r/data[13]_i_2_n_0
    SLICE_X2Y121         FDRE                                         r  r/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            r/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE                         0.000     0.000 r  r/busy_reg/C
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  r/busy_reg/Q
                         net (fo=24, routed)          0.199     0.363    r/busy_reg_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I4_O)        0.045     0.408 r  r/busy_i_1/O
                         net (fo=1, routed)           0.000     0.408    r/busy_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  r/busy_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb_one
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.968ns (67.249%)  route 1.932ns (32.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.789     5.310    gen/out_clk_reg_0
    SLICE_X3Y124         FDRE                                         r  gen/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  gen/out_clk_reg/Q
                         net (fo=31, routed)          1.932     7.699    jb_one_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    11.210 r  jb_one_OBUF_inst/O
                         net (fo=0)                   0.000    11.210    jb_one
    A16                                                               r  jb_one (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jb_one
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.354ns (73.932%)  route 0.477ns (26.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.662     1.546    gen/out_clk_reg_0
    SLICE_X3Y124         FDRE                                         r  gen/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  gen/out_clk_reg/Q
                         net (fo=31, routed)          0.477     2.164    jb_one_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.377 r  jb_one_OBUF_inst/O
                         net (fo=0)                   0.000     3.377    jb_one
    A16                                                               r  jb_one (OUT)
  -------------------------------------------------------------------    -------------------





