/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [21:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_3z ? celloutsig_0_0z[0] : celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_6z;
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_3z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[158]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_3z[3]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | in_data[1]);
  assign celloutsig_0_22z = celloutsig_0_7z | celloutsig_0_6z;
  assign celloutsig_0_1z = { in_data[82:78], celloutsig_0_0z } >= { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } >= { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_4z[1], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z } > { celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_7z };
  assign celloutsig_1_6z = { in_data[111:100], celloutsig_1_0z } <= { in_data[105:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z[3:2], celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_0_15z = { in_data[31], celloutsig_0_0z } || in_data[65:60];
  assign celloutsig_0_0z = in_data[93:89] % { 1'h1, in_data[11:8] };
  assign celloutsig_1_18z = { celloutsig_1_11z[14], celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_17z[3:0] };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, in_data[0] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_0_5z = in_data[66:57] !== { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z } !== { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_11z = ~ in_data[185:170];
  assign celloutsig_1_17z = ~ in_data[153:149];
  assign celloutsig_0_23z = ~ { celloutsig_0_16z[1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_6z = & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[87] };
  assign celloutsig_0_11z = & celloutsig_0_4z[4:1];
  assign celloutsig_0_3z = | in_data[78:75];
  assign celloutsig_0_20z = | { celloutsig_0_13z[20:11], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_8z = in_data[82] & in_data[33];
  assign celloutsig_1_1z = in_data[117] & celloutsig_1_0z;
  assign celloutsig_1_0z = | in_data[127:124];
  assign celloutsig_1_7z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[166:146], in_data[127:124] };
  assign celloutsig_1_10z = ^ { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[85:82], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_13z = in_data[90:69];
  assign { celloutsig_1_3z[2], celloutsig_1_3z[3] } = ~ { celloutsig_1_2z, in_data[191] };
  assign celloutsig_1_3z[1:0] = { celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
