\hypertarget{group___s_d_i_o___wait___interrupt___state}{}\section{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}
\label{group___s_d_i_o___wait___interrupt___state}\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_d_i_o___wait___interrupt___state_ga266294e1ffd7a4b45e62bff753ca44b2}{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___s_d_i_o___wait___interrupt___state_ga3914bbe26a656c8e151272ccdc12c71c}{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T}~((uint32\+\_\+t)0x00000100)
\item 
\#define \hyperlink{group___s_d_i_o___wait___interrupt___state_ga2a4104023a7f8403ddd159ec3bbb8592}{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T}(W\+A\+I\+T)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___s_d_i_o___wait___interrupt___state_ga7ee5c289c8e06a76b849808d15b03810}{}\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}!I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T}}
\index{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T@{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\subsubsection[{I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+S\+D\+I\+O\+\_\+\+W\+A\+I\+T(
\begin{DoxyParamCaption}
\item[{}]{W\+A\+I\+T}
\end{DoxyParamCaption}
)}\label{group___s_d_i_o___wait___interrupt___state_ga7ee5c289c8e06a76b849808d15b03810}
{\bfseries Value\+:}
\begin{DoxyCode}
(((WAIT) == \hyperlink{group___s_d_i_o___wait___interrupt___state_ga266294e1ffd7a4b45e62bff753ca44b2}{SDIO\_Wait\_No}) || ((WAIT) == \hyperlink{group___s_d_i_o___wait___interrupt___state_ga3914bbe26a656c8e151272ccdc12c71c}{SDIO\_Wait\_IT}) || \(\backslash\)
                            ((WAIT) == \hyperlink{group___s_d_i_o___wait___interrupt___state_ga2a4104023a7f8403ddd159ec3bbb8592}{SDIO\_Wait\_Pend}))
\end{DoxyCode}
\hypertarget{group___s_d_i_o___wait___interrupt___state_ga3914bbe26a656c8e151272ccdc12c71c}{}\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T}}
\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\subsubsection[{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Wait\+\_\+\+I\+T~((uint32\+\_\+t)0x00000100)}\label{group___s_d_i_o___wait___interrupt___state_ga3914bbe26a656c8e151272ccdc12c71c}
S\+D\+I\+O Wait Interrupt Request \hypertarget{group___s_d_i_o___wait___interrupt___state_ga266294e1ffd7a4b45e62bff753ca44b2}{}\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No}}
\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\subsubsection[{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Wait\+\_\+\+No~((uint32\+\_\+t)0x00000000)}\label{group___s_d_i_o___wait___interrupt___state_ga266294e1ffd7a4b45e62bff753ca44b2}
S\+D\+I\+O No Wait, Time\+Out is enabled \hypertarget{group___s_d_i_o___wait___interrupt___state_ga2a4104023a7f8403ddd159ec3bbb8592}{}\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend}}
\index{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend}!S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State@{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\subsubsection[{S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+D\+I\+O\+\_\+\+Wait\+\_\+\+Pend~((uint32\+\_\+t)0x00000200)}\label{group___s_d_i_o___wait___interrupt___state_ga2a4104023a7f8403ddd159ec3bbb8592}
S\+D\+I\+O Wait End of transfer 