0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/sim_1/new/testbench.v,1617671990,verilog,,,,testbench,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/sources_1/new/memory_image.v,1617666223,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/sources_1/new/wrapper_memory.v,,memory_image,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/sources_1/new/wrapper_memory.v,1617672103,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_5/project_5.srcs/sim_1/new/testbench.v,,wrapper_memory,,,,,,,,
