<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › reset.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>reset.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/reset.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011,2012 NVIDIA Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/cpumask.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/irammap.h&gt;</span>

<span class="cp">#include &quot;reset.h&quot;</span>
<span class="cp">#include &quot;fuse.h&quot;</span>

<span class="cp">#define TEGRA_IRAM_RESET_BASE (TEGRA_IRAM_BASE + \</span>
<span class="cp">				TEGRA_IRAM_RESET_HANDLER_OFFSET)</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">is_enabled</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_cpu_reset_handler_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iram_base</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_IRAM_RESET_BASE</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">evp_cpu_reset</span> <span class="o">=</span>
		<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_EXCEPTION_VECTORS_BASE</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sb_ctrl</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_SB_BASE</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">is_enabled</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">tegra_cpu_reset_handler_size</span> <span class="o">&gt;</span> <span class="n">TEGRA_IRAM_RESET_HANDLER_SIZE</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">iram_base</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">__tegra_cpu_reset_handler_start</span><span class="p">,</span>
			<span class="n">tegra_cpu_reset_handler_size</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * NOTE: This must be the one and only write to the EVP CPU reset</span>
<span class="cm">	 *       vector in the entire system.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">TEGRA_IRAM_RESET_BASE</span> <span class="o">+</span> <span class="n">tegra_cpu_reset_handler_offset</span><span class="p">,</span>
			<span class="n">evp_cpu_reset</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">evp_cpu_reset</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Prevent further modifications to the physical reset vector.</span>
<span class="cm">	 *  NOTE: Has no effect on chips prior to Tegra30.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tegra_chip_id</span> <span class="o">!=</span> <span class="n">TEGRA20</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sb_ctrl</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">sb_ctrl</span><span class="p">);</span>
		<span class="n">wmb</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">is_enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_cpu_reset_handler_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="n">__tegra_cpu_reset_handler_data</span><span class="p">[</span><span class="n">TEGRA_RESET_MASK_PRESENT</span><span class="p">]</span> <span class="o">=</span>
		<span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">cpu_present_mask</span><span class="p">);</span>
	<span class="n">__tegra_cpu_reset_handler_data</span><span class="p">[</span><span class="n">TEGRA_RESET_STARTUP_SECONDARY</span><span class="p">]</span> <span class="o">=</span>
		<span class="n">virt_to_phys</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">tegra_secondary_startup</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">tegra_cpu_reset_handler_enable</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
