
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_top.sv Cov: 95% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module flash_ctrl_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_win_o  [2],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_win_i  [2],</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output flash_ctrl_reg_pkg::flash_ctrl_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  flash_ctrl_reg_pkg::flash_ctrl_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import flash_ctrl_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AW = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_error;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_socket_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_socket_d2h [3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_reg_h2d = tl_socket_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_socket_d2h[2] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_win_o[1] = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_socket_d2h[1] = tl_win_i[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .N          (3),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DReqDepth  ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DRspDepth  ({3{4'h0}})</pre>
<pre id="id74" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_steer = 2;       // Default set to register</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (tl_i.a_address[AW-1:0] >= 84 && tl_i.a_address[AW-1:0] < 88) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (tl_i.a_address[AW-1:0] >= 88 && tl_i.a_address[AW-1:0] < 92) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      reg_steer = 1;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegDw(DW)</pre>
<pre id="id100" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0] control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0] control_op_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_op_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_erase_sel_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_erase_sel_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_fifo_rst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_fifo_rst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [11:0] control_num_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [11:0] control_num_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic control_num_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] addr_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] addr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic addr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic region_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic region_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic region_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_rd_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_rd_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_prog_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_prog_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg0_base0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_base0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg0_size0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg0_size0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_rd_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_rd_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_prog_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_prog_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg1_base1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_base1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg1_size1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg1_size1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_rd_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_rd_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_prog_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_prog_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_erase_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_erase_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg2_base2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_base2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg2_size2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg2_size2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_rd_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_rd_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_prog_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_prog_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_erase_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_erase_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg3_base3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_base3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg3_size3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg3_size3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_rd_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_rd_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_prog_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_prog_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_erase_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_erase_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg4_base4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_base4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg4_size4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg4_size4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_rd_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_rd_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_prog_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_prog_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_erase_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_erase_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg5_base5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_base5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg5_size5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg5_size5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_rd_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_rd_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_prog_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_prog_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_erase_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_erase_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg6_base6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_base6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg6_size6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg6_size6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_rd_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_rd_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_prog_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_prog_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_erase_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_erase_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg7_base7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_base7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] mp_region_cfg7_size7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_region_cfg7_size7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_rd_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_rd_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_prog_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_prog_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_erase_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_erase_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic default_region_erase_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic bank_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic bank_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic bank_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic mp_bank_cfg_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic op_status_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_rd_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_rd_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_prog_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_prog_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_init_wip_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [8:0] status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_error_page_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_error_bank_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic status_error_bank_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] scratch_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] scratch_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic scratch_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [4:0] fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [4:0] fifo_lvl_prog_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic fifo_lvl_prog_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [4:0] fifo_lvl_rd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [4:0] fifo_lvl_rd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic fifo_lvl_rd_we;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register instances</pre>
<pre style="margin:0; padding:0 ">  // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id391" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.prog_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.prog_empty.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id417" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.prog_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.prog_lvl.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id443" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.rd_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.rd_full.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_rd_full_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id469" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.rd_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.rd_lvl.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id495" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_op_done_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.op_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.op_done.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.op_done.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_op_done_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id521" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_op_error_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.op_error.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.op_error.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.op_error.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_op_error_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id549" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id575" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id601" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_rd_full_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id627" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id653" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_op_done_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.op_done.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_op_done_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id679" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_op_error_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.op_error.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_op_error_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id705" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_prog_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.prog_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.prog_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id720" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_prog_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.prog_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.prog_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id735" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_rd_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.rd_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.rd_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id750" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_rd_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.rd_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.rd_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id765" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_op_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.op_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.op_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id780" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_op_error_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.op_error.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.op_error.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[control]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id799" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_control_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (control_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (control_start_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.control.start.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.control.start.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.control.start.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (control_start_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[op]: 5:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (2'h0)</pre>
<pre id="id825" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_control_op (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (control_op_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (control_op_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.control.op.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (control_op_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[erase_sel]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id851" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_control_erase_sel (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (control_erase_sel_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (control_erase_sel_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.control.erase_sel.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (control_erase_sel_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[fifo_rst]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id877" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_control_fifo_rst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (control_fifo_rst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (control_fifo_rst_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.control.fifo_rst.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (control_fifo_rst_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[num]: 27:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (12),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (12'h0)</pre>
<pre id="id903" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_control_num (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (control_num_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (control_num_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.control.num.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (control_num_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[addr]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id930" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_addr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (addr_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (addr_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.addr.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (addr_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[region_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id957" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_region_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (region_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (region_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (region_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg0]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id987" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_en0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_en0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en0]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1013" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_rd_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_rd_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_rd_en0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_rd_en0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1039" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_prog_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_prog_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_prog_en0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_prog_en0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en0]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1065" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_erase_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base0]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1091" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_base0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_base0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_base0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_base0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size0]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1117" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg0_size0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg0_size0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg0_size0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[0].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg0_size0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 1 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg1]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en1]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1146" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_en1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_en1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1172" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_rd_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_rd_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_rd_en1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_rd_en1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en1]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1198" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_prog_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_prog_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_prog_en1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_prog_en1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1224" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_erase_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base1]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1250" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_base1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_base1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_base1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_base1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size1]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1276" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg1_size1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg1_size1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg1_size1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[1].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg1_size1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 2 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg2]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en2]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1305" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_en2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_en2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en2]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1331" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_rd_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_rd_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_rd_en2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_rd_en2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1357" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_prog_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_prog_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_prog_en2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_prog_en2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en2]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1383" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_erase_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_erase_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_erase_en2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_erase_en2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base2]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1409" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_base2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_base2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_base2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_base2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size2]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1435" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg2_size2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg2_size2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg2_size2_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[2].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg2_size2_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 3 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg3]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en3]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1464" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_en3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_en3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en3]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1490" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_rd_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_rd_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_rd_en3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_rd_en3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en3]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1516" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_prog_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_prog_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_prog_en3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_prog_en3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1542" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_erase_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_erase_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_erase_en3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_erase_en3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base3]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1568" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_base3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_base3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_base3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_base3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size3]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1594" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg3_size3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg3_size3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg3_size3_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[3].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg3_size3_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 4 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg4]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en4]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1623" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_en4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_en4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en4]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1649" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_rd_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_rd_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_rd_en4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_rd_en4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en4]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1675" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_prog_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_prog_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_prog_en4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_prog_en4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en4]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1701" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_erase_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_erase_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_erase_en4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_erase_en4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base4]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1727" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_base4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_base4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_base4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_base4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size4]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1753" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg4_size4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg4_size4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg4_size4_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[4].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg4_size4_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 5 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg5]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en5]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1782" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_en5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_en5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en5]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1808" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_rd_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_rd_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_rd_en5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_rd_en5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en5]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1834" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_prog_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_prog_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_prog_en5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_prog_en5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en5]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1860" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_erase_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_erase_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_erase_en5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_erase_en5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base5]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1886" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_base5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_base5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_base5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_base5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size5]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id1912" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg5_size5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg5_size5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg5_size5_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[5].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg5_size5_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 6 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg6]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en6]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1941" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_en6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_en6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en6]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1967" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_rd_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_rd_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_rd_en6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_rd_en6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en6]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id1993" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_prog_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_prog_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_prog_en6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_prog_en6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en6]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2019" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_erase_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_erase_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_erase_en6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_erase_en6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base6]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id2045" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_base6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_base6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_base6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_base6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size6]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id2071" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg6_size6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg6_size6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg6_size6_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[6].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg6_size6_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 7 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_region_cfg7]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[en7]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2100" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_en7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_en7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[rd_en7]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2126" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_rd_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_rd_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_rd_en7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_rd_en7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[prog_en7]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2152" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_prog_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_prog_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_prog_en7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_prog_en7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en7]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2178" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_erase_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_erase_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_erase_en7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_erase_en7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[base7]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id2204" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_base7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_base7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_base7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].base.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_base7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[size7]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (9'h0)</pre>
<pre id="id2230" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_region_cfg7_size7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_region_cfg7_size7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_region_cfg7_size7_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_region_cfg[7].size.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_region_cfg7_size7_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[default_region]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2259" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_default_region_rd_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (default_region_rd_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (default_region_rd_en_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.default_region.rd_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (default_region_rd_en_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2285" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_default_region_prog_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (default_region_prog_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (default_region_prog_en_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.default_region.prog_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (default_region_prog_en_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[erase_en]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2311" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_default_region_erase_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (default_region_erase_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (default_region_erase_en_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.default_region.erase_en.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (default_region_erase_en_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[bank_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h1)</pre>
<pre id="id2338" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_bank_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (bank_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (bank_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (bank_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Subregister 0 of Multireg mp_bank_cfg</pre>
<pre style="margin:0; padding:0 ">  // R[mp_bank_cfg]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2368" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_bank_cfg_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_bank_cfg_erase_en0_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_bank_cfg_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_bank_cfg[0].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_bank_cfg_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // F[erase_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2394" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_mp_bank_cfg_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (mp_bank_cfg_erase_en1_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (mp_bank_cfg_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.mp_bank_cfg[1].q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (mp_bank_cfg_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[op_status]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2423" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_op_status_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (op_status_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (op_status_done_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.op_status.done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.op_status.done.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (op_status_done_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[err]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (1'h0)</pre>
<pre id="id2449" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_op_status_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (op_status_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (op_status_err_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.op_status.err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.op_status.err.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (op_status_err_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_full]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2475" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_rd_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.rd_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_rd_full_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2490" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_rd_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_rd_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.rd_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_rd_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2505" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_prog_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_prog_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.prog_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_prog_full_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog_empty]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2520" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_prog_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.prog_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[init_wip]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2535" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_init_wip (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_init_wip_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.init_wip.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_init_wip_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[error_page]: 16:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (9)</pre>
<pre id="id2550" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_error_page (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_error_page_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.error_page.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_error_page_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[error_bank]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (1)</pre>
<pre id="id2565" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_status_error_bank (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (status_error_bank_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.status.error_bank.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (status_error_bank_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[scratch]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id2583" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_scratch (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (scratch_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (scratch_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.scratch.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (scratch_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[fifo_lvl]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[prog]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (5'hf)</pre>
<pre id="id2611" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_fifo_lvl_prog (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (fifo_lvl_prog_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (fifo_lvl_prog_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.fifo_lvl.prog.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (fifo_lvl_prog_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[rd]: 12:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (5'hf)</pre>
<pre id="id2637" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_fifo_lvl_rd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (fifo_lvl_rd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (fifo_lvl_rd_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.fifo_lvl.rd.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (fifo_lvl_rd_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [20:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 0] = (reg_addr == FLASH_CTRL_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 1] = (reg_addr == FLASH_CTRL_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 2] = (reg_addr == FLASH_CTRL_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 3] = (reg_addr == FLASH_CTRL_CONTROL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 4] = (reg_addr == FLASH_CTRL_ADDR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 5] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 6] = (reg_addr == FLASH_CTRL_MP_REGION_CFG0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 7] = (reg_addr == FLASH_CTRL_MP_REGION_CFG1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 8] = (reg_addr == FLASH_CTRL_MP_REGION_CFG2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 9] = (reg_addr == FLASH_CTRL_MP_REGION_CFG3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[10] = (reg_addr == FLASH_CTRL_MP_REGION_CFG4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[11] = (reg_addr == FLASH_CTRL_MP_REGION_CFG5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[12] = (reg_addr == FLASH_CTRL_MP_REGION_CFG6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[13] = (reg_addr == FLASH_CTRL_MP_REGION_CFG7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[14] = (reg_addr == FLASH_CTRL_DEFAULT_REGION_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[15] = (reg_addr == FLASH_CTRL_BANK_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[16] = (reg_addr == FLASH_CTRL_MP_BANK_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[17] = (reg_addr == FLASH_CTRL_OP_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[18] = (reg_addr == FLASH_CTRL_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[19] = (reg_addr == FLASH_CTRL_SCRATCH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[20] = (reg_addr == FLASH_CTRL_FIFO_LVL_OFFSET);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 0] && reg_we && (FLASH_CTRL_PERMIT[ 0] != (FLASH_CTRL_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 1] && reg_we && (FLASH_CTRL_PERMIT[ 1] != (FLASH_CTRL_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 2] && reg_we && (FLASH_CTRL_PERMIT[ 2] != (FLASH_CTRL_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 3] && reg_we && (FLASH_CTRL_PERMIT[ 3] != (FLASH_CTRL_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 4] && reg_we && (FLASH_CTRL_PERMIT[ 4] != (FLASH_CTRL_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 5] && reg_we && (FLASH_CTRL_PERMIT[ 5] != (FLASH_CTRL_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 6] && reg_we && (FLASH_CTRL_PERMIT[ 6] != (FLASH_CTRL_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 7] && reg_we && (FLASH_CTRL_PERMIT[ 7] != (FLASH_CTRL_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 8] && reg_we && (FLASH_CTRL_PERMIT[ 8] != (FLASH_CTRL_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 9] && reg_we && (FLASH_CTRL_PERMIT[ 9] != (FLASH_CTRL_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[10] && reg_we && (FLASH_CTRL_PERMIT[10] != (FLASH_CTRL_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[11] && reg_we && (FLASH_CTRL_PERMIT[11] != (FLASH_CTRL_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[12] && reg_we && (FLASH_CTRL_PERMIT[12] != (FLASH_CTRL_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[13] && reg_we && (FLASH_CTRL_PERMIT[13] != (FLASH_CTRL_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[14] && reg_we && (FLASH_CTRL_PERMIT[14] != (FLASH_CTRL_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[15] && reg_we && (FLASH_CTRL_PERMIT[15] != (FLASH_CTRL_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[16] && reg_we && (FLASH_CTRL_PERMIT[16] != (FLASH_CTRL_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[17] && reg_we && (FLASH_CTRL_PERMIT[17] != (FLASH_CTRL_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[18] && reg_we && (FLASH_CTRL_PERMIT[18] != (FLASH_CTRL_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[19] && reg_we && (FLASH_CTRL_PERMIT[19] != (FLASH_CTRL_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[20] && reg_we && (FLASH_CTRL_PERMIT[20] != (FLASH_CTRL_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_prog_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_prog_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_rd_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_rd_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_op_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_op_error_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_prog_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_prog_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_rd_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_rd_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_op_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_op_error_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_prog_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_prog_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_rd_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_rd_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_op_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_op_error_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_start_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_op_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_op_wd = reg_wdata[5:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_erase_sel_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_erase_sel_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_fifo_rst_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_fifo_rst_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_num_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign control_num_wd = reg_wdata[27:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addr_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addr_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign region_cfg_regwen_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign region_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_rd_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_rd_en0_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_prog_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_prog_en0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_erase_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_erase_en0_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_base0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_base0_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_size0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg0_size0_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_en1_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_rd_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_rd_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_prog_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_prog_en1_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_erase_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_erase_en1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_base1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_base1_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_size1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg1_size1_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_en2_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_rd_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_rd_en2_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_prog_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_prog_en2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_erase_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_erase_en2_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_base2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_base2_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_size2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg2_size2_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_en3_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_rd_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_rd_en3_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_prog_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_prog_en3_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_erase_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_erase_en3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_base3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_base3_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_size3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg3_size3_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_en4_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_rd_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_rd_en4_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_prog_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_prog_en4_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_erase_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_erase_en4_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_base4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_base4_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_size4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg4_size4_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_en5_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_rd_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_rd_en5_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_prog_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_prog_en5_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_erase_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_erase_en5_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_base5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_base5_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_size5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg5_size5_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_en6_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_rd_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_rd_en6_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_prog_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_prog_en6_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_erase_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_erase_en6_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_base6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_base6_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_size6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg6_size6_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_en7_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_rd_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_rd_en7_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_prog_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_prog_en7_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_erase_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_erase_en7_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_base7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_base7_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_size7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_region_cfg7_size7_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_rd_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_rd_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_prog_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_prog_en_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_erase_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign default_region_erase_en_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign bank_cfg_regwen_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign bank_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_bank_cfg_erase_en0_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_bank_cfg_erase_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_bank_cfg_erase_en1_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mp_bank_cfg_erase_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign op_status_done_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign op_status_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign op_status_err_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign op_status_err_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_rd_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_rd_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_prog_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_prog_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_init_wip_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_error_page_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign status_error_bank_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign scratch_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign scratch_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign fifo_lvl_prog_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign fifo_lvl_prog_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign fifo_lvl_rd_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign fifo_lvl_rd_wd = reg_wdata[12:8];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4] = intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[5] = intr_state_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4] = intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[5] = intr_enable_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[5] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[5:4] = control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[6] = control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[7] = control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[27:16] = control_num_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = addr_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = region_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg0_size0_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg1_size1_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg2_size2_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg3_size3_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg4_size4_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg5_size5_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg6_size6_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:4] = mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[24:16] = mp_region_cfg7_size7_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = default_region_erase_en_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = bank_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = mp_bank_cfg_erase_en1_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = op_status_err_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[0] = status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[1] = status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[2] = status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[3] = status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4] = status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[16:8] = status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[17] = status_error_bank_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = scratch_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[4:0] = fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[12:8] = fifo_lvl_rd_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">  // property by mistake</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
