Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  9 01:09:25 2023
| Host         : LAPTOP-VMLVOQLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file device_timing_summary_routed.rpt -pb device_timing_summary_routed.pb -rpx device_timing_summary_routed.rpx -warn_on_violation
| Design       : device
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (24940)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (24940)
----------------------------------
 There are 24940 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.225        0.000                      0                49881        0.012        0.000                      0                49881        3.000        0.000                       0                 24946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  CLKLOGIC_clk_wiz_0    {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  CLKLOGIC_clk_wiz_0_1  {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  CLKLOGIC_clk_wiz_0          0.225        0.000                      0                49881        0.164        0.000                      0                49881       16.167        0.000                       0                 24942  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  CLKLOGIC_clk_wiz_0_1        0.232        0.000                      0                49881        0.164        0.000                      0                49881       16.167        0.000                       0                 24942  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKLOGIC_clk_wiz_0_1  CLKLOGIC_clk_wiz_0          0.225        0.000                      0                49881        0.012        0.000                      0                49881  
CLKLOGIC_clk_wiz_0    CLKLOGIC_clk_wiz_0_1        0.225        0.000                      0                49881        0.012        0.000                      0                49881  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                CLKLOGIC_clk_wiz_0                          
(none)                CLKLOGIC_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      CLKLOGIC_clk_wiz_0    
(none)                                      CLKLOGIC_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[624][2]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][0]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][1]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.394ns  (logic 0.419ns (1.293%)  route 31.975ns (98.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.975    31.450    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[627][6]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[628][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.390ns  (logic 0.419ns (1.294%)  route 31.971ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.971    31.446    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X57Y88         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[628][2]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[623][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[623][4]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[624][6]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[626][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[626][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.231ns  (logic 0.419ns (1.300%)  route 31.812ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.812    31.287    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][2]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.287    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[933][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[933][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.641    -0.523    mem_in_A/CLKLOGIC
    SLICE_X51Y196        FDRE                                         r  mem_in_A/data_out_reg[933][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mem_in_A/data_out_reg[933][1]/Q
                         net (fo=7, routed)           0.111    -0.270    mem_in_B/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  mem_in_B/data_out[933][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    mem_out/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.915    -0.758    mem_out/CLKLOGIC
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X50Y196        FDRE (Hold_fdre_C_D)         0.120    -0.390    mem_out/data_out_reg[933][1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[692][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[692][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.772%)  route 0.336ns (59.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X86Y100        FDRE                                         r  mem_in_A/data_out_reg[692][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[692][7]/Q
                         net (fo=6, routed)           0.196    -0.226    mem_in_A/data_out_reg[692][7]_0[7]
    SLICE_X88Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  mem_in_A/data_out[692][7]_i_2__0/O
                         net (fo=1, routed)           0.140    -0.041    mem_in_A/data_out[692][7]_i_2__0_n_0
    SLICE_X88Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  mem_in_A/data_out[692][7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.004    mem_out/data_out_reg[692][7]_1[7]
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.880    -0.793    mem_out/CLKLOGIC
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/C
                         clock pessimism              0.509    -0.284    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.164    mem_out/data_out_reg[692][7]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[612][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[612][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.570    -0.594    mem_in_A/CLKLOGIC
    SLICE_X31Y92         FDRE                                         r  mem_in_A/data_out_reg[612][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mem_in_A/data_out_reg[612][0]/Q
                         net (fo=7, routed)           0.124    -0.330    mem_in_B/distance_reg[7]_i_5010_0[0]
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  mem_in_B/data_out[612][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    mem_out/data_out_reg[612][7]_1[0]
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.841    -0.832    mem_out/CLKLOGIC
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.461    mem_out/data_out_reg[612][0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[123][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[123][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.257ns (54.490%)  route 0.215ns (45.510%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.645    -0.519    mem_in_B/CLKLOGIC
    SLICE_X40Y150        FDRE                                         r  mem_in_B/data_out_reg[123][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mem_in_B/data_out_reg[123][1]/Q
                         net (fo=6, routed)           0.215    -0.163    mem_in_B/memB[123][1]
    SLICE_X41Y149        LUT5 (Prop_lut5_I4_O)        0.045    -0.118 r  mem_in_B/data_out[123][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    mem_in_B/data_out[123][1]_i_2_n_0
    SLICE_X41Y149        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.047 r  mem_in_B/data_out_reg[123][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    mem_out/data_out_reg[123][7]_1[1]
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.835    -0.838    mem_out/CLKLOGIC
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.105    -0.229    mem_out/data_out_reg[123][1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[734][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[734][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.657%)  route 0.080ns (24.343%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.561    -0.603    mem_in_A/CLKLOGIC
    SLICE_X67Y68         FDRE                                         r  mem_in_A/data_out_reg[734][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mem_in_A/data_out_reg[734][5]/Q
                         net (fo=7, routed)           0.080    -0.382    mem_in_A/data_out_reg[734][7]_0[5]
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  mem_in_A/data_out[734][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.337    mem_in_B/data_out_reg[734][5]_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.273 r  mem_in_B/data_out_reg[734][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    mem_out/data_out_reg[734][7]_1[5]
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.831    -0.842    mem_out/CLKLOGIC
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.134    -0.456    mem_out/data_out_reg[734][5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[491][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[491][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.263%)  route 0.091ns (26.737%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_B/CLKLOGIC
    SLICE_X3Y61          FDRE                                         r  mem_in_B/data_out_reg[491][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_B/data_out_reg[491][4]/Q
                         net (fo=6, routed)           0.091    -0.331    mem_in_B/memB[491][4]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  mem_in_B/data_out[491][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.286    mem_in_B/data_out[491][4]_i_2_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.224 r  mem_in_B/data_out_reg[491][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    mem_out/data_out_reg[491][7]_1[4]
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.875    -0.798    mem_out/CLKLOGIC
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134    -0.415    mem_out/data_out_reg[491][4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[640][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[640][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.559    -0.605    mem_in_A/CLKLOGIC
    SLICE_X32Y73         FDRE                                         r  mem_in_A/data_out_reg[640][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mem_in_A/data_out_reg[640][0]/Q
                         net (fo=7, routed)           0.110    -0.354    mem_in_B/distance_reg[7]_i_1941_0[0]
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  mem_in_B/data_out[640][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    mem_out/data_out_reg[640][7]_1[0]
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.827    -0.846    mem_out/CLKLOGIC
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.091    -0.501    mem_out/data_out_reg[640][0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[996][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[996][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.646    -0.518    mem_in_A/CLKLOGIC
    SLICE_X20Y185        FDRE                                         r  mem_in_A/data_out_reg[996][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mem_in_A/data_out_reg[996][0]/Q
                         net (fo=7, routed)           0.110    -0.267    mem_in_B/distance_reg[7]_i_11993_0[0]
    SLICE_X21Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  mem_in_B/data_out[996][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mem_out/data_out_reg[996][7]_1[0]
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.921    -0.752    mem_out/CLKLOGIC
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/C
                         clock pessimism              0.247    -0.505    
    SLICE_X21Y185        FDRE (Hold_fdre_C_D)         0.091    -0.414    mem_out/data_out_reg[996][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_in_B/data_out_reg[256][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.665    -0.499    uart_logic/uart_rx_blk/CLKLOGIC
    SLICE_X5Y34          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/Q
                         net (fo=129, routed)         0.131    -0.226    mem_in_B/data_out_reg[270][1]_1[1]
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.939    -0.734    mem_in_B/CLKLOGIC
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.066    -0.420    mem_in_B/data_out_reg[256][1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[635][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[635][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.110%)  route 0.118ns (38.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.567    -0.597    mem_in_A/CLKLOGIC
    SLICE_X65Y90         FDRE                                         r  mem_in_A/data_out_reg[635][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mem_in_A/data_out_reg[635][6]/Q
                         net (fo=7, routed)           0.118    -0.338    mem_in_B/distance_reg[7]_i_14277_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  mem_in_B/data_out[635][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    mem_out/data_out_reg[635][7]_1[6]
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.839    -0.834    mem_out/CLKLOGIC
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.092    -0.489    mem_out/data_out_reg[635][6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKLOGIC_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X54Y113    state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y44     state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X52Y102    state_reg[1]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X81Y130    state_reg[1]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X53Y75     state_reg[1]_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X80Y51     state_reg[1]_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X50Y60     state_reg[1]_replica_12/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X70Y134    state_reg[1]_replica_13/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.146    32.149    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.808    mem_out/data_out_reg[624][2]
  -------------------------------------------------------------------
                         required time                         31.808    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.146    32.149    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.808    mem_out/data_out_reg[627][0]
  -------------------------------------------------------------------
                         required time                         31.808    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.146    32.149    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.808    mem_out/data_out_reg[627][1]
  -------------------------------------------------------------------
                         required time                         31.808    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.394ns  (logic 0.419ns (1.293%)  route 31.975ns (98.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.975    31.450    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.146    32.150    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.377    31.773    mem_out/data_out_reg[627][6]
  -------------------------------------------------------------------
                         required time                         31.773    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[628][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.390ns  (logic 0.419ns (1.294%)  route 31.971ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.971    31.446    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.146    32.150    
    SLICE_X57Y88         FDRE (Setup_fdre_C_CE)      -0.377    31.773    mem_out/data_out_reg[628][2]
  -------------------------------------------------------------------
                         required time                         31.773    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[623][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.146    32.155    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.814    mem_out/data_out_reg[623][4]
  -------------------------------------------------------------------
                         required time                         31.814    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.146    32.155    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.814    mem_out/data_out_reg[624][6]
  -------------------------------------------------------------------
                         required time                         31.814    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.146    32.148    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.771    mem_out/data_out_reg[625][0]
  -------------------------------------------------------------------
                         required time                         31.771    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[626][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.146    32.148    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.771    mem_out/data_out_reg[626][0]
  -------------------------------------------------------------------
                         required time                         31.771    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.231ns  (logic 0.419ns (1.300%)  route 31.812ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.812    31.287    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.146    32.148    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.771    mem_out/data_out_reg[625][2]
  -------------------------------------------------------------------
                         required time                         31.771    
                         arrival time                         -31.287    
  -------------------------------------------------------------------
                         slack                                  0.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[933][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[933][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.641    -0.523    mem_in_A/CLKLOGIC
    SLICE_X51Y196        FDRE                                         r  mem_in_A/data_out_reg[933][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mem_in_A/data_out_reg[933][1]/Q
                         net (fo=7, routed)           0.111    -0.270    mem_in_B/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  mem_in_B/data_out[933][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    mem_out/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.915    -0.758    mem_out/CLKLOGIC
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X50Y196        FDRE (Hold_fdre_C_D)         0.120    -0.390    mem_out/data_out_reg[933][1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[692][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[692][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.772%)  route 0.336ns (59.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X86Y100        FDRE                                         r  mem_in_A/data_out_reg[692][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[692][7]/Q
                         net (fo=6, routed)           0.196    -0.226    mem_in_A/data_out_reg[692][7]_0[7]
    SLICE_X88Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  mem_in_A/data_out[692][7]_i_2__0/O
                         net (fo=1, routed)           0.140    -0.041    mem_in_A/data_out[692][7]_i_2__0_n_0
    SLICE_X88Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  mem_in_A/data_out[692][7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.004    mem_out/data_out_reg[692][7]_1[7]
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.880    -0.793    mem_out/CLKLOGIC
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/C
                         clock pessimism              0.509    -0.284    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.164    mem_out/data_out_reg[692][7]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[612][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[612][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.570    -0.594    mem_in_A/CLKLOGIC
    SLICE_X31Y92         FDRE                                         r  mem_in_A/data_out_reg[612][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mem_in_A/data_out_reg[612][0]/Q
                         net (fo=7, routed)           0.124    -0.330    mem_in_B/distance_reg[7]_i_5010_0[0]
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  mem_in_B/data_out[612][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    mem_out/data_out_reg[612][7]_1[0]
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.841    -0.832    mem_out/CLKLOGIC
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.461    mem_out/data_out_reg[612][0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[123][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[123][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.257ns (54.490%)  route 0.215ns (45.510%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.645    -0.519    mem_in_B/CLKLOGIC
    SLICE_X40Y150        FDRE                                         r  mem_in_B/data_out_reg[123][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mem_in_B/data_out_reg[123][1]/Q
                         net (fo=6, routed)           0.215    -0.163    mem_in_B/memB[123][1]
    SLICE_X41Y149        LUT5 (Prop_lut5_I4_O)        0.045    -0.118 r  mem_in_B/data_out[123][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    mem_in_B/data_out[123][1]_i_2_n_0
    SLICE_X41Y149        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.047 r  mem_in_B/data_out_reg[123][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    mem_out/data_out_reg[123][7]_1[1]
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.835    -0.838    mem_out/CLKLOGIC
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.105    -0.229    mem_out/data_out_reg[123][1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[734][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[734][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.657%)  route 0.080ns (24.343%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.561    -0.603    mem_in_A/CLKLOGIC
    SLICE_X67Y68         FDRE                                         r  mem_in_A/data_out_reg[734][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mem_in_A/data_out_reg[734][5]/Q
                         net (fo=7, routed)           0.080    -0.382    mem_in_A/data_out_reg[734][7]_0[5]
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  mem_in_A/data_out[734][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.337    mem_in_B/data_out_reg[734][5]_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.273 r  mem_in_B/data_out_reg[734][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    mem_out/data_out_reg[734][7]_1[5]
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.831    -0.842    mem_out/CLKLOGIC
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.134    -0.456    mem_out/data_out_reg[734][5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[491][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[491][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.263%)  route 0.091ns (26.737%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_B/CLKLOGIC
    SLICE_X3Y61          FDRE                                         r  mem_in_B/data_out_reg[491][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_B/data_out_reg[491][4]/Q
                         net (fo=6, routed)           0.091    -0.331    mem_in_B/memB[491][4]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  mem_in_B/data_out[491][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.286    mem_in_B/data_out[491][4]_i_2_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.224 r  mem_in_B/data_out_reg[491][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    mem_out/data_out_reg[491][7]_1[4]
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.875    -0.798    mem_out/CLKLOGIC
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/C
                         clock pessimism              0.249    -0.549    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134    -0.415    mem_out/data_out_reg[491][4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[640][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[640][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.559    -0.605    mem_in_A/CLKLOGIC
    SLICE_X32Y73         FDRE                                         r  mem_in_A/data_out_reg[640][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mem_in_A/data_out_reg[640][0]/Q
                         net (fo=7, routed)           0.110    -0.354    mem_in_B/distance_reg[7]_i_1941_0[0]
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  mem_in_B/data_out[640][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    mem_out/data_out_reg[640][7]_1[0]
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.827    -0.846    mem_out/CLKLOGIC
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.091    -0.501    mem_out/data_out_reg[640][0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[996][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[996][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.646    -0.518    mem_in_A/CLKLOGIC
    SLICE_X20Y185        FDRE                                         r  mem_in_A/data_out_reg[996][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mem_in_A/data_out_reg[996][0]/Q
                         net (fo=7, routed)           0.110    -0.267    mem_in_B/distance_reg[7]_i_11993_0[0]
    SLICE_X21Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  mem_in_B/data_out[996][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mem_out/data_out_reg[996][7]_1[0]
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.921    -0.752    mem_out/CLKLOGIC
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/C
                         clock pessimism              0.247    -0.505    
    SLICE_X21Y185        FDRE (Hold_fdre_C_D)         0.091    -0.414    mem_out/data_out_reg[996][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_in_B/data_out_reg[256][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.665    -0.499    uart_logic/uart_rx_blk/CLKLOGIC
    SLICE_X5Y34          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/Q
                         net (fo=129, routed)         0.131    -0.226    mem_in_B/data_out_reg[270][1]_1[1]
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.939    -0.734    mem_in_B/CLKLOGIC
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.066    -0.420    mem_in_B/data_out_reg[256][1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[635][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[635][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.110%)  route 0.118ns (38.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.567    -0.597    mem_in_A/CLKLOGIC
    SLICE_X65Y90         FDRE                                         r  mem_in_A/data_out_reg[635][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mem_in_A/data_out_reg[635][6]/Q
                         net (fo=7, routed)           0.118    -0.338    mem_in_B/distance_reg[7]_i_14277_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  mem_in_B/data_out[635][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    mem_out/data_out_reg[635][7]_1[6]
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.839    -0.834    mem_out/CLKLOGIC
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.092    -0.489    mem_out/data_out_reg[635][6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKLOGIC_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X54Y113    state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y44     state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X52Y102    state_reg[1]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X81Y130    state_reg[1]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X53Y75     state_reg[1]_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X80Y51     state_reg[1]_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X50Y60     state_reg[1]_replica_12/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X70Y134    state_reg[1]_replica_13/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X54Y113    state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y44     state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X52Y102    state_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X81Y130    state_reg[1]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X53Y75     state_reg[1]_replica_10/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  CLKLOGIC_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[624][2]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][0]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][1]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.394ns  (logic 0.419ns (1.293%)  route 31.975ns (98.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.975    31.450    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[627][6]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[628][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.390ns  (logic 0.419ns (1.294%)  route 31.971ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.971    31.446    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X57Y88         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[628][2]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[623][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[623][4]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[624][6]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[626][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[626][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0 rise@33.333ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.231ns  (logic 0.419ns (1.300%)  route 31.812ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.812    31.287    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][2]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.287    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[933][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[933][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.641    -0.523    mem_in_A/CLKLOGIC
    SLICE_X51Y196        FDRE                                         r  mem_in_A/data_out_reg[933][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mem_in_A/data_out_reg[933][1]/Q
                         net (fo=7, routed)           0.111    -0.270    mem_in_B/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  mem_in_B/data_out[933][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    mem_out/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.915    -0.758    mem_out/CLKLOGIC
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.152    -0.357    
    SLICE_X50Y196        FDRE (Hold_fdre_C_D)         0.120    -0.237    mem_out/data_out_reg[933][1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[692][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[692][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.772%)  route 0.336ns (59.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X86Y100        FDRE                                         r  mem_in_A/data_out_reg[692][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[692][7]/Q
                         net (fo=6, routed)           0.196    -0.226    mem_in_A/data_out_reg[692][7]_0[7]
    SLICE_X88Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  mem_in_A/data_out[692][7]_i_2__0/O
                         net (fo=1, routed)           0.140    -0.041    mem_in_A/data_out[692][7]_i_2__0_n_0
    SLICE_X88Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  mem_in_A/data_out[692][7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.004    mem_out/data_out_reg[692][7]_1[7]
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.880    -0.793    mem_out/CLKLOGIC
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/C
                         clock pessimism              0.509    -0.284    
                         clock uncertainty            0.152    -0.132    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.012    mem_out/data_out_reg[692][7]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[612][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[612][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.570    -0.594    mem_in_A/CLKLOGIC
    SLICE_X31Y92         FDRE                                         r  mem_in_A/data_out_reg[612][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mem_in_A/data_out_reg[612][0]/Q
                         net (fo=7, routed)           0.124    -0.330    mem_in_B/distance_reg[7]_i_5010_0[0]
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  mem_in_B/data_out[612][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    mem_out/data_out_reg[612][7]_1[0]
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.841    -0.832    mem_out/CLKLOGIC
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.152    -0.429    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.309    mem_out/data_out_reg[612][0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[123][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[123][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.257ns (54.490%)  route 0.215ns (45.510%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.645    -0.519    mem_in_B/CLKLOGIC
    SLICE_X40Y150        FDRE                                         r  mem_in_B/data_out_reg[123][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mem_in_B/data_out_reg[123][1]/Q
                         net (fo=6, routed)           0.215    -0.163    mem_in_B/memB[123][1]
    SLICE_X41Y149        LUT5 (Prop_lut5_I4_O)        0.045    -0.118 r  mem_in_B/data_out[123][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    mem_in_B/data_out[123][1]_i_2_n_0
    SLICE_X41Y149        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.047 r  mem_in_B/data_out_reg[123][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    mem_out/data_out_reg[123][7]_1[1]
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.835    -0.838    mem_out/CLKLOGIC
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.152    -0.182    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.105    -0.077    mem_out/data_out_reg[123][1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[734][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[734][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.657%)  route 0.080ns (24.343%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.561    -0.603    mem_in_A/CLKLOGIC
    SLICE_X67Y68         FDRE                                         r  mem_in_A/data_out_reg[734][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mem_in_A/data_out_reg[734][5]/Q
                         net (fo=7, routed)           0.080    -0.382    mem_in_A/data_out_reg[734][7]_0[5]
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  mem_in_A/data_out[734][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.337    mem_in_B/data_out_reg[734][5]_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.273 r  mem_in_B/data_out_reg[734][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    mem_out/data_out_reg[734][7]_1[5]
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.831    -0.842    mem_out/CLKLOGIC
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.152    -0.438    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.134    -0.304    mem_out/data_out_reg[734][5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[491][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[491][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.263%)  route 0.091ns (26.737%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_B/CLKLOGIC
    SLICE_X3Y61          FDRE                                         r  mem_in_B/data_out_reg[491][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_B/data_out_reg[491][4]/Q
                         net (fo=6, routed)           0.091    -0.331    mem_in_B/memB[491][4]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  mem_in_B/data_out[491][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.286    mem_in_B/data_out[491][4]_i_2_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.224 r  mem_in_B/data_out_reg[491][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    mem_out/data_out_reg[491][7]_1[4]
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.875    -0.798    mem_out/CLKLOGIC
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.152    -0.397    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134    -0.263    mem_out/data_out_reg[491][4]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[640][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[640][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.559    -0.605    mem_in_A/CLKLOGIC
    SLICE_X32Y73         FDRE                                         r  mem_in_A/data_out_reg[640][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mem_in_A/data_out_reg[640][0]/Q
                         net (fo=7, routed)           0.110    -0.354    mem_in_B/distance_reg[7]_i_1941_0[0]
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  mem_in_B/data_out[640][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    mem_out/data_out_reg[640][7]_1[0]
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.827    -0.846    mem_out/CLKLOGIC
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.152    -0.440    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.091    -0.349    mem_out/data_out_reg[640][0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[996][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[996][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.646    -0.518    mem_in_A/CLKLOGIC
    SLICE_X20Y185        FDRE                                         r  mem_in_A/data_out_reg[996][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mem_in_A/data_out_reg[996][0]/Q
                         net (fo=7, routed)           0.110    -0.267    mem_in_B/distance_reg[7]_i_11993_0[0]
    SLICE_X21Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  mem_in_B/data_out[996][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mem_out/data_out_reg[996][7]_1[0]
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.921    -0.752    mem_out/CLKLOGIC
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/C
                         clock pessimism              0.247    -0.505    
                         clock uncertainty            0.152    -0.352    
    SLICE_X21Y185        FDRE (Hold_fdre_C_D)         0.091    -0.261    mem_out/data_out_reg[996][0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_in_B/data_out_reg[256][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.665    -0.499    uart_logic/uart_rx_blk/CLKLOGIC
    SLICE_X5Y34          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/Q
                         net (fo=129, routed)         0.131    -0.226    mem_in_B/data_out_reg[270][1]_1[1]
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.939    -0.734    mem_in_B/CLKLOGIC
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.152    -0.333    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.066    -0.267    mem_in_B/data_out_reg[256][1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[635][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[635][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0 rise@0.000ns - CLKLOGIC_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.110%)  route 0.118ns (38.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.567    -0.597    mem_in_A/CLKLOGIC
    SLICE_X65Y90         FDRE                                         r  mem_in_A/data_out_reg[635][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mem_in_A/data_out_reg[635][6]/Q
                         net (fo=7, routed)           0.118    -0.338    mem_in_B/distance_reg[7]_i_14277_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  mem_in_B/data_out[635][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    mem_out/data_out_reg[635][7]_1[6]
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.839    -0.834    mem_out/CLKLOGIC
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.152    -0.429    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.092    -0.337    mem_out/data_out_reg[635][6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  CLKLOGIC_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[624][2]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[624][2]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][0]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][0]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 0.419ns (1.288%)  route 32.101ns (98.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 31.814 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       32.101    31.576    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.501    31.814    mem_out/CLKLOGIC
    SLICE_X56Y87         FDRE                                         r  mem_out/data_out_reg[627][1]/C
                         clock pessimism              0.480    32.295    
                         clock uncertainty           -0.152    32.142    
    SLICE_X56Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.801    mem_out/data_out_reg[627][1]
  -------------------------------------------------------------------
                         required time                         31.801    
                         arrival time                         -31.576    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[627][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.394ns  (logic 0.419ns (1.293%)  route 31.975ns (98.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.975    31.450    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X53Y89         FDRE                                         r  mem_out/data_out_reg[627][6]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X53Y89         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[627][6]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.450    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[628][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.390ns  (logic 0.419ns (1.294%)  route 31.971ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 31.815 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.971    31.446    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.502    31.815    mem_out/CLKLOGIC
    SLICE_X57Y88         FDRE                                         r  mem_out/data_out_reg[628][2]/C
                         clock pessimism              0.480    32.296    
                         clock uncertainty           -0.152    32.143    
    SLICE_X57Y88         FDRE (Setup_fdre_C_CE)      -0.377    31.766    mem_out/data_out_reg[628][2]
  -------------------------------------------------------------------
                         required time                         31.766    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[623][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[623][4]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[623][4]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[624][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.377ns  (logic 0.419ns (1.294%)  route 31.958ns (98.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 31.820 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.958    31.433    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.507    31.820    mem_out/CLKLOGIC
    SLICE_X50Y87         FDRE                                         r  mem_out/data_out_reg[624][6]/C
                         clock pessimism              0.480    32.301    
                         clock uncertainty           -0.152    32.148    
    SLICE_X50Y87         FDRE (Setup_fdre_C_CE)      -0.341    31.807    mem_out/data_out_reg[624][6]
  -------------------------------------------------------------------
                         required time                         31.807    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[625][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[626][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.239ns  (logic 0.419ns (1.300%)  route 31.820ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.820    31.295    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X53Y87         FDRE                                         r  mem_out/data_out_reg[626][0]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X53Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[626][0]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.295    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 mem_out_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[625][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (CLKLOGIC_clk_wiz_0_1 rise@33.333ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.231ns  (logic 0.419ns (1.300%)  route 31.812ns (98.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 31.813 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.596    -0.944    mem_out_control/CLKLOGIC
    SLICE_X51Y125        FDRE                                         r  mem_out_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  mem_out_control/FSM_onehot_state_reg[1]/Q
                         net (fo=8193, routed)       31.812    31.287    mem_out/data_out_reg[1023][7]_1[0]
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    33.333    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.906    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    28.583 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    30.222    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.313 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.500    31.813    mem_out/CLKLOGIC
    SLICE_X55Y87         FDRE                                         r  mem_out/data_out_reg[625][2]/C
                         clock pessimism              0.480    32.294    
                         clock uncertainty           -0.152    32.141    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.377    31.764    mem_out/data_out_reg[625][2]
  -------------------------------------------------------------------
                         required time                         31.764    
                         arrival time                         -31.287    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[933][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[933][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.641    -0.523    mem_in_A/CLKLOGIC
    SLICE_X51Y196        FDRE                                         r  mem_in_A/data_out_reg[933][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mem_in_A/data_out_reg[933][1]/Q
                         net (fo=7, routed)           0.111    -0.270    mem_in_B/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  mem_in_B/data_out[933][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    mem_out/data_out_reg[933][7]_1[1]
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.915    -0.758    mem_out/CLKLOGIC
    SLICE_X50Y196        FDRE                                         r  mem_out/data_out_reg[933][1]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.152    -0.357    
    SLICE_X50Y196        FDRE (Hold_fdre_C_D)         0.120    -0.237    mem_out/data_out_reg[933][1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[692][7]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[692][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.772%)  route 0.336ns (59.228%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_A/CLKLOGIC
    SLICE_X86Y100        FDRE                                         r  mem_in_A/data_out_reg[692][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_A/data_out_reg[692][7]/Q
                         net (fo=6, routed)           0.196    -0.226    mem_in_A/data_out_reg[692][7]_0[7]
    SLICE_X88Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  mem_in_A/data_out[692][7]_i_2__0/O
                         net (fo=1, routed)           0.140    -0.041    mem_in_A/data_out[692][7]_i_2__0_n_0
    SLICE_X88Y99         LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  mem_in_A/data_out[692][7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.004    mem_out/data_out_reg[692][7]_1[7]
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.880    -0.793    mem_out/CLKLOGIC
    SLICE_X88Y99         FDRE                                         r  mem_out/data_out_reg[692][7]/C
                         clock pessimism              0.509    -0.284    
                         clock uncertainty            0.152    -0.132    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120    -0.012    mem_out/data_out_reg[692][7]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[612][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[612][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.570    -0.594    mem_in_A/CLKLOGIC
    SLICE_X31Y92         FDRE                                         r  mem_in_A/data_out_reg[612][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  mem_in_A/data_out_reg[612][0]/Q
                         net (fo=7, routed)           0.124    -0.330    mem_in_B/distance_reg[7]_i_5010_0[0]
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.285 r  mem_in_B/data_out[612][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    mem_out/data_out_reg[612][7]_1[0]
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.841    -0.832    mem_out/CLKLOGIC
    SLICE_X30Y92         FDRE                                         r  mem_out/data_out_reg[612][0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.152    -0.429    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.120    -0.309    mem_out/data_out_reg[612][0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[123][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[123][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.257ns (54.490%)  route 0.215ns (45.510%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.645    -0.519    mem_in_B/CLKLOGIC
    SLICE_X40Y150        FDRE                                         r  mem_in_B/data_out_reg[123][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  mem_in_B/data_out_reg[123][1]/Q
                         net (fo=6, routed)           0.215    -0.163    mem_in_B/memB[123][1]
    SLICE_X41Y149        LUT5 (Prop_lut5_I4_O)        0.045    -0.118 r  mem_in_B/data_out[123][1]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    mem_in_B/data_out[123][1]_i_2_n_0
    SLICE_X41Y149        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.047 r  mem_in_B/data_out_reg[123][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    mem_out/data_out_reg[123][7]_1[1]
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.835    -0.838    mem_out/CLKLOGIC
    SLICE_X41Y149        FDRE                                         r  mem_out/data_out_reg[123][1]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.152    -0.182    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.105    -0.077    mem_out/data_out_reg[123][1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[734][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[734][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.657%)  route 0.080ns (24.343%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.561    -0.603    mem_in_A/CLKLOGIC
    SLICE_X67Y68         FDRE                                         r  mem_in_A/data_out_reg[734][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  mem_in_A/data_out_reg[734][5]/Q
                         net (fo=7, routed)           0.080    -0.382    mem_in_A/data_out_reg[734][7]_0[5]
    SLICE_X66Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.337 r  mem_in_A/data_out[734][5]_i_3/O
                         net (fo=1, routed)           0.000    -0.337    mem_in_B/data_out_reg[734][5]_0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.273 r  mem_in_B/data_out_reg[734][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    mem_out/data_out_reg[734][7]_1[5]
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.831    -0.842    mem_out/CLKLOGIC
    SLICE_X66Y68         FDRE                                         r  mem_out/data_out_reg[734][5]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.152    -0.438    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.134    -0.304    mem_out/data_out_reg[734][5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mem_in_B/data_out_reg[491][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[491][4]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.263%)  route 0.091ns (26.737%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.602    -0.562    mem_in_B/CLKLOGIC
    SLICE_X3Y61          FDRE                                         r  mem_in_B/data_out_reg[491][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  mem_in_B/data_out_reg[491][4]/Q
                         net (fo=6, routed)           0.091    -0.331    mem_in_B/memB[491][4]
    SLICE_X2Y61          LUT5 (Prop_lut5_I4_O)        0.045    -0.286 r  mem_in_B/data_out[491][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.286    mem_in_B/data_out[491][4]_i_2_n_0
    SLICE_X2Y61          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.224 r  mem_in_B/data_out_reg[491][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    mem_out/data_out_reg[491][7]_1[4]
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.875    -0.798    mem_out/CLKLOGIC
    SLICE_X2Y61          FDRE                                         r  mem_out/data_out_reg[491][4]/C
                         clock pessimism              0.249    -0.549    
                         clock uncertainty            0.152    -0.397    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.134    -0.263    mem_out/data_out_reg[491][4]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[640][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[640][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.559    -0.605    mem_in_A/CLKLOGIC
    SLICE_X32Y73         FDRE                                         r  mem_in_A/data_out_reg[640][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mem_in_A/data_out_reg[640][0]/Q
                         net (fo=7, routed)           0.110    -0.354    mem_in_B/distance_reg[7]_i_1941_0[0]
    SLICE_X33Y73         LUT4 (Prop_lut4_I3_O)        0.045    -0.309 r  mem_in_B/data_out[640][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    mem_out/data_out_reg[640][7]_1[0]
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.827    -0.846    mem_out/CLKLOGIC
    SLICE_X33Y73         FDRE                                         r  mem_out/data_out_reg[640][0]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.152    -0.440    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.091    -0.349    mem_out/data_out_reg[640][0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[996][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[996][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.646    -0.518    mem_in_A/CLKLOGIC
    SLICE_X20Y185        FDRE                                         r  mem_in_A/data_out_reg[996][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  mem_in_A/data_out_reg[996][0]/Q
                         net (fo=7, routed)           0.110    -0.267    mem_in_B/distance_reg[7]_i_11993_0[0]
    SLICE_X21Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  mem_in_B/data_out[996][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mem_out/data_out_reg[996][7]_1[0]
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.921    -0.752    mem_out/CLKLOGIC
    SLICE_X21Y185        FDRE                                         r  mem_out/data_out_reg[996][0]/C
                         clock pessimism              0.247    -0.505    
                         clock uncertainty            0.152    -0.352    
    SLICE_X21Y185        FDRE (Hold_fdre_C_D)         0.091    -0.261    mem_out/data_out_reg[996][0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_in_B/data_out_reg[256][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.665    -0.499    uart_logic/uart_rx_blk/CLKLOGIC
    SLICE_X5Y34          FDRE                                         r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  uart_logic/uart_rx_blk/rx_data_reg[1]_rep__2/Q
                         net (fo=129, routed)         0.131    -0.226    mem_in_B/data_out_reg[270][1]_1[1]
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.939    -0.734    mem_in_B/CLKLOGIC
    SLICE_X5Y33          FDRE                                         r  mem_in_B/data_out_reg[256][1]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.152    -0.333    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.066    -0.267    mem_in_B/data_out_reg[256][1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mem_in_A/data_out_reg[635][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mem_out/data_out_reg[635][6]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             CLKLOGIC_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKLOGIC_clk_wiz_0_1 rise@0.000ns - CLKLOGIC_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.110%)  route 0.118ns (38.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.567    -0.597    mem_in_A/CLKLOGIC
    SLICE_X65Y90         FDRE                                         r  mem_in_A/data_out_reg[635][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  mem_in_A/data_out_reg[635][6]/Q
                         net (fo=7, routed)           0.118    -0.338    mem_in_B/distance_reg[7]_i_14277_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  mem_in_B/data_out[635][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    mem_out/data_out_reg[635][7]_1[6]
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.839    -0.834    mem_out/CLKLOGIC
    SLICE_X65Y91         FDRE                                         r  mem_out/data_out_reg[635][6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.152    -0.429    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.092    -0.337    mem_out/data_out_reg[635][6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.044    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.800ns  (logic 5.149ns (40.224%)  route 7.651ns (59.776%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.553     5.060    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.184 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.098     9.282    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.800 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.800    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.689ns  (logic 5.380ns (42.402%)  route 7.309ns (57.598%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.553     5.060    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.116     5.176 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.756     8.932    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    12.689 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.689    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.163ns  (logic 5.186ns (42.642%)  route 6.976ns (57.358%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.176     4.683    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.807 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.800     8.607    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.163 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.163    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.092ns  (logic 5.208ns (43.072%)  route 6.883ns (56.928%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.079     4.586    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X11Y105        LUT6 (Prop_lut6_I0_O)        0.124     4.710 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.805     8.514    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.092 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.092    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.812ns  (logic 5.165ns (43.721%)  route 6.648ns (56.279%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.431     4.938    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X12Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.062 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.217     8.279    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.812 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.812    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.361ns  (logic 5.416ns (47.668%)  route 5.946ns (52.332%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.054     4.561    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.154     4.715 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.892     7.607    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.755    11.361 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.361    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 5.181ns (45.868%)  route 6.115ns (54.132%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.774     5.281    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.341     7.746    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.296 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.296    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.121ns  (logic 5.205ns (46.808%)  route 5.915ns (53.192%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.530     4.037    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.124     4.161 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.385     7.546    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.121 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.121    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.707ns  (logic 5.192ns (48.490%)  route 5.515ns (51.510%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          2.607     4.114    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.238 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.908     7.146    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.707 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.707    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.559ns  (logic 5.181ns (49.065%)  route 5.378ns (50.935%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.054     4.561    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.124     4.685 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.324     7.009    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    10.559 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.559    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.556ns (52.516%)  route 1.407ns (47.484%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.088     1.363    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045     1.408 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.726    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.963 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.963    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.621ns (53.231%)  route 1.424ns (46.769%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.088     1.363    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.048     1.411 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.747    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.045 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.045    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.243ns  (logic 1.643ns (50.672%)  route 1.600ns (49.328%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.089     1.364    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.049     1.413 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.923    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.243 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.243    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.514ns (45.404%)  route 1.820ns (54.596%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.248     1.522    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.567 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.573     2.140    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.334 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.334    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.558ns (45.704%)  route 1.851ns (54.296%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.185     1.459    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.504 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.170    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.408 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.408    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.456ns  (logic 1.570ns (45.441%)  route 1.885ns (54.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.272     1.547    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045     1.592 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.205    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.456 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.456    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.638ns  (logic 1.581ns (43.456%)  route 2.057ns (56.544%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.181     1.455    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X10Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.500 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.876     2.377    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.638 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.638    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.762ns  (logic 1.594ns (42.385%)  route 2.167ns (57.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.089     1.364    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045     1.409 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.078     2.487    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.762 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.762    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.763ns  (logic 1.635ns (43.441%)  route 2.129ns (56.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.272     1.547    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.043     1.590 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.857     2.446    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     3.763 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.763    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.830ns  (logic 1.571ns (41.003%)  route 2.260ns (58.997%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.605     1.880    SevenSeg_logic/Mul/counter/CPU_RESETN_IBUF
    SLICE_X12Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.655     2.579    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.830 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.830    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.337ns  (logic 5.823ns (26.068%)  route 16.514ns (73.932%))
  Logic Levels:           12  (LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.605    10.221    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.116    10.337 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_49/O
                         net (fo=7, routed)           1.658    11.995    SevenSeg_logic/SEG_OBUF[6]_inst_i_49_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  SevenSeg_logic/SEG_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.662    12.985    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1_4
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.109 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.793    13.903    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.805    17.831    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.408 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.408    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.213ns  (logic 5.375ns (24.199%)  route 16.838ns (75.801%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.979    12.938    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.062 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.742    13.804    SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.928 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.800    17.729    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.284 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.284    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.927ns  (logic 6.074ns (27.699%)  route 15.854ns (72.301%))
  Logic Levels:           12  (LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          1.194    10.810    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.154    10.964 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           0.990    11.954    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I0_O)        0.353    12.307 f  SevenSeg_logic/SEG_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.800    13.107    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1_5
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.328    13.435 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.971    14.406    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.530 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.908    17.438    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.998 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.998    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.335ns  (logic 5.354ns (25.093%)  route 15.982ns (74.907%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.793    12.752    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.876 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.655    13.531    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.655 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.217    16.873    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.406 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.406    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.995ns  (logic 5.357ns (25.517%)  route 15.637ns (74.483%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.949    12.908    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.032 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.012    14.045    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I1_O)        0.124    14.169 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.360    16.528    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.066 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.066    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.992ns  (logic 5.370ns (25.582%)  route 15.622ns (74.418%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.258    13.217    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.341 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.707    14.048    SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I1_O)        0.124    14.172 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.341    16.513    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.063 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.063    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.688ns  (logic 5.956ns (28.789%)  route 14.732ns (71.211%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.605    10.221    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.116    10.337 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_49/O
                         net (fo=7, routed)           0.923    11.260    SevenSeg_logic/SEG_OBUF[6]_inst_i_49_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.321    11.581 r  SevenSeg_logic/SEG_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.968    12.549    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1_4
    SLICE_X11Y106        LUT6 (Prop_lut6_I2_O)        0.348    12.897 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.106    14.003    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.127 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.140    16.266    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.759 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.759    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.566ns  (logic 4.098ns (38.779%)  route 6.469ns (61.221%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.708    -0.832    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          2.371     1.995    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.098     6.217    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.734 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.734    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 4.359ns (41.575%)  route 6.126ns (58.425%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.708    -0.832    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          2.371     1.995    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X12Y101        LUT4 (Prop_lut4_I1_O)        0.146     2.141 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.756     5.896    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757     9.654 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.654    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 4.710ns (48.370%)  route 5.028ns (51.630%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.616    -0.924    uart_logic/uart_tx_blk/CLKLOGIC
    SLICE_X46Y109        FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.478    -0.446 r  uart_logic/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.852     0.406    uart_logic/uart_tx_blk/counter[1]
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.301     0.707 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.867     1.574    uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I2_O)        0.152     1.726 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.308     5.035    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.779     8.814 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.814    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.422ns (67.054%)  route 0.699ns (32.946%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.380    -0.046    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045    -0.001 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.318    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.554 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.554    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.483ns (67.439%)  route 0.716ns (32.561%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.380    -0.046    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.044    -0.002 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.334    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     1.632 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.632    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.504ns (64.442%)  route 0.830ns (35.558%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.319    -0.107    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.043    -0.064 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.510     0.447    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     1.766 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.766    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.437ns (58.950%)  route 1.000ns (41.050%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.387    -0.039    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.006 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     0.619    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.870 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.870    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.380ns (56.436%)  route 1.066ns (43.564%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.493     0.067    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.573     0.684    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.879 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.879    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.465ns (55.546%)  route 1.173ns (44.454%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.507     0.068    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.099     0.167 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.666     0.832    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.071 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.071    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.437ns (53.410%)  route 1.253ns (46.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.599     0.173    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X12Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.655     0.872    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.123 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.123    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.502ns (54.710%)  route 1.244ns (45.290%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.387    -0.039    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.044     0.005 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.857     0.861    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     2.179 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.179    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.461ns (51.111%)  route 1.397ns (48.889%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.319    -0.107    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.045    -0.062 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.078     1.016    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.291 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.291    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.488ns (51.816%)  route 1.384ns (48.184%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.508     0.069    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.099     0.168 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.876     1.044    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.305 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.305    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKLOGIC_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.337ns  (logic 5.823ns (26.068%)  route 16.514ns (73.932%))
  Logic Levels:           12  (LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.605    10.221    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.116    10.337 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_49/O
                         net (fo=7, routed)           1.658    11.995    SevenSeg_logic/SEG_OBUF[6]_inst_i_49_n_0
    SLICE_X12Y107        LUT4 (Prop_lut4_I1_O)        0.328    12.323 r  SevenSeg_logic/SEG_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.662    12.985    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1_4
    SLICE_X12Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.109 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.793    13.903    SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_4_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  SevenSeg_logic/Mul/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.805    17.831    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.408 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.408    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.213ns  (logic 5.375ns (24.199%)  route 16.838ns (75.801%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.979    12.938    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.062 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.742    13.804    SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.928 r  SevenSeg_logic/Mul/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.800    17.729    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.284 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.284    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.927ns  (logic 6.074ns (27.699%)  route 15.854ns (72.301%))
  Logic Levels:           12  (LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          1.194    10.810    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.154    10.964 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_50/O
                         net (fo=6, routed)           0.990    11.954    SevenSeg_logic/SEG_OBUF[6]_inst_i_50_n_0
    SLICE_X12Y105        LUT4 (Prop_lut4_I0_O)        0.353    12.307 f  SevenSeg_logic/SEG_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.800    13.107    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1_5
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.328    13.435 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.971    14.406    SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_4_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I5_O)        0.124    14.530 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.908    17.438    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.998 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.998    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.335ns  (logic 5.354ns (25.093%)  route 15.982ns (74.907%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.793    12.752    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X13Y105        LUT6 (Prop_lut6_I1_O)        0.124    12.876 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.655    13.531    SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_2_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.655 r  SevenSeg_logic/Mul/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.217    16.873    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.406 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.406    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.995ns  (logic 5.357ns (25.517%)  route 15.637ns (74.483%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.949    12.908    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.032 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.012    14.045    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y106        LUT6 (Prop_lut6_I1_O)        0.124    14.169 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.360    16.528    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.066 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.066    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.992ns  (logic 5.370ns (25.582%)  route 15.622ns (74.418%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.563     8.287    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.411 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_37/O
                         net (fo=10, routed)          1.417     9.828    SevenSeg_logic/bcd1_out[11]
    SLICE_X13Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.952 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.804    10.756    SevenSeg_logic/SEG_OBUF[6]_inst_i_59_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I0_O)        0.124    10.880 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.955    11.835    SevenSeg_logic/SEG_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.959 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.258    13.217    SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1_1
    SLICE_X15Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.341 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.707    14.048    SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y107        LUT6 (Prop_lut6_I1_O)        0.124    14.172 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.341    16.513    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    20.063 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.063    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/distance_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.688ns  (logic 5.956ns (28.789%)  route 14.732ns (71.211%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.611    -0.929    SevenSeg_logic/CLKLOGIC
    SLICE_X51Y114        FDRE                                         r  SevenSeg_logic/distance_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  SevenSeg_logic/distance_reg[14]/Q
                         net (fo=12, routed)          2.195     1.722    SevenSeg_logic/distance_reg_n_0_[14]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.124     1.846 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_146/O
                         net (fo=6, routed)           0.823     2.669    SevenSeg_logic/SEG_OBUF[6]_inst_i_146_n_0
    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.124     2.793 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_143/O
                         net (fo=2, routed)           0.806     3.599    SevenSeg_logic/SEG_OBUF[6]_inst_i_143_n_0
    SLICE_X51Y106        LUT6 (Prop_lut6_I3_O)        0.124     3.723 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_130/O
                         net (fo=9, routed)           1.374     5.097    SevenSeg_logic/SEG_OBUF[6]_inst_i_130_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.124     5.221 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_121/O
                         net (fo=4, routed)           1.379     6.600    SevenSeg_logic/SEG_OBUF[6]_inst_i_121_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.724 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_85/O
                         net (fo=7, routed)           1.561     8.285    SevenSeg_logic/SEG_OBUF[6]_inst_i_85_n_0
    SLICE_X15Y103        LUT4 (Prop_lut4_I1_O)        0.152     8.437 r  SevenSeg_logic/SEG_OBUF[6]_inst_i_62/O
                         net (fo=9, routed)           0.853     9.290    SevenSeg_logic/SEG_OBUF[6]_inst_i_62_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.326     9.616 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_53/O
                         net (fo=15, routed)          0.605    10.221    SevenSeg_logic/SEG_OBUF[6]_inst_i_53_n_0
    SLICE_X12Y103        LUT5 (Prop_lut5_I4_O)        0.116    10.337 f  SevenSeg_logic/SEG_OBUF[6]_inst_i_49/O
                         net (fo=7, routed)           0.923    11.260    SevenSeg_logic/SEG_OBUF[6]_inst_i_49_n_0
    SLICE_X12Y107        LUT3 (Prop_lut3_I1_O)        0.321    11.581 r  SevenSeg_logic/SEG_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.968    12.549    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1_4
    SLICE_X11Y106        LUT6 (Prop_lut6_I2_O)        0.348    12.897 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           1.106    14.003    SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_4_n_0
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.127 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.140    16.266    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.759 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.759    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.566ns  (logic 4.098ns (38.779%)  route 6.469ns (61.221%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.708    -0.832    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          2.371     1.995    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  SevenSeg_logic/Mul/counter/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.098     6.217    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.734 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.734    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 4.359ns (41.575%)  route 6.126ns (58.425%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.708    -0.832    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  SevenSeg_logic/Mul/counter/count_reg[0]/Q
                         net (fo=32, routed)          2.371     1.995    SevenSeg_logic/Mul/counter/count[0]
    SLICE_X12Y101        LUT4 (Prop_lut4_I1_O)        0.146     2.141 r  SevenSeg_logic/Mul/counter/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.756     5.896    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757     9.654 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.654    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_logic/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 4.710ns (48.370%)  route 5.028ns (51.630%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.616    -0.924    uart_logic/uart_tx_blk/CLKLOGIC
    SLICE_X46Y109        FDRE                                         r  uart_logic/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.478    -0.446 r  uart_logic/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.852     0.406    uart_logic/uart_tx_blk/counter[1]
    SLICE_X47Y110        LUT6 (Prop_lut6_I2_O)        0.301     0.707 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.867     1.574    uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X46Y110        LUT5 (Prop_lut5_I2_O)        0.152     1.726 r  uart_logic/uart_tx_blk/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.308     5.035    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.779     8.814 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.814    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.422ns (67.054%)  route 0.699ns (32.946%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.380    -0.046    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045    -0.001 r  SevenSeg_logic/Mul/counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.318    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.554 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.554    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.483ns (67.439%)  route 0.716ns (32.561%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.380    -0.046    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.044    -0.002 r  SevenSeg_logic/Mul/counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.334    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     1.632 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.632    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.504ns (64.442%)  route 0.830ns (35.558%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.319    -0.107    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.043    -0.064 r  SevenSeg_logic/Mul/counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.510     0.447    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     1.766 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.766    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.437ns (58.950%)  route 1.000ns (41.050%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.387    -0.039    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.006 r  SevenSeg_logic/Mul/counter/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.613     0.619    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.870 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.870    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.380ns (56.436%)  route 1.066ns (43.564%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.493     0.067    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X10Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.112 r  SevenSeg_logic/Mul/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.573     0.684    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.879 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.879    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.465ns (55.546%)  route 1.173ns (44.454%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.507     0.068    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.099     0.167 r  SevenSeg_logic/Mul/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.666     0.832    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.071 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.071    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.437ns (53.410%)  route 1.253ns (46.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.599     0.173    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X12Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  SevenSeg_logic/Mul/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.655     0.872    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.123 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.123    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.502ns (54.710%)  route 1.244ns (45.290%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.387    -0.039    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.044     0.005 r  SevenSeg_logic/Mul/counter/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.857     0.861    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     2.179 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.179    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.461ns (51.111%)  route 1.397ns (48.889%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  SevenSeg_logic/Mul/counter/count_reg[1]/Q
                         net (fo=24, routed)          0.319    -0.107    SevenSeg_logic/Mul/counter/count[1]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.045    -0.062 r  SevenSeg_logic/Mul/counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.078     1.016    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.291 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.291    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSeg_logic/Mul/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.488ns (51.816%)  route 1.384ns (48.184%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.597    -0.567    SevenSeg_logic/Mul/counter/CLKLOGIC
    SLICE_X1Y107         FDRE                                         r  SevenSeg_logic/Mul/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  SevenSeg_logic/Mul/counter/count_reg[2]/Q
                         net (fo=16, routed)          0.508     0.069    SevenSeg_logic/Mul/counter/count[2]
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.099     0.168 r  SevenSeg_logic/Mul/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.876     1.044    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.305 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.305    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKLOGIC_clk_wiz_0

Max Delay         24898 Endpoints
Min Delay         24898 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[431][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_A/data_out_reg[1][0]_0
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_A/CLKLOGIC
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[431][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_A/data_out_reg[1][0]_0
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_A/CLKLOGIC
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[423][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_in_B/data_out_reg[1][0]_1
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_in_B/CLKLOGIC
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[423][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_in_B/data_out_reg[1][0]_1
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_in_B/CLKLOGIC
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[425][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_out/CPU_RESETN
    SLICE_X74Y3          FDRE                                         r  mem_out/data_out_reg[425][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_out/CLKLOGIC
    SLICE_X74Y3          FDRE                                         r  mem_out/data_out_reg[425][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[425][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 1.631ns (11.611%)  route 12.416ns (88.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.557    14.047    mem_out/CPU_RESETN
    SLICE_X73Y2          FDRE                                         r  mem_out/data_out_reg[425][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.728    -1.293    mem_out/CLKLOGIC
    SLICE_X73Y2          FDRE                                         r  mem_out/data_out_reg[425][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.257ns (25.449%)  route 0.754ns (74.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.012    uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X86Y108        FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.871    -0.801    uart_logic/uart_rx_blk/rx_sync_inst/CLKLOGIC
    SLICE_X86Y108        FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[180][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.320ns (26.082%)  route 0.906ns (73.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.180     1.225    mem_out/CPU_RESETN
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.860    -0.812    mem_out/CLKLOGIC
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[180][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.320ns (26.082%)  route 0.906ns (73.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.180     1.225    mem_out/CPU_RESETN
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.860    -0.812    mem_out/CLKLOGIC
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[101][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X3Y135         FDRE                                         r  mem_out/data_out_reg[101][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X3Y135         FDRE                                         r  mem_out/data_out_reg[101][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[179][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[179][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[101][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.320ns (23.751%)  route 1.026ns (76.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.300     1.346    mem_in_A/data_out_reg[1][0]_0
    SLICE_X2Y141         FDRE                                         r  mem_in_A/data_out_reg[101][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.870    -0.803    mem_in_A/CLKLOGIC
    SLICE_X2Y141         FDRE                                         r  mem_in_A/data_out_reg[101][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLKLOGIC_clk_wiz_0_1

Max Delay         24898 Endpoints
Min Delay         24898 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[431][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_A/data_out_reg[1][0]_0
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_A/CLKLOGIC
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[431][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_A/data_out_reg[1][0]_0
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_A/CLKLOGIC
    SLICE_X67Y7          FDRE                                         r  mem_in_A/data_out_reg[431][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[431][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.209ns  (logic 1.631ns (11.478%)  route 12.578ns (88.522%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.720    14.209    mem_in_B/data_out_reg[1][0]_1
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.676    -1.345    mem_in_B/CLKLOGIC
    SLICE_X66Y7          FDRE                                         r  mem_in_B/data_out_reg[431][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[423][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_in_B/data_out_reg[1][0]_1
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_in_B/CLKLOGIC
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_B/data_out_reg[423][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_in_B/data_out_reg[1][0]_1
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_in_B/CLKLOGIC
    SLICE_X75Y3          FDRE                                         r  mem_in_B/data_out_reg[423][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[425][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.054ns  (logic 1.631ns (11.606%)  route 12.423ns (88.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.564    14.054    mem_out/CPU_RESETN
    SLICE_X74Y3          FDRE                                         r  mem_out/data_out_reg[425][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.726    -1.295    mem_out/CLKLOGIC
    SLICE_X74Y3          FDRE                                         r  mem_out/data_out_reg[425][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[425][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 1.631ns (11.611%)  route 12.416ns (88.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          1.859     3.366    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.124     3.490 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)      10.557    14.047    mem_out/CPU_RESETN
    SLICE_X73Y2          FDRE                                         r  mem_out/data_out_reg[425][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       1.728    -1.293    mem_out/CLKLOGIC
    SLICE_X73Y2          FDRE                                         r  mem_out/data_out_reg[425][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.257ns (25.449%)  route 0.754ns (74.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.012    uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]_0[0]
    SLICE_X86Y108        FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.871    -0.801    uart_logic/uart_rx_blk/rx_sync_inst/CLKLOGIC
    SLICE_X86Y108        FDRE                                         r  uart_logic/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[180][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.320ns (26.082%)  route 0.906ns (73.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.180     1.225    mem_out/CPU_RESETN
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.860    -0.812    mem_out/CLKLOGIC
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[180][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.320ns (26.082%)  route 0.906ns (73.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.180     1.225    mem_out/CPU_RESETN
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.860    -0.812    mem_out/CLKLOGIC
    SLICE_X7Y133         FDRE                                         r  mem_out/data_out_reg[180][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[101][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X3Y135         FDRE                                         r  mem_out/data_out_reg[101][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X3Y135         FDRE                                         r  mem_out/data_out_reg[101][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[179][0]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_out/data_out_reg[179][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.320ns (25.437%)  route 0.937ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.211     1.256    mem_out/CPU_RESETN
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_out/CLKLOGIC
    SLICE_X2Y135         FDRE                                         r  mem_out/data_out_reg[179][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][4]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[100][6]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.320ns (24.500%)  route 0.985ns (75.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.259     1.304    mem_in_A/data_out_reg[1][0]_0
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.866    -0.807    mem_in_A/CLKLOGIC
    SLICE_X7Y139         FDRE                                         r  mem_in_A/data_out_reg[100][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            mem_in_A/data_out_reg[101][5]/R
                            (rising edge-triggered cell FDRE clocked by CLKLOGIC_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.320ns (23.751%)  route 1.026ns (76.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          0.726     1.000    mem_out/CPU_RESETN_IBUF
    SLICE_X2Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  mem_out/FSM_onehot_state[2]_i_1/O
                         net (fo=24812, routed)       0.300     1.346    mem_in_A/data_out_reg[1][0]_0
    SLICE_X2Y141         FDRE                                         r  mem_in_A/data_out_reg[101][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKLOGIC_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/CLK100MHZ_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/CLKLOGIC_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout1_buf/O
                         net (fo=24940, routed)       0.870    -0.803    mem_in_A/CLKLOGIC
    SLICE_X2Y141         FDRE                                         r  mem_in_A/data_out_reg[101][5]/C





