   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"timer.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_EnableIRQ:
  24              	.LFB48:
  25              		.file 1 "C:\\Microsemi\\SoftConsole_v4.0\\CMSIS\\V4.3\\Include/core_cm3.h"
   1:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**************************************************************************//**
   2:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @file     core_cm3.h
   3:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @version  V4.10
   5:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @date     18. March 2015
   6:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   7:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @note
   8:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   9:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  10:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  12:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    All rights reserved.
  13:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      to endorse or promote products derived from this software without
  22:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      specific prior written permission.
  23:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    *
  24:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  37:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  38:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __ICCARM__ )
  39:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  41:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  42:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  45:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
  46:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
  47:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  48:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  49:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  52:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  55:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Unions are used for effective representation of core registers.
  57:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  58:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  61:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  62:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  63:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
  64:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 CMSIS definitions
  65:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  66:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup Cortex_M3
  67:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
  68:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  69:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  70:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*  CMSIS CM3 definitions */
  71:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  76:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  78:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  79:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if   defined ( __CC_ARM )
  80:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  84:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
  85:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  89:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
  90:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  94:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
  95:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  98:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
  99:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )
 104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __packed
 105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     This core does not support an FPU at all
 113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __FPU_USED       0
 115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __CC_ARM )
 117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
 122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
 127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __ARMVFP__
 128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
 132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
 137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __FPU_VFP__
 138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
 164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* check device defines and use defaults */
 167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __CM3_REV
 169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __CM3_REV               0x0200
 170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __MPU_PRESENT
 174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __MPU_PRESENT             0
 175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**
 191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li to specify the access to peripheral variables.
 195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group Cortex_M3 */
 206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
 210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 Register Abstraction
 211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Register contain:
 212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register
 213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Register
 214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SCB Register
 215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Register
 216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Register
 217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core MPU Register
 218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
 219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief  Core Register type definitions.
 226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } APSR_Type;
 244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* APSR Register Definitions */
 246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } IPSR_Type;
 273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IPSR Register Definitions */
 275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } xPSR_Type;
 297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* xPSR Register Definitions */
 299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
 333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CONTROL_Type;
 336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* CONTROL Register Definitions */
 338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[24];
 359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RSERVED1[24];
 361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[24];
 363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[24];
 365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[56];
 367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[644];
 369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }  NVIC_Type;
 371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[5];
 409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCB_Type;
 411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB CPUID Register Definitions */
 413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 438:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 441:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 444:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 447:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 450:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 453:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 456:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 459:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 464:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 467:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 470:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 471:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 475:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 478:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 481:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 484:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 487:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 490:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 492:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 493:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Control Register Definitions */
 494:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 497:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 500:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 503:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 504:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 507:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 510:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 513:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 516:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 519:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 522:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 526:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 529:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 532:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 535:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 538:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 541:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 544:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 547:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 550:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 553:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 556:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 559:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 562:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 565:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 569:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 572:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 575:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 579:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 582:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 585:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 589:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 592:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 595:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 598:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 601:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 603:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 604:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 608:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 609:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 610:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 612:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 613:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 614:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 615:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 618:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 619:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 620:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 621:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCnSCB_Type;
 622:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 623:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 627:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 629:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 632:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 635:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 638:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 640:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 641:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 645:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 646:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 647:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 649:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 650:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 651:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SysTick_Type;
 656:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 657:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 661:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 663:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 664:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 667:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 670:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Reload Register Definitions */
 671:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 672:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 674:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Current Register Definitions */
 675:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 678:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 682:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 685:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 688:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 690:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 691:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 695:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 696:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 697:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 699:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 700:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 701:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  union
 702:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 703:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[864];
 708:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[15];
 710:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[15];
 712:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[29];
 714:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[43];
 718:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 720:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[6];
 721:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 729:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 732:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } ITM_Type;
 734:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 735:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 739:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 743:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 746:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 749:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 752:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 755:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 758:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 761:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 764:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 767:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 771:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 775:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 777:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 779:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 783:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 786:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 789:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 791:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 792:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 796:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 797:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 798:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 800:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 801:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 802:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 814:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 818:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[1];
 822:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } DWT_Type;
 826:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 827:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Control Register Definitions */
 828:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 831:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 834:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 837:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 840:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 843:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 846:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 849:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 852:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 855:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 858:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 861:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 864:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 867:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 870:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 873:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 876:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 879:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 882:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 886:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 890:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Sleep Count Register Definitions */
 891:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 894:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 898:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 900:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 902:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 903:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 906:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 910:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 913:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 916:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 919:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 922:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 925:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 928:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 931:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 934:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 936:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 937:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 941:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 942:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 943:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 945:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 946:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 947:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 948:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[2];
 950:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[55];
 952:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[131];
 954:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 957:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[759];
 958:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 960:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[1];
 962:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[39];
 966:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED7[8];
 969:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } TPI_Type;
 972:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 973:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 977:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 981:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 985:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 988:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 991:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 994:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 998:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1001:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1005:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1009:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1012:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1015:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1018:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1021:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1024:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1027:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1031:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1035:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1038:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1041:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1044:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1047:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1050:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1053:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1057:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1061:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVID Register Definitions */
1062:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1065:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1068:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1071:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1074:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1077:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1080:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1084:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1087:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1089:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1090:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1095:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1096:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1097:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1099:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } MPU_Type;
1113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Type Register */
1115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Control Register */
1125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Number Register */
1135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Base Address Register */
1139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CoreDebug_Type;
1198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Halting Control and Status Register */
1200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Core Register Selector Register */
1237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} */
1317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
1321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                Hardware Abstraction Layer
1322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Function Interface contains:
1323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Functions
1324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Functions
1325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Functions
1326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register Access Functions
1327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
1328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
1330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     @{
1338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Priority Grouping
1341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Only values from 0..7 are used.
1345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   In case of a conflict between priority grouping and available
1346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t reg_value;
1353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Priority Grouping
1365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Enable External Interrupt
1377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
  26              		.loc 1 1383 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  40              		.loc 1 1384 0
  41 000a 0849     		ldr	r1, .L2
  42 000c 97F90730 		ldrsb	r3, [r7, #7]
  43 0010 5B09     		lsrs	r3, r3, #5
  44 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  45 0014 02F01F02 		and	r2, r2, #31
  46 0018 0120     		movs	r0, #1
  47 001a 00FA02F2 		lsl	r2, r0, r2
  48 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
  49              		.loc 1 1385 0
  50 0022 0C37     		adds	r7, r7, #12
  51              		.cfi_def_cfa_offset 4
  52 0024 BD46     		mov	sp, r7
  53              		.cfi_def_cfa_register 13
  54              		@ sp needed
  55 0026 5DF8047B 		ldr	r7, [sp], #4
  56              		.cfi_restore 7
  57              		.cfi_def_cfa_offset 0
  58 002a 7047     		bx	lr
  59              	.L3:
  60              		.align	2
  61              	.L2:
  62 002c 00E100E0 		.word	-536813312
  63              		.cfi_endproc
  64              	.LFE48:
  66              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
  67              		.align	2
  68              		.thumb
  69              		.thumb_func
  71              	NVIC_DisableIRQ:
  72              	.LFB49:
1386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Disable External Interrupt
1389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
  73              		.loc 1 1395 0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 8
  76              		@ frame_needed = 1, uses_anonymous_args = 0
  77              		@ link register save eliminated.
  78 0000 80B4     		push	{r7}
  79              		.cfi_def_cfa_offset 4
  80              		.cfi_offset 7, -4
  81 0002 83B0     		sub	sp, sp, #12
  82              		.cfi_def_cfa_offset 16
  83 0004 00AF     		add	r7, sp, #0
  84              		.cfi_def_cfa_register 7
  85 0006 0346     		mov	r3, r0
  86 0008 FB71     		strb	r3, [r7, #7]
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  87              		.loc 1 1396 0
  88 000a 0949     		ldr	r1, .L5
  89 000c 97F90730 		ldrsb	r3, [r7, #7]
  90 0010 5B09     		lsrs	r3, r3, #5
  91 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  92 0014 02F01F02 		and	r2, r2, #31
  93 0018 0120     		movs	r0, #1
  94 001a 00FA02F2 		lsl	r2, r0, r2
  95 001e 2033     		adds	r3, r3, #32
  96 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
  97              		.loc 1 1397 0
  98 0024 0C37     		adds	r7, r7, #12
  99              		.cfi_def_cfa_offset 4
 100 0026 BD46     		mov	sp, r7
 101              		.cfi_def_cfa_register 13
 102              		@ sp needed
 103 0028 5DF8047B 		ldr	r7, [sp], #4
 104              		.cfi_restore 7
 105              		.cfi_def_cfa_offset 0
 106 002c 7047     		bx	lr
 107              	.L6:
 108 002e 00BF     		.align	2
 109              	.L5:
 110 0030 00E100E0 		.word	-536813312
 111              		.cfi_endproc
 112              	.LFE49:
 114              		.section	.text.NVIC_ClearPendingIRQ,"ax",%progbits
 115              		.align	2
 116              		.thumb
 117              		.thumb_func
 119              	NVIC_ClearPendingIRQ:
 120              	.LFB52:
1398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Pending Interrupt
1401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     for the specified interrupt.
1404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             1  Interrupt status is pending.
1409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Pending Interrupt
1417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 121              		.loc 1 1435 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              		.cfi_def_cfa_offset 4
 128              		.cfi_offset 7, -4
 129 0002 83B0     		sub	sp, sp, #12
 130              		.cfi_def_cfa_offset 16
 131 0004 00AF     		add	r7, sp, #0
 132              		.cfi_def_cfa_register 7
 133 0006 0346     		mov	r3, r0
 134 0008 FB71     		strb	r3, [r7, #7]
1436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 135              		.loc 1 1436 0
 136 000a 0949     		ldr	r1, .L8
 137 000c 97F90730 		ldrsb	r3, [r7, #7]
 138 0010 5B09     		lsrs	r3, r3, #5
 139 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 140 0014 02F01F02 		and	r2, r2, #31
 141 0018 0120     		movs	r0, #1
 142 001a 00FA02F2 		lsl	r2, r0, r2
 143 001e 6033     		adds	r3, r3, #96
 144 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1437:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 145              		.loc 1 1437 0
 146 0024 0C37     		adds	r7, r7, #12
 147              		.cfi_def_cfa_offset 4
 148 0026 BD46     		mov	sp, r7
 149              		.cfi_def_cfa_register 13
 150              		@ sp needed
 151 0028 5DF8047B 		ldr	r7, [sp], #4
 152              		.cfi_restore 7
 153              		.cfi_def_cfa_offset 0
 154 002c 7047     		bx	lr
 155              	.L9:
 156 002e 00BF     		.align	2
 157              	.L8:
 158 0030 00E100E0 		.word	-536813312
 159              		.cfi_endproc
 160              	.LFE52:
 162              		.section	.text.MSS_TIM1_init,"ax",%progbits
 163              		.align	2
 164              		.thumb
 165              		.thumb_func
 167              	MSS_TIM1_init:
 168              	.LFB75:
 169              		.file 2 "D:\\Home2021\\ChroZen-LC\\LC_AS\\SoC\\Ch_AS_SF2_FW-git\\SoftConsole4-SF2\\SF2_hw_platform
   1:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*******************************************************************************
   2:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * (c) Copyright 2010-2015 Microsemi SoC Products Group.  All rights reserved.
   3:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * 
   4:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * SmartFusion2 microcontroller subsystem (MSS) timer driver API.
   5:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *
   6:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * SVN $Revision: 7258 $
   7:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * SVN $Date: 2015-03-18 15:02:28 +0530 (Wed, 18 Mar 2015) $
   8:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
   9:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*=========================================================================*//**
  10:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @mainpage SmartFusion2 MSS Timer Bare Metal Driver.
  11:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
  12:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @section intro_sec Introduction
  13:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The SmartFusion2 Microcontroller Subsystem (MSS) includes a timer hardware
  14:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   block which can be used as two independent 32-bits timers or as a single
  15:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   64-bits timer in periodic or one-shot mode. 
  16:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
  17:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   This driver provides a set of functions for controlling the MSS timer as part
  18:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   of a bare metal system where no operating system is available. These drivers
  19:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   can be adapted for use as part of an operating system but the implementation
  20:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   of the adaptation layer between this driver and the operating system's driver
  21:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   model is outside the scope of this driver.
  22:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  23:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @section theory_op Theory of Operation
  24:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS Timer driver uses the SmartFusion2 "Cortex Microcontroler Software
  25:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Interface Standard - Peripheral Access Layer" (CMSIS-PAL) to access hardware
  26:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   registers. You must ensure that the SmartFusion2 CMSIS-PAL is either included
  27:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   in the software tool chain used to build your project or is included in your
  28:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   project. The most up-to-date SmartFusion2 CMSIS-PAL files can be obtained using
  29:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   the Microsemi Firmware Catalog.
  30:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The SmartFusion2 MSS Timer can be used in one of two mutually exclusive modes;
  31:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   either as a single 64-bits timer or as two independent 32-bits timers. The MSS
  32:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer can be used in either periodic mode or one-shot mode. A timer configured
  33:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   for periodic mode operations will generate an interrupt and reload its
  34:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   down-counter when it reaches 0. The timer will then continue decrementing from
  35:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   its reload value without waiting for the interrupt to be cleared. A timer
  36:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   configured for one-shot mode will only generate an interrupt once when its
  37:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   down-counter reaches 0. It must be explicitly reloaded to start decrementing
  38:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   again.
  39:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  40:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS Timer driver functions are grouped into the following categories:
  41:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - Initialization and Configuration
  42:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - Timer control
  43:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - Interrupt control
  44:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  45:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS Timer driver provides three initialization functions:
  46:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_init()
  47:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_init()
  48:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_init()
  49:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS Timer driver is initialized through calls to these functions and at
  50:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   least one of them must be called before any other MSS Timer driver functions
  51:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   can be called.
  52:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   You should only use the MSS_TIM1_init() and MSS_TIM2_init() functions if you
  53:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   intend to use the timer in 32-bits mode. Use the MSS_TIM64_init() function is
  54:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   you intend to use the MSS Timer as a single 64-bits timer. The initialization
  55:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   functions take a single parameter specifying the operating mode of the timer
  56:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   being initialized.
  57:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  58:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Once initialized a timer can be controlled using the following functions:
  59:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_load_immediate()
  60:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_load_background()
  61:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_get_current_value()
  62:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_start()
  63:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_stop()
  64:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_load_immediate()
  65:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_load_background()
  66:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_get_current_value()
  67:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_start()
  68:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_stop()
  69:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_load_immediate()
  70:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_load_background()
  71:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_get_current_value()
  72:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_start()
  73:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_stop()
  74:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  75:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer interrupts are controlled using the following functions:
  76:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_enable_irq()
  77:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_disable_irq()
  78:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM1_clear_irq()
  79:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_enable_irq()
  80:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_disable_irq()
  81:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM2_clear_irq()
  82:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_enable_irq()
  83:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_disable_irq()
  84:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - MSS_TIM64_clear_irq()
  85:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  86:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The function prototypes for the timer interrupt handlers are:
  87:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - void Timer1_IRQHandler( void )
  88:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     - void Timer2_IRQHandler( void )
  89:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Entries for these interrupt handlers are provided in the SmartFusion2 CMSIS-PAL
  90:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   vector table. To add a Timer 1 interrupt handler, you must implement a
  91:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer1_IRQHandler( ) function as part of your application code. To add a
  92:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer 2 interrupt handler, you must implement a Timer2_IRQHandler( ) function
  93:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   as part of your application code. When using the MSS Timer as a 64-bit timer,
  94:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   you must implement a Timer1_IRQHandler( ) function as part of your
  95:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   application code. The Timer 2 interrupt is not used when the MSS Timer is
  96:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   configured as a 64-bit timer.
  97:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
  98:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *//*=========================================================================*/
  99:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** #ifndef MSS_TIMER_H_
 100:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** #define MSS_TIMER_H_
 101:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 102:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 103:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** #include "../../CMSIS/m2sxxx.h"
 104:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 105:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** #ifdef __cplusplus
 106:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** extern "C" {
 107:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** #endif 
 108:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 109:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 110:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * Timer mode selection. This enumeration is used to select between the two
 111:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * possible timer modes of operation: periodic and one-shot mode. It is used as
 112:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * an argument to the MSS_TIM1_init(), MSS_TIM2_init() and MSS_TIM64_init()
 113:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * functions.
 114:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * MSS_TIMER_PERIODIC_MODE:
 115:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *  In periodic mode the timer generates interrupts at constant intervals. On 
 116:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *  reaching zero, the timer's counter is reloaded with a value held in a
 117:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *  register and begins counting down again.
 118:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  * MSS_TIMER_ONE_SHOT_MODE:
 119:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *  The timer generates a single interrupt in this mode. On reaching zero, the
 120:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  *  timer's counter halts until reprogrammed by the user.
 121:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 122:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** typedef enum __mss_timer_mode_t
 123:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 124:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     MSS_TIMER_PERIODIC_MODE = 0,
 125:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     MSS_TIMER_ONE_SHOT_MODE = 1
 126:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** } mss_timer_mode_t;
 127:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 128:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 129:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_init() function initializes the SmartFusion2 MSS Timer block for
 130:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   use as a 32-bit timer and selects the operating mode for Timer 1. This function
 131:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   takes the MSS Timer block out of reset in case this hasnt been done already,
 132:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   stops Timer 1, disables its interrupt and sets the Timer 1 operating mode.
 133:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Please note that the SmartFusion2 MSS Timer block cannot be used both as a
 134:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   64-bit and 32-bit timer. Calling MSS_TIM1_init() will overwrite any previous
 135:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   configuration of the MSS Timer as a 64-bit timer.
 136:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  
 137:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @param mode
 138:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     The mode parameter specifies whether the timer will operate in periodic or
 139:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     one-shot mode. Allowed values for this parameter are:
 140:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****         - MSS_TIMER_PERIODIC_MODE
 141:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****         - MSS_TIMER_ONE_SHOT_MODE
 142:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 143:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
 144:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 170              		.loc 2 144 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 1, uses_anonymous_args = 0
 174 0000 80B5     		push	{r7, lr}
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 7, -8
 177              		.cfi_offset 14, -4
 178 0002 82B0     		sub	sp, sp, #8
 179              		.cfi_def_cfa_offset 16
 180 0004 00AF     		add	r7, sp, #0
 181              		.cfi_def_cfa_register 7
 182 0006 0346     		mov	r3, r0
 183 0008 FB71     		strb	r3, [r7, #7]
 145:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
 184              		.loc 2 145 0
 185 000a 0E20     		movs	r0, #14
 186 000c FFF7FEFF 		bl	NVIC_DisableIRQ
 146:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     
 147:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
 187              		.loc 2 147 0
 188 0010 0F4A     		ldr	r2, .L11
 189 0012 0F4B     		ldr	r3, .L11
 190 0014 9B6C     		ldr	r3, [r3, #72]
 191 0016 23F04003 		bic	r3, r3, #64
 192 001a 9364     		str	r3, [r2, #72]
 148:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     
 149:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
 193              		.loc 2 149 0
 194 001c 4FF04023 		mov	r3, #1073758208
 195 0020 0022     		movs	r2, #0
 196 0022 5A65     		str	r2, [r3, #84]
 150:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     
 151:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
 197              		.loc 2 151 0
 198 0024 0B4B     		ldr	r3, .L11+4
 199 0026 0022     		movs	r2, #0
 200 0028 C3F88021 		str	r2, [r3, #384]
 152:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
 201              		.loc 2 152 0
 202 002c 094B     		ldr	r3, .L11+4
 203 002e 0022     		movs	r2, #0
 204 0030 C3F88821 		str	r2, [r3, #392]
 153:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
 205              		.loc 2 153 0
 206 0034 074A     		ldr	r2, .L11+4
 207 0036 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 208 0038 C2F88431 		str	r3, [r2, #388]
 154:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     
 155:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
 209              		.loc 2 155 0
 210 003c 4FF04023 		mov	r3, #1073758208
 211 0040 0122     		movs	r2, #1
 212 0042 1A61     		str	r2, [r3, #16]
 156:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
 213              		.loc 2 156 0
 214 0044 0E20     		movs	r0, #14
 215 0046 FFF7FEFF 		bl	NVIC_ClearPendingIRQ
 157:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 216              		.loc 2 157 0
 217 004a 0837     		adds	r7, r7, #8
 218              		.cfi_def_cfa_offset 8
 219 004c BD46     		mov	sp, r7
 220              		.cfi_def_cfa_register 13
 221              		@ sp needed
 222 004e 80BD     		pop	{r7, pc}
 223              	.L12:
 224              		.align	2
 225              	.L11:
 226 0050 00800340 		.word	1073971200
 227 0054 00000842 		.word	1107820544
 228              		.cfi_endproc
 229              	.LFE75:
 231              		.section	.text.MSS_TIM1_start,"ax",%progbits
 232              		.align	2
 233              		.thumb
 234              		.thumb_func
 236              	MSS_TIM1_start:
 237              	.LFB76:
 158:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 159:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 160:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_start() function enables Timer 1 and starts its down-counter
 161:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   decrementing from the load_value specified in previous calls to the
 162:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
 163:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Note: The MSS_TIM1_start() function is also used to resume the down-counter
 164:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****         if previously stopped using the MSS_TIM1_stop() function.
 165:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 166:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_start(void)
 167:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 238              		.loc 2 167 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243 0000 80B4     		push	{r7}
 244              		.cfi_def_cfa_offset 4
 245              		.cfi_offset 7, -4
 246 0002 00AF     		add	r7, sp, #0
 247              		.cfi_def_cfa_register 7
 168:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
 248              		.loc 2 168 0
 249 0004 034B     		ldr	r3, .L14
 250 0006 0122     		movs	r2, #1
 251 0008 C3F88021 		str	r2, [r3, #384]
 169:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 252              		.loc 2 169 0
 253 000c BD46     		mov	sp, r7
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 000e 5DF8047B 		ldr	r7, [sp], #4
 257              		.cfi_restore 7
 258              		.cfi_def_cfa_offset 0
 259 0012 7047     		bx	lr
 260              	.L15:
 261              		.align	2
 262              	.L14:
 263 0014 00000842 		.word	1107820544
 264              		.cfi_endproc
 265              	.LFE76:
 267              		.section	.text.MSS_TIM1_load_immediate,"ax",%progbits
 268              		.align	2
 269              		.thumb
 270              		.thumb_func
 272              	MSS_TIM1_load_immediate:
 273              	.LFB79:
 170:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 171:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 172:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
 173:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   decrementing.
 174:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 175:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_stop(void)
 176:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 177:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1ENABLE = 0u;    /* disable timer */
 178:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 179:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 180:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 181:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_get_current_value() returns the current value of the Timer 1
 182:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   down-counter.
 183:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
 184:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @return
 185:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     This function returns the 32-bits current value of the Timer 1 down-counter.
 186:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 187:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE uint32_t MSS_TIM1_get_current_value(void)
 188:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 189:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     return TIMER->TIM1_VAL;
 190:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 191:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 192:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 193:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_load_immediate() function loads the value passed by the
 194:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   load_value parameter into the Timer 1 down-counter. The counter will 
 195:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   decrement immediately from this value once Timer 1 is enabled. The MSS 
 196:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer will generate an interrupt when the counter reaches zero, if Timer 1
 197:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   interrupts are enabled. This function is intended to be used when Timer 1
 198:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   is configured for one-shot mode to time a single delay.
 199:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Note: The value passed by the load_value parameter is loaded immediately
 200:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****         into the down-counter regardless of whether Timer 1 is operating in
 201:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****         periodic or one-shot mode.
 202:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   
 203:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @param load_value
 204:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     The load_value parameter specifies the value from which the Timer 1 
 205:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     down-counter will start decrementing from.
 206:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 207:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
 208:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 274              		.loc 2 208 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 8
 277              		@ frame_needed = 1, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 279 0000 80B4     		push	{r7}
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 7, -4
 282 0002 83B0     		sub	sp, sp, #12
 283              		.cfi_def_cfa_offset 16
 284 0004 00AF     		add	r7, sp, #0
 285              		.cfi_def_cfa_register 7
 286 0006 7860     		str	r0, [r7, #4]
 209:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER->TIM1_LOADVAL = load_value;
 287              		.loc 2 209 0
 288 0008 4FF04022 		mov	r2, #1073758208
 289 000c 7B68     		ldr	r3, [r7, #4]
 290 000e 5360     		str	r3, [r2, #4]
 210:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 291              		.loc 2 210 0
 292 0010 0C37     		adds	r7, r7, #12
 293              		.cfi_def_cfa_offset 4
 294 0012 BD46     		mov	sp, r7
 295              		.cfi_def_cfa_register 13
 296              		@ sp needed
 297 0014 5DF8047B 		ldr	r7, [sp], #4
 298              		.cfi_restore 7
 299              		.cfi_def_cfa_offset 0
 300 0018 7047     		bx	lr
 301              		.cfi_endproc
 302              	.LFE79:
 304 001a 00BF     		.section	.text.MSS_TIM1_enable_irq,"ax",%progbits
 305              		.align	2
 306              		.thumb
 307              		.thumb_func
 309              	MSS_TIM1_enable_irq:
 310              	.LFB81:
 211:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 212:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 213:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_load_background() function is used to specify the value that will
 214:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   be reloaded into the Timer 1 down-counter the next time the counter reaches
 215:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   zero. This function is typically used when Timer 1 is configured for periodic
 216:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   mode operation to select or change the delay period between the interrupts
 217:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   generated by Timer 1.
 218:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  
 219:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   @param load_value
 220:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     The load_value parameter specifies the value that will be loaded into the
 221:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     Timer 1 down-counter the next time the down-counter reaches zero. The Timer
 222:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     1 down-counter will start decrementing from this value after the current
 223:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     count expires.
 224:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 225:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_load_background(uint32_t load_value)
 226:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 227:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER->TIM1_BGLOADVAL = load_value;
 228:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 229:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 230:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 231:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_enable_irq() function is used to enable interrupt generation for
 232:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer 1. This function also enables the interrupt in the Cortex-M3 interrupt
 233:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   controller. The Timer1_IRQHandler() function will be called when a Timer 1
 234:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   interrupt occurs.
 235:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Note: Note: 	A Timer1_IRQHandler() default implementation is defined, with
 236:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   weak linkage, in the SmartFusion2 CMSIS-PAL. You must provide your own
 237:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   implementation of the Timer1_IRQHandler() function, that will override the
 238:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   default implementation, to suit your application.
 239:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 240:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 241:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_enable_irq(void)
 242:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 311              		.loc 2 242 0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 1, uses_anonymous_args = 0
 315 0000 80B5     		push	{r7, lr}
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 7, -8
 318              		.cfi_offset 14, -4
 319 0002 00AF     		add	r7, sp, #0
 320              		.cfi_def_cfa_register 7
 243:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1INTEN = 1u;
 321              		.loc 2 243 0
 322 0004 034B     		ldr	r3, .L18
 323 0006 0122     		movs	r2, #1
 324 0008 C3F88821 		str	r2, [r3, #392]
 244:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     NVIC_EnableIRQ(Timer1_IRQn);
 325              		.loc 2 244 0
 326 000c 0E20     		movs	r0, #14
 327 000e FFF7FEFF 		bl	NVIC_EnableIRQ
 245:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 328              		.loc 2 245 0
 329 0012 80BD     		pop	{r7, pc}
 330              	.L19:
 331              		.align	2
 332              	.L18:
 333 0014 00000842 		.word	1107820544
 334              		.cfi_endproc
 335              	.LFE81:
 337              		.section	.text.MSS_TIM1_clear_irq,"ax",%progbits
 338              		.align	2
 339              		.thumb
 340              		.thumb_func
 342              	MSS_TIM1_clear_irq:
 343              	.LFB83:
 246:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 247:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 248:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_disable_irq() function is used to disable interrupt generation
 249:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   for Timer 1. This function also disables the interrupt in the Cortex-M3
 250:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   interrupt controller.
 251:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 252:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_disable_irq(void)
 253:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 254:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER_BITBAND->TIM1INTEN = 0u;
 255:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     NVIC_DisableIRQ(Timer1_IRQn);
 256:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 257:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 258:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** /*-------------------------------------------------------------------------*//**
 259:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   The MSS_TIM1_clear_irq() function is used to clear a pending interrupt from
 260:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Timer 1. This function also clears the interrupt in the Cortex-M3 interrupt
 261:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   controller.
 262:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   Note: You must call the MSS_TIM1_clear_irq() function as part of your
 263:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
 264:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   (ISR) in order to prevent the same interrupt event re-triggering a call to the
 265:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****   ISR.
 266:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 267:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****  */
 268:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** static __INLINE void MSS_TIM1_clear_irq(void)
 269:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** {
 344              		.loc 2 269 0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 1, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349 0000 80B4     		push	{r7}
 350              		.cfi_def_cfa_offset 4
 351              		.cfi_offset 7, -4
 352 0002 00AF     		add	r7, sp, #0
 353              		.cfi_def_cfa_register 7
 270:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
 354              		.loc 2 270 0
 355 0004 4FF04023 		mov	r3, #1073758208
 356 0008 0122     		movs	r2, #1
 357 000a 1A61     		str	r2, [r3, #16]
 271:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** 
 272:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     /*
 273:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****       To ensure all the previous instructions are completed, data barrier 
 274:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****       instruction is used. The dsb data barriers instruction completes,
 275:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****       only after all the previous instruction are completed. 
 276:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****      */
 277:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h ****     __ASM volatile ("dsb");
 358              		.loc 2 277 0
 359              	@ 277 "D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drive
 360 000c BFF34F8F 		dsb
 361              	@ 0 "" 2
 278:D:\Home2021\ChroZen-LC\LC_AS\SoC\Ch_AS_SF2_FW-git\SoftConsole4-SF2\SF2_hw_platform\src\drivers\mss_timer\mss_timer.h **** }
 362              		.loc 2 278 0
 363              		.thumb
 364 0010 BD46     		mov	sp, r7
 365              		.cfi_def_cfa_register 13
 366              		@ sp needed
 367 0012 5DF8047B 		ldr	r7, [sp], #4
 368              		.cfi_restore 7
 369              		.cfi_def_cfa_offset 0
 370 0016 7047     		bx	lr
 371              		.cfi_endproc
 372              	.LFE83:
 374              		.global	Time1mS
 375              		.section	.bss.Time1mS,"aw",%nobits
 376              		.align	2
 379              	Time1mS:
 380 0000 00000000 		.space	4
 381              		.section	.text.Timer1_IRQHandler,"ax",%progbits
 382              		.align	2
 383              		.global	Timer1_IRQHandler
 384              		.thumb
 385              		.thumb_func
 387              	Timer1_IRQHandler:
 388              	.LFB102:
 389              		.file 3 "../src/timer.c"
   1:../src/timer.c **** #include "config.h"
   2:../src/timer.c **** 
   3:../src/timer.c **** volatile uint32_t Time1mS = 0;
   4:../src/timer.c **** 
   5:../src/timer.c **** __attribute__((__interrupt__)) void Timer1_IRQHandler(void)
   6:../src/timer.c **** {
 390              		.loc 3 6 0
 391              		.cfi_startproc
 392              		@ Stack Align: May be called with mis-aligned SP.
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 1, uses_anonymous_args = 0
 395 0000 6846     		mov	r0, sp
 396              		.cfi_register 13, 0
 397 0002 20F00701 		bic	r1, r0, #7
 398 0006 8D46     		mov	sp, r1
 399 0008 89B5     		push	{r0, r3, r7, lr}
 400              		.cfi_def_cfa_offset 16
 401              		.cfi_offset 13, -16
 402              		.cfi_offset 3, -12
 403              		.cfi_offset 7, -8
 404              		.cfi_offset 14, -4
 405 000a 00AF     		add	r7, sp, #0
 406              		.cfi_def_cfa_register 7
   7:../src/timer.c **** 	Time1mS++;
 407              		.loc 3 7 0
 408 000c 054B     		ldr	r3, .L22
 409 000e 1B68     		ldr	r3, [r3]
 410 0010 0133     		adds	r3, r3, #1
 411 0012 044A     		ldr	r2, .L22
 412 0014 1360     		str	r3, [r2]
   8:../src/timer.c **** 
   9:../src/timer.c **** 	MSS_TIM1_clear_irq(); /* Clear TIM1 interrupt */
 413              		.loc 3 9 0
 414 0016 FFF7FEFF 		bl	MSS_TIM1_clear_irq
  10:../src/timer.c **** }
 415              		.loc 3 10 0
 416 001a BD46     		mov	sp, r7
 417              		.cfi_def_cfa_register 13
 418              		@ sp needed
 419 001c BDE88940 		pop	{r0, r3, r7, lr}
 420              		.cfi_restore 14
 421              		.cfi_restore 7
 422              		.cfi_restore 3
 423              		.cfi_restore 0
 424              		.cfi_def_cfa_offset 0
 425 0020 8546     		mov	sp, r0
 426 0022 7047     		bx	lr
 427              	.L23:
 428              		.align	2
 429              	.L22:
 430 0024 00000000 		.word	Time1mS
 431              		.cfi_endproc
 432              	.LFE102:
 434              		.section	.text.init_timer_1,"ax",%progbits
 435              		.align	2
 436              		.global	init_timer_1
 437              		.thumb
 438              		.thumb_func
 440              	init_timer_1:
 441              	.LFB103:
  11:../src/timer.c **** 
  12:../src/timer.c **** void init_timer_1()
  13:../src/timer.c **** {
 442              		.loc 3 13 0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 8
 445              		@ frame_needed = 1, uses_anonymous_args = 0
 446 0000 80B5     		push	{r7, lr}
 447              		.cfi_def_cfa_offset 8
 448              		.cfi_offset 7, -8
 449              		.cfi_offset 14, -4
 450 0002 82B0     		sub	sp, sp, #8
 451              		.cfi_def_cfa_offset 16
 452 0004 00AF     		add	r7, sp, #0
 453              		.cfi_def_cfa_register 7
  14:../src/timer.c **** 	uint32_t timer1_load_value;
  15:../src/timer.c **** 
  16:../src/timer.c ****     timer1_load_value = MSS_SYS_APB_0_CLK_FREQ / 1000;	// 1ms Timer Value
 454              		.loc 3 16 0
 455 0006 074B     		ldr	r3, .L25
 456 0008 7B60     		str	r3, [r7, #4]
  17:../src/timer.c **** 	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
 457              		.loc 3 17 0
 458 000a 0020     		movs	r0, #0
 459 000c FFF7FEFF 		bl	MSS_TIM1_init
  18:../src/timer.c **** 	MSS_TIM1_load_immediate( timer1_load_value );
 460              		.loc 3 18 0
 461 0010 7868     		ldr	r0, [r7, #4]
 462 0012 FFF7FEFF 		bl	MSS_TIM1_load_immediate
  19:../src/timer.c **** 	MSS_TIM1_start();
 463              		.loc 3 19 0
 464 0016 FFF7FEFF 		bl	MSS_TIM1_start
  20:../src/timer.c **** 	MSS_TIM1_enable_irq();
 465              		.loc 3 20 0
 466 001a FFF7FEFF 		bl	MSS_TIM1_enable_irq
  21:../src/timer.c **** }
 467              		.loc 3 21 0
 468 001e 0837     		adds	r7, r7, #8
 469              		.cfi_def_cfa_offset 8
 470 0020 BD46     		mov	sp, r7
 471              		.cfi_def_cfa_register 13
 472              		@ sp needed
 473 0022 80BD     		pop	{r7, pc}
 474              	.L26:
 475              		.align	2
 476              	.L25:
 477 0024 E0220200 		.word	140000
 478              		.cfi_endproc
 479              	.LFE103:
 481              		.section	.text.get_mili_time,"ax",%progbits
 482              		.align	2
 483              		.global	get_mili_time
 484              		.thumb
 485              		.thumb_func
 487              	get_mili_time:
 488              	.LFB104:
  22:../src/timer.c **** 
  23:../src/timer.c **** uint32_t get_mili_time()
  24:../src/timer.c **** {
 489              		.loc 3 24 0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 1, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 494 0000 80B4     		push	{r7}
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 7, -4
 497 0002 00AF     		add	r7, sp, #0
 498              		.cfi_def_cfa_register 7
  25:../src/timer.c **** 	return Time1mS;
 499              		.loc 3 25 0
 500 0004 034B     		ldr	r3, .L29
 501 0006 1B68     		ldr	r3, [r3]
  26:../src/timer.c **** }
 502              		.loc 3 26 0
 503 0008 1846     		mov	r0, r3
 504 000a BD46     		mov	sp, r7
 505              		.cfi_def_cfa_register 13
 506              		@ sp needed
 507 000c 5DF8047B 		ldr	r7, [sp], #4
 508              		.cfi_restore 7
 509              		.cfi_def_cfa_offset 0
 510 0010 7047     		bx	lr
 511              	.L30:
 512 0012 00BF     		.align	2
 513              	.L29:
 514 0014 00000000 		.word	Time1mS
 515              		.cfi_endproc
 516              	.LFE104:
 518              		.section	.text.diff_mili_time,"ax",%progbits
 519              		.align	2
 520              		.global	diff_mili_time
 521              		.thumb
 522              		.thumb_func
 524              	diff_mili_time:
 525              	.LFB105:
  27:../src/timer.c **** 
  28:../src/timer.c **** uint32_t diff_mili_time( uint32_t time)
  29:../src/timer.c **** {
 526              		.loc 3 29 0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 16
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530 0000 90B5     		push	{r4, r7, lr}
 531              		.cfi_def_cfa_offset 12
 532              		.cfi_offset 4, -12
 533              		.cfi_offset 7, -8
 534              		.cfi_offset 14, -4
 535 0002 85B0     		sub	sp, sp, #20
 536              		.cfi_def_cfa_offset 32
 537 0004 00AF     		add	r7, sp, #0
 538              		.cfi_def_cfa_register 7
 539 0006 7860     		str	r0, [r7, #4]
  30:../src/timer.c **** 	uint32_t elapse;
  31:../src/timer.c **** 
  32:../src/timer.c **** 	if(get_mili_time() >= time) {
 540              		.loc 3 32 0
 541 0008 FFF7FEFF 		bl	get_mili_time
 542 000c 0246     		mov	r2, r0
 543 000e 7B68     		ldr	r3, [r7, #4]
 544 0010 9A42     		cmp	r2, r3
 545 0012 06D3     		bcc	.L32
  33:../src/timer.c **** 		elapse = get_mili_time() - time;
 546              		.loc 3 33 0
 547 0014 FFF7FEFF 		bl	get_mili_time
 548 0018 0246     		mov	r2, r0
 549 001a 7B68     		ldr	r3, [r7, #4]
 550 001c D31A     		subs	r3, r2, r3
 551 001e FB60     		str	r3, [r7, #12]
 552 0020 06E0     		b	.L33
 553              	.L32:
  34:../src/timer.c **** 	}
  35:../src/timer.c **** 	else {
  36:../src/timer.c **** 		elapse = (UINT_MAX - time) -  get_mili_time();
 554              		.loc 3 36 0
 555 0022 7B68     		ldr	r3, [r7, #4]
 556 0024 DC43     		mvns	r4, r3
 557 0026 FFF7FEFF 		bl	get_mili_time
 558 002a 0346     		mov	r3, r0
 559 002c E31A     		subs	r3, r4, r3
 560 002e FB60     		str	r3, [r7, #12]
 561              	.L33:
  37:../src/timer.c **** 	}
  38:../src/timer.c **** 
  39:../src/timer.c **** 	return elapse;
 562              		.loc 3 39 0
 563 0030 FB68     		ldr	r3, [r7, #12]
  40:../src/timer.c **** }
 564              		.loc 3 40 0
 565 0032 1846     		mov	r0, r3
 566 0034 1437     		adds	r7, r7, #20
 567              		.cfi_def_cfa_offset 12
 568 0036 BD46     		mov	sp, r7
 569              		.cfi_def_cfa_register 13
 570              		@ sp needed
 571 0038 90BD     		pop	{r4, r7, pc}
 572              		.cfi_endproc
 573              	.LFE105:
 575 003a 00BF     		.text
 576              	.Letext0:
 577              		.file 4 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_def
 578              		.file 5 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.
 579              		.file 6 "D:\\Home2021\\ChroZen-LC\\LC_AS\\SoC\\Ch_AS_SF2_FW-git\\SoftConsole4-SF2\\SF2_hw_platform
DEFINED SYMBOLS
                            *ABS*:00000000 timer.c
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:19     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:23     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:62     .text.NVIC_EnableIRQ:0000002c $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:67     .text.NVIC_DisableIRQ:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:71     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:110    .text.NVIC_DisableIRQ:00000030 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:115    .text.NVIC_ClearPendingIRQ:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:119    .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:158    .text.NVIC_ClearPendingIRQ:00000030 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:163    .text.MSS_TIM1_init:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:167    .text.MSS_TIM1_init:00000000 MSS_TIM1_init
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:226    .text.MSS_TIM1_init:00000050 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:232    .text.MSS_TIM1_start:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:236    .text.MSS_TIM1_start:00000000 MSS_TIM1_start
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:263    .text.MSS_TIM1_start:00000014 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:268    .text.MSS_TIM1_load_immediate:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:272    .text.MSS_TIM1_load_immediate:00000000 MSS_TIM1_load_immediate
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:305    .text.MSS_TIM1_enable_irq:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:309    .text.MSS_TIM1_enable_irq:00000000 MSS_TIM1_enable_irq
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:333    .text.MSS_TIM1_enable_irq:00000014 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:338    .text.MSS_TIM1_clear_irq:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:342    .text.MSS_TIM1_clear_irq:00000000 MSS_TIM1_clear_irq
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:379    .bss.Time1mS:00000000 Time1mS
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:376    .bss.Time1mS:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:382    .text.Timer1_IRQHandler:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:387    .text.Timer1_IRQHandler:00000000 Timer1_IRQHandler
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:430    .text.Timer1_IRQHandler:00000024 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:435    .text.init_timer_1:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:440    .text.init_timer_1:00000000 init_timer_1
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:477    .text.init_timer_1:00000024 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:482    .text.get_mili_time:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:487    .text.get_mili_time:00000000 get_mili_time
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:514    .text.get_mili_time:00000014 $d
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:519    .text.diff_mili_time:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\cceXNy8i.s:524    .text.diff_mili_time:00000000 diff_mili_time
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.8a78f5deb025003dde8e8313b7e18811
                           .group:00000000 wm4.newlib.h.8.2702bca278809460f0af6fba1d84eb68
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4.config.h.220.a09b0b0de3c25be3f39d71990e617bff
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.ctype.h.29.655cb005a4d596b4713c7a42170c401a
                           .group:00000000 wm4.stdarg.h.31.72c3aa8d68b291953fa52b9471bcdff7
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4._default_types.h.6.35ee9e747940367bf2a634907d1c2382
                           .group:00000000 wm4.stddef.h.184.159df79b4ca79c76561572a55985524c
                           .group:00000000 wm4.cdefs.h.47.3052445825803de6c3a3b68ec8193866
                           .group:00000000 wm4.stddef.h.39.7e3d906ac58942e0b374c527445f5de5
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.158.61317cdbfb4026324507d123a50b0fd6
                           .group:00000000 wm4.reent.h.17.8bd9e4098e0428508c282cad794fae43
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.81.ded4e8fbe2d299b79c956dc834e43661
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.68.a99a2db1e55915cfd1b035cc1e9fcff1
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.158.a7efb00f6cbc6f43213b50e183c9830c
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.54.cd3744e0b066087ec8fbb1bdc22d1043
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4._intsup.h.10.b2832a532eae49c14d45880be6d4ca65
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.limits.h.2.9dea55bedb68394d9750fdf18fad85e9
                           .group:00000000 wm4.limits.h.60.b4bc9eda7e37043243f7148a2c6d0306
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.m2sxxx.h.14.987ea2aeaafde240411e8c56d47721f7
                           .group:00000000 wm4.core_cm3.h.43.614605f47657df9251f3b3f57590a49a
                           .group:00000000 wm4.core_cmInstr.h.39.addda81f1f3453ba31dd54fc5b6fcee8
                           .group:00000000 wm4.core_cm3.h.160.4f087d7d2b17fc46469486aedc40cf5c
                           .group:00000000 wm4.m2sxxx.h.2709.9eef8620912489dbc5c26e98701cdac3
                           .group:00000000 wm4.sys_config_mss_clocks.h.10.c7f4d81ec72bcea6cafb9cc9c2acf4ab
                           .group:00000000 wm4.sys_config.h.25.1448a2ceceaa3c2e8913533fa4e42cee
                           .group:00000000 wm4.mss_uart.h.258.ed2d082f8e6703bd440653ce1fa4b528
                           .group:00000000 wm4.assert.h.11.7fe9eb241be6b0fee772a1e693b81ae3
                           .group:00000000 wm4.mss_watchdog.h.135.cd7fdb2556dfc88c684a3bccbcbeffd0
                           .group:00000000 wm4.mss_nvm.h.54.53fe48cb67630dbcda63b96130444f53
                           .group:00000000 wm4.protocol.h.2.6a5796ea80238bc4f9a16400f98bef7e
                           .group:00000000 wm4.storage.h.2.37efc95cfbe2d56f733e692b6f73ffca
                           .group:00000000 wm4.system.h.2.8eca77f0cab86ca974940a82c5c17eab
                           .group:00000000 wm4.version.h.2.9d8026164faa16ae393ccbd448177fc2

NO UNDEFINED SYMBOLS
