============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 03 2024  10:53:10 am
  Module:                 counter
  Operating conditions:   slow_3_00V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
    Gate     Instances   Area                      Library                   
-----------------------------------------------------------------------------
AN21JI3VX1           6   90.317    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
AN22JI3VX1           1   17.562    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
DFRQJI3VX2           8  501.760    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
EN2JI3VX0            2   49.976    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
INJI3VX0             6   44.558    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
NA2JI3VX0           12  119.222    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
NO2JI3VX0            2   20.070    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
ON211JI3VX1          6  105.370    D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C 
-----------------------------------------------------------------------------
total               43  948.835                                              


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             8 501.760   52.9 
inverter               6  44.558    4.7 
logic                 29 402.517   42.4 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 43 948.835  100.0 

