{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tt_um_test; (run from /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: tt_um_test\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_tt_um_arraymultiplier -o sim.exe +define+SIMULATION /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/3-to-1 multiplexer.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/multiplier.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/multiplier_matrix.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/output.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/tt_um_arraymultiplier.v /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/tb_tt_um_arraymultiplier.sv (in eda.work/tt_um_test.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 7522 for /usr/local/bin/verilator\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:6:5: syntax error, unexpected input, expecting ','\n    6 |     input wire        data_valid,\n      |     ^~~~~\n        ... See the manual at https://verilator.org/verilator_doc.html?v=5.038 for more assistance.\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:7:5: syntax error, unexpected output\n    7 |     output reg        done,   \n      |     ^~~~~~\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:8:5: syntax error, unexpected output\n    8 |     output reg [7:0]  A [0:8], \n      |     ^~~~~~\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:9:5: syntax error, unexpected output\n    9 |     output reg [7:0]  B [0:8]\n      |     ^~~~~~\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:10:1: syntax error, unexpected ')', expecting ',' or ';'\n   10 | );\n      | ^\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:14:1: syntax error, unexpected always\n   14 | always @(posedge clk or negedge reset)\n      | ^~~~~~\n%Error: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/input.v:20:25: syntax error, unexpected IDENTIFIER\n   20 |         for (int i = 0; i < 9; i++) \n      |                         ^\n%Error: Exiting due to 7 error(s)\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/de550b96-2433-46c2-8c74-15ebde901251.edacmd/eda.work/tt_um_test.sim/compile.log\nINFO: [EDA] exec: returned with error (return code: 1)\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 8 tool errors\nERROR: [EDA] sim - verilator - tb_tt_um_arraymultiplier: exec returned with error code: 1\nINFO: [EDA] Wrote artifacts JSON: eda.work/tt_um_test.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 3343,
  "stdout_total_size": 3343,
  "message": "Simulation failed with return code 255",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 255,
  "start_time": 1771624840.3790827,
  "stop_time": 1771624840.6855927,
  "waves_returned": false,
  "wave_file": null,
  "wave_file_size": null,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 255",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 255"
}