ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.PLC_MessageHandle,"ax",%progbits
  16              		.align	1
  17              		.global	PLC_MessageHandle
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	PLC_MessageHandle:
  25              	.LFB65:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "plc.h"
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #include "string.h"
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** #define PWM_MAX 800
  43:Core/Src/main.c **** #define PWM_MIN 0
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** typedef enum{
  56:Core/Src/main.c ****   GET_BYTES,
  57:Core/Src/main.c ****   GET_NEW_MESSAGE,
  58:Core/Src/main.c ****   PROCESS_MESSAGE
  59:Core/Src/main.c **** }UARTState;
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** void PLC_MessageHandle(PLCMessage message)
  67:Core/Src/main.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  38 0004 6B46     		mov	r3, sp
  39 0006 83E80300 		stm	r3, {r0, r1}
  68:Core/Src/main.c ****   switch(message.messageType)
  40              		.loc 1 68 3 view .LVU1
  41              		.loc 1 68 17 is_stmt 0 view .LVU2
  42 000a 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
  43              		.loc 1 68 3 view .LVU3
  44 000e 022B     		cmp	r3, #2
  45 0010 0FD0     		beq	.L2
  46 0012 032B     		cmp	r3, #3
  47 0014 44D0     		beq	.L3
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 3


  48              	.L4:
  69:Core/Src/main.c ****   {
  70:Core/Src/main.c ****     case (PLC_ONOFF_MESSAGE):
  71:Core/Src/main.c ****     {
  72:Core/Src/main.c ****       switch(message.device.channel)
  73:Core/Src/main.c ****       {
  74:Core/Src/main.c ****         case (PLC_CHANNEL_01):
  75:Core/Src/main.c ****           if (message.payload == ON)
  76:Core/Src/main.c ****           {
  77:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
  78:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
  79:Core/Src/main.c ****           }
  80:Core/Src/main.c ****           else
  81:Core/Src/main.c ****           {
  82:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
  83:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
  84:Core/Src/main.c ****           }
  85:Core/Src/main.c ****           break;
  86:Core/Src/main.c ****         case (PLC_CHANNEL_02):
  87:Core/Src/main.c ****           if (message.payload == ON)
  88:Core/Src/main.c ****           {
  89:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
  90:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
  91:Core/Src/main.c ****           }
  92:Core/Src/main.c ****           else
  93:Core/Src/main.c ****           {
  94:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
  95:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
  96:Core/Src/main.c ****           }
  97:Core/Src/main.c ****           break; 
  98:Core/Src/main.c ****       }
  99:Core/Src/main.c ****       break;
 100:Core/Src/main.c ****     }
 101:Core/Src/main.c ****     case (PLC_PWM_MESSAGE):
 102:Core/Src/main.c ****     {
 103:Core/Src/main.c ****       switch (message.device.channel)
 104:Core/Src/main.c ****       {
 105:Core/Src/main.c ****         case (PLC_CHANNEL_01):
 106:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, message.payload);
 107:Core/Src/main.c ****           break;
 108:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 109:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, message.payload);
 110:Core/Src/main.c ****           break;  
 111:Core/Src/main.c ****       }
 112:Core/Src/main.c ****       break;
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c ****     case (PLC_RESPONSE_MESSAGE):
 115:Core/Src/main.c ****       break;
 116:Core/Src/main.c ****     default:
 117:Core/Src/main.c ****       break;
 118:Core/Src/main.c ****   }
 119:Core/Src/main.c ****   uint8_t buffer[8];
  49              		.loc 1 119 3 is_stmt 1 view .LVU4
 120:Core/Src/main.c ****   PLC_ResponseMessageGenerate(buffer, message);
  50              		.loc 1 120 3 view .LVU5
  51 0016 019A     		ldr	r2, [sp, #4]
  52 0018 0099     		ldr	r1, [sp]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 4


  53 001a 02A8     		add	r0, sp, #8
  54 001c FFF7FEFF 		bl	PLC_ResponseMessageGenerate
  55              	.LVL0:
 121:Core/Src/main.c ****   HAL_UART_Transmit_IT(&huart1, buffer, 8);
  56              		.loc 1 121 3 view .LVU6
  57 0020 0822     		movs	r2, #8
  58 0022 0DEB0201 		add	r1, sp, r2
  59 0026 2848     		ldr	r0, .L14
  60 0028 FFF7FEFF 		bl	HAL_UART_Transmit_IT
  61              	.LVL1:
 122:Core/Src/main.c **** }
  62              		.loc 1 122 1 is_stmt 0 view .LVU7
  63 002c 05B0     		add	sp, sp, #20
  64              	.LCFI2:
  65              		.cfi_remember_state
  66              		.cfi_def_cfa_offset 4
  67              		@ sp needed
  68 002e 5DF804FB 		ldr	pc, [sp], #4
  69              	.L2:
  70              	.LCFI3:
  71              		.cfi_restore_state
  72:Core/Src/main.c ****       {
  72              		.loc 1 72 7 is_stmt 1 view .LVU8
  72:Core/Src/main.c ****       {
  73              		.loc 1 72 28 is_stmt 0 view .LVU9
  74 0032 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
  75 0036 9B09     		lsrs	r3, r3, #6
  76 0038 012B     		cmp	r3, #1
  77 003a 0FD0     		beq	.L5
  78 003c 022B     		cmp	r3, #2
  79 003e EAD1     		bne	.L4
  87:Core/Src/main.c ****           {
  80              		.loc 1 87 11 is_stmt 1 view .LVU10
  87:Core/Src/main.c ****           {
  81              		.loc 1 87 22 is_stmt 0 view .LVU11
  82 0040 BDF80230 		ldrh	r3, [sp, #2]
  87:Core/Src/main.c ****           {
  83              		.loc 1 87 14 view .LVU12
  84 0044 012B     		cmp	r3, #1
  85 0046 21D0     		beq	.L12
  94:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
  86              		.loc 1 94 13 is_stmt 1 view .LVU13
  87 0048 0C21     		movs	r1, #12
  88 004a 2048     		ldr	r0, .L14+4
  89 004c FFF7FEFF 		bl	HAL_TIM_PWM_Stop
  90              	.LVL2:
  95:Core/Src/main.c ****           }
  91              		.loc 1 95 13 view .LVU14
  92 0050 0022     		movs	r2, #0
  93 0052 8021     		movs	r1, #128
  94 0054 1E48     		ldr	r0, .L14+8
  95 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
  96              	.LVL3:
  97 005a DCE7     		b	.L4
  98              	.L5:
  75:Core/Src/main.c ****           {
  99              		.loc 1 75 11 view .LVU15
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 5


  75:Core/Src/main.c ****           {
 100              		.loc 1 75 22 is_stmt 0 view .LVU16
 101 005c BDF80230 		ldrh	r3, [sp, #2]
  75:Core/Src/main.c ****           {
 102              		.loc 1 75 14 view .LVU17
 103 0060 012B     		cmp	r3, #1
 104 0062 09D0     		beq	.L13
  82:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
 105              		.loc 1 82 13 is_stmt 1 view .LVU18
 106 0064 0821     		movs	r1, #8
 107 0066 1948     		ldr	r0, .L14+4
 108 0068 FFF7FEFF 		bl	HAL_TIM_PWM_Stop
 109              	.LVL4:
  83:Core/Src/main.c ****           }
 110              		.loc 1 83 13 view .LVU19
 111 006c 0022     		movs	r2, #0
 112 006e 4021     		movs	r1, #64
 113 0070 1748     		ldr	r0, .L14+8
 114 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 115              	.LVL5:
 116 0076 CEE7     		b	.L4
 117              	.L13:
  77:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
 118              		.loc 1 77 13 view .LVU20
 119 0078 0821     		movs	r1, #8
 120 007a 1448     		ldr	r0, .L14+4
 121 007c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 122              	.LVL6:
  78:Core/Src/main.c ****           }
 123              		.loc 1 78 13 view .LVU21
 124 0080 0122     		movs	r2, #1
 125 0082 4021     		movs	r1, #64
 126 0084 1248     		ldr	r0, .L14+8
 127 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 128              	.LVL7:
 129 008a C4E7     		b	.L4
 130              	.L12:
  89:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
 131              		.loc 1 89 13 view .LVU22
 132 008c 0C21     		movs	r1, #12
 133 008e 0F48     		ldr	r0, .L14+4
 134 0090 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 135              	.LVL8:
  90:Core/Src/main.c ****           }
 136              		.loc 1 90 13 view .LVU23
 137 0094 0122     		movs	r2, #1
 138 0096 8021     		movs	r1, #128
 139 0098 0D48     		ldr	r0, .L14+8
 140 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL9:
 142 009e BAE7     		b	.L4
 143              	.L3:
 103:Core/Src/main.c ****       {
 144              		.loc 1 103 7 view .LVU24
 103:Core/Src/main.c ****       {
 145              		.loc 1 103 29 is_stmt 0 view .LVU25
 146 00a0 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 6


 147 00a4 9B09     		lsrs	r3, r3, #6
 148 00a6 012B     		cmp	r3, #1
 149 00a8 07D0     		beq	.L9
 150 00aa 022B     		cmp	r3, #2
 151 00ac B3D1     		bne	.L4
 109:Core/Src/main.c ****           break;  
 152              		.loc 1 109 11 is_stmt 1 view .LVU26
 153 00ae 074B     		ldr	r3, .L14+4
 154 00b0 1B68     		ldr	r3, [r3]
 155 00b2 BDF80220 		ldrh	r2, [sp, #2]
 156 00b6 1A64     		str	r2, [r3, #64]
 110:Core/Src/main.c ****       }
 157              		.loc 1 110 11 view .LVU27
 158 00b8 ADE7     		b	.L4
 159              	.L9:
 106:Core/Src/main.c ****           break;
 160              		.loc 1 106 11 view .LVU28
 161 00ba 044B     		ldr	r3, .L14+4
 162 00bc 1B68     		ldr	r3, [r3]
 163 00be BDF80220 		ldrh	r2, [sp, #2]
 164 00c2 DA63     		str	r2, [r3, #60]
 107:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 165              		.loc 1 107 11 view .LVU29
 166 00c4 A7E7     		b	.L4
 167              	.L15:
 168 00c6 00BF     		.align	2
 169              	.L14:
 170 00c8 00000000 		.word	huart1
 171 00cc 00000000 		.word	htim2
 172 00d0 000C0140 		.word	1073810432
 173              		.cfi_endproc
 174              	.LFE65:
 176              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 177              		.align	1
 178              		.global	HAL_UART_RxCpltCallback
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu softvfp
 184              	HAL_UART_RxCpltCallback:
 185              	.LVL10:
 186              	.LFB68:
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE END PFP */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 127:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 128:Core/Src/main.c **** uint8_t UART1_rxBuffer[1];
 129:Core/Src/main.c **** uint8_t message_buffer[PLC_LEN_OF_MESSAGE];
 130:Core/Src/main.c **** uint8_t byte_count = 0;
 131:Core/Src/main.c **** UARTState state = GET_BYTES;
 132:Core/Src/main.c **** /* USER CODE END 0 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief  The application entry point.
 136:Core/Src/main.c ****   * @retval int
 137:Core/Src/main.c ****   */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 7


 138:Core/Src/main.c **** int main(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE END 1 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 147:Core/Src/main.c ****   HAL_Init();
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* USER CODE END Init */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* Configure the system clock */
 154:Core/Src/main.c ****   SystemClock_Config();
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END SysInit */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* Initialize all configured peripherals */
 161:Core/Src/main.c ****   MX_GPIO_Init();
 162:Core/Src/main.c ****   MX_USART1_UART_Init();
 163:Core/Src/main.c ****   MX_ADC1_Init();
 164:Core/Src/main.c ****   MX_DMA_Init();
 165:Core/Src/main.c ****   MX_TIM2_Init();
 166:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 167:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE END 2 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* Infinite loop */
 172:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   while (1)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     /* USER CODE END WHILE */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 179:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 180:Core/Src/main.c ****     // {
 181:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, i);
 182:Core/Src/main.c ****     //   HAL_Delay(100);
 183:Core/Src/main.c ****     // }
 184:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 185:Core/Src/main.c ****     // {
 186:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 187:Core/Src/main.c ****     //   HAL_Delay(100);
 188:Core/Src/main.c ****     // }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     // for(uint16_t i = PWM_MAX; i > PWM_MIN; i -= 50)
 191:Core/Src/main.c ****     // {
 192:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 193:Core/Src/main.c ****     //   HAL_Delay(100);
 194:Core/Src/main.c ****     // }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 8


 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****     // HAL_GPIO_TogglePin(OF_CN1_GPIO_Port, OF_CN1_Pin);
 197:Core/Src/main.c ****       // HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 198:Core/Src/main.c ****       // PLCMessage message;
 199:Core/Src/main.c ****       // uint8_t buffer[10];
 200:Core/Src/main.c ****       // char* error = "error";
 201:Core/Src/main.c ****       // if (PLC_MessageParser(UART1_rxBuffer, &message) != HAL_OK)
 202:Core/Src/main.c ****       // {
 203:Core/Src/main.c ****       //   HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 204:Core/Src/main.c ****       // }
 205:Core/Src/main.c ****       // else
 206:Core/Src/main.c ****       // {
 207:Core/Src/main.c ****       //   PLC_MessageHandle(message);
 208:Core/Src/main.c ****       // }   
 209:Core/Src/main.c ****       if (state == PROCESS_MESSAGE)
 210:Core/Src/main.c ****       {
 211:Core/Src/main.c ****         //HAL_UART_Transmit_IT(&huart1, message_buffer, 10);
 212:Core/Src/main.c ****         HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 213:Core/Src/main.c ****         PLCMessage message;
 214:Core/Src/main.c ****         if (PLC_MessageParser(message_buffer, &message) != HAL_OK)
 215:Core/Src/main.c ****         {
 216:Core/Src/main.c ****           char* error = "error";
 217:Core/Src/main.c ****           HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 218:Core/Src/main.c ****         }
 219:Core/Src/main.c ****         else
 220:Core/Src/main.c ****         {
 221:Core/Src/main.c ****           PLC_MessageHandle(message);
 222:Core/Src/main.c ****         }
 223:Core/Src/main.c ****         state = GET_BYTES;
 224:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 225:Core/Src/main.c ****       }
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c ****   /* USER CODE END 3 */
 228:Core/Src/main.c **** }
 229:Core/Src/main.c **** /**
 230:Core/Src/main.c ****   * @brief System Clock Configuration
 231:Core/Src/main.c ****   * @retval None
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c **** void SystemClock_Config(void)
 234:Core/Src/main.c **** {
 235:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 236:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 237:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 240:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 245:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 249:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 250:Core/Src/main.c ****   {
 251:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 9


 252:Core/Src/main.c ****   }
 253:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 256:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 257:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 258:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 259:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 260:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****     Error_Handler();
 265:Core/Src/main.c ****   }
 266:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 267:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 268:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c **** }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 275:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 276:Core/Src/main.c **** {
 187              		.loc 1 276 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		.loc 1 276 1 is_stmt 0 view .LVU31
 192 0000 08B5     		push	{r3, lr}
 193              	.LCFI4:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 3, -8
 196              		.cfi_offset 14, -4
 277:Core/Src/main.c ****   switch (state)
 197              		.loc 1 277 3 is_stmt 1 view .LVU32
 198 0002 164B     		ldr	r3, .L24
 199 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 200 0006 13B1     		cbz	r3, .L17
 201 0008 012B     		cmp	r3, #1
 202 000a 13D0     		beq	.L18
 203              	.LVL11:
 204              	.L16:
 278:Core/Src/main.c ****   {
 279:Core/Src/main.c ****     case (GET_BYTES):
 280:Core/Src/main.c ****     {
 281:Core/Src/main.c ****       if (UART1_rxBuffer[0] == '$')
 282:Core/Src/main.c ****       {
 283:Core/Src/main.c ****         state = GET_NEW_MESSAGE;
 284:Core/Src/main.c ****         message_buffer[0] = '$';
 285:Core/Src/main.c ****         byte_count = 1;
 286:Core/Src/main.c ****       }
 287:Core/Src/main.c ****       HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 288:Core/Src/main.c ****       break;
 289:Core/Src/main.c ****     }
 290:Core/Src/main.c ****     case (GET_NEW_MESSAGE):
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 10


 291:Core/Src/main.c ****     {
 292:Core/Src/main.c ****       if (byte_count > 8)
 293:Core/Src/main.c ****       {
 294:Core/Src/main.c ****         state = PROCESS_MESSAGE;
 295:Core/Src/main.c ****         break;
 296:Core/Src/main.c ****       }
 297:Core/Src/main.c ****       else
 298:Core/Src/main.c ****       {
 299:Core/Src/main.c ****         message_buffer[byte_count] = UART1_rxBuffer[0];
 300:Core/Src/main.c ****         byte_count++;
 301:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 302:Core/Src/main.c ****       }
 303:Core/Src/main.c ****       break;
 304:Core/Src/main.c ****     }
 305:Core/Src/main.c ****     default:
 306:Core/Src/main.c ****       break;
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c ****   //HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 309:Core/Src/main.c **** }
 205              		.loc 1 309 1 is_stmt 0 view .LVU33
 206 000c 08BD     		pop	{r3, pc}
 207              	.LVL12:
 208              	.L17:
 281:Core/Src/main.c ****       {
 209              		.loc 1 281 7 is_stmt 1 view .LVU34
 281:Core/Src/main.c ****       {
 210              		.loc 1 281 25 is_stmt 0 view .LVU35
 211 000e 144B     		ldr	r3, .L24+4
 212 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 281:Core/Src/main.c ****       {
 213              		.loc 1 281 10 view .LVU36
 214 0012 242B     		cmp	r3, #36
 215 0014 05D0     		beq	.L23
 216              	.L20:
 287:Core/Src/main.c ****       break;
 217              		.loc 1 287 7 is_stmt 1 view .LVU37
 218 0016 0122     		movs	r2, #1
 219 0018 1149     		ldr	r1, .L24+4
 220 001a 1248     		ldr	r0, .L24+8
 221              	.LVL13:
 287:Core/Src/main.c ****       break;
 222              		.loc 1 287 7 is_stmt 0 view .LVU38
 223 001c FFF7FEFF 		bl	HAL_UART_Receive_IT
 224              	.LVL14:
 288:Core/Src/main.c ****     }
 225              		.loc 1 288 7 is_stmt 1 view .LVU39
 226 0020 F4E7     		b	.L16
 227              	.LVL15:
 228              	.L23:
 283:Core/Src/main.c ****         message_buffer[0] = '$';
 229              		.loc 1 283 9 view .LVU40
 283:Core/Src/main.c ****         message_buffer[0] = '$';
 230              		.loc 1 283 15 is_stmt 0 view .LVU41
 231 0022 0123     		movs	r3, #1
 232 0024 0D4A     		ldr	r2, .L24
 233 0026 1370     		strb	r3, [r2]
 284:Core/Src/main.c ****         byte_count = 1;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 11


 234              		.loc 1 284 9 is_stmt 1 view .LVU42
 284:Core/Src/main.c ****         byte_count = 1;
 235              		.loc 1 284 27 is_stmt 0 view .LVU43
 236 0028 0F4A     		ldr	r2, .L24+12
 237 002a 2421     		movs	r1, #36
 238 002c 1170     		strb	r1, [r2]
 285:Core/Src/main.c ****       }
 239              		.loc 1 285 9 is_stmt 1 view .LVU44
 285:Core/Src/main.c ****       }
 240              		.loc 1 285 20 is_stmt 0 view .LVU45
 241 002e 0F4A     		ldr	r2, .L24+16
 242 0030 1370     		strb	r3, [r2]
 243 0032 F0E7     		b	.L20
 244              	.L18:
 292:Core/Src/main.c ****       {
 245              		.loc 1 292 7 is_stmt 1 view .LVU46
 292:Core/Src/main.c ****       {
 246              		.loc 1 292 22 is_stmt 0 view .LVU47
 247 0034 0D4B     		ldr	r3, .L24+16
 248 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 292:Core/Src/main.c ****       {
 249              		.loc 1 292 10 view .LVU48
 250 0038 082B     		cmp	r3, #8
 251 003a 03D9     		bls	.L21
 294:Core/Src/main.c ****         break;
 252              		.loc 1 294 9 is_stmt 1 view .LVU49
 294:Core/Src/main.c ****         break;
 253              		.loc 1 294 15 is_stmt 0 view .LVU50
 254 003c 074B     		ldr	r3, .L24
 255 003e 0222     		movs	r2, #2
 256 0040 1A70     		strb	r2, [r3]
 295:Core/Src/main.c ****       }
 257              		.loc 1 295 9 is_stmt 1 view .LVU51
 258 0042 E3E7     		b	.L16
 259              	.L21:
 299:Core/Src/main.c ****         byte_count++;
 260              		.loc 1 299 9 view .LVU52
 299:Core/Src/main.c ****         byte_count++;
 261              		.loc 1 299 52 is_stmt 0 view .LVU53
 262 0044 0649     		ldr	r1, .L24+4
 263 0046 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 264              	.LVL16:
 299:Core/Src/main.c ****         byte_count++;
 265              		.loc 1 299 36 view .LVU54
 266 0048 074A     		ldr	r2, .L24+12
 267 004a D054     		strb	r0, [r2, r3]
 300:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 268              		.loc 1 300 9 is_stmt 1 view .LVU55
 300:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 269              		.loc 1 300 19 is_stmt 0 view .LVU56
 270 004c 0133     		adds	r3, r3, #1
 271 004e 074A     		ldr	r2, .L24+16
 272 0050 1370     		strb	r3, [r2]
 301:Core/Src/main.c ****       }
 273              		.loc 1 301 9 is_stmt 1 view .LVU57
 274 0052 0122     		movs	r2, #1
 275 0054 0348     		ldr	r0, .L24+8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 12


 276 0056 FFF7FEFF 		bl	HAL_UART_Receive_IT
 277              	.LVL17:
 303:Core/Src/main.c ****     }
 278              		.loc 1 303 7 view .LVU58
 279              		.loc 1 309 1 is_stmt 0 view .LVU59
 280 005a D7E7     		b	.L16
 281              	.L25:
 282              		.align	2
 283              	.L24:
 284 005c 00000000 		.word	.LANCHOR0
 285 0060 00000000 		.word	UART1_rxBuffer
 286 0064 00000000 		.word	huart1
 287 0068 00000000 		.word	message_buffer
 288 006c 00000000 		.word	.LANCHOR1
 289              		.cfi_endproc
 290              	.LFE68:
 292              		.section	.text.Error_Handler,"ax",%progbits
 293              		.align	1
 294              		.global	Error_Handler
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu softvfp
 300              	Error_Handler:
 301              	.LFB69:
 310:Core/Src/main.c **** /* USER CODE END 4 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /**
 313:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 314:Core/Src/main.c ****   * @retval None
 315:Core/Src/main.c ****   */
 316:Core/Src/main.c **** void Error_Handler(void)
 317:Core/Src/main.c **** {
 302              		.loc 1 317 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ Volatile: function does not return.
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 318:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 319:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 320:Core/Src/main.c ****   __disable_irq();
 308              		.loc 1 320 3 view .LVU61
 309              	.LBB4:
 310              	.LBI4:
 311              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 13


  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 14


  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 15


 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 312              		.loc 2 140 27 view .LVU62
 313              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 314              		.loc 2 142 3 view .LVU63
 315              		.syntax unified
 316              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 317 0000 72B6     		cpsid i
 318              	@ 0 "" 2
 319              		.thumb
 320              		.syntax unified
 321              	.L27:
 322              	.LBE5:
 323              	.LBE4:
 321:Core/Src/main.c ****   while (1)
 324              		.loc 1 321 3 discriminator 1 view .LVU64
 322:Core/Src/main.c ****   {
 323:Core/Src/main.c ****   }
 325              		.loc 1 323 3 discriminator 1 view .LVU65
 321:Core/Src/main.c ****   while (1)
 326              		.loc 1 321 9 discriminator 1 view .LVU66
 327 0002 FEE7     		b	.L27
 328              		.cfi_endproc
 329              	.LFE69:
 331              		.section	.text.SystemClock_Config,"ax",%progbits
 332              		.align	1
 333              		.global	SystemClock_Config
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu softvfp
 339              	SystemClock_Config:
 340              	.LFB67:
 234:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 341              		.loc 1 234 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 80
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345 0000 00B5     		push	{lr}
 346              	.LCFI5:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 14, -4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 16


 349 0002 95B0     		sub	sp, sp, #84
 350              	.LCFI6:
 351              		.cfi_def_cfa_offset 88
 235:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 352              		.loc 1 235 3 view .LVU68
 235:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 353              		.loc 1 235 22 is_stmt 0 view .LVU69
 354 0004 0023     		movs	r3, #0
 355 0006 0D93     		str	r3, [sp, #52]
 356 0008 0F93     		str	r3, [sp, #60]
 357 000a 1093     		str	r3, [sp, #64]
 236:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 358              		.loc 1 236 3 is_stmt 1 view .LVU70
 236:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 359              		.loc 1 236 22 is_stmt 0 view .LVU71
 360 000c 0593     		str	r3, [sp, #20]
 361 000e 0693     		str	r3, [sp, #24]
 362 0010 0793     		str	r3, [sp, #28]
 363 0012 0893     		str	r3, [sp, #32]
 364 0014 0993     		str	r3, [sp, #36]
 237:Core/Src/main.c **** 
 365              		.loc 1 237 3 is_stmt 1 view .LVU72
 237:Core/Src/main.c **** 
 366              		.loc 1 237 28 is_stmt 0 view .LVU73
 367 0016 0193     		str	r3, [sp, #4]
 368 0018 0293     		str	r3, [sp, #8]
 369 001a 0393     		str	r3, [sp, #12]
 370 001c 0493     		str	r3, [sp, #16]
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 371              		.loc 1 242 3 is_stmt 1 view .LVU74
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 372              		.loc 1 242 36 is_stmt 0 view .LVU75
 373 001e 0121     		movs	r1, #1
 374 0020 0A91     		str	r1, [sp, #40]
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 375              		.loc 1 243 3 is_stmt 1 view .LVU76
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 376              		.loc 1 243 30 is_stmt 0 view .LVU77
 377 0022 4FF48032 		mov	r2, #65536
 378 0026 0B92     		str	r2, [sp, #44]
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 379              		.loc 1 244 3 is_stmt 1 view .LVU78
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 380              		.loc 1 244 36 is_stmt 0 view .LVU79
 381 0028 0C93     		str	r3, [sp, #48]
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 382              		.loc 1 245 3 is_stmt 1 view .LVU80
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 383              		.loc 1 245 30 is_stmt 0 view .LVU81
 384 002a 0E91     		str	r1, [sp, #56]
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 385              		.loc 1 246 3 is_stmt 1 view .LVU82
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 386              		.loc 1 246 34 is_stmt 0 view .LVU83
 387 002c 0223     		movs	r3, #2
 388 002e 1193     		str	r3, [sp, #68]
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 17


 389              		.loc 1 247 3 is_stmt 1 view .LVU84
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 390              		.loc 1 247 35 is_stmt 0 view .LVU85
 391 0030 1292     		str	r2, [sp, #72]
 248:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 392              		.loc 1 248 3 is_stmt 1 view .LVU86
 248:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 393              		.loc 1 248 32 is_stmt 0 view .LVU87
 394 0032 4FF4E013 		mov	r3, #1835008
 395 0036 1393     		str	r3, [sp, #76]
 249:Core/Src/main.c ****   {
 396              		.loc 1 249 3 is_stmt 1 view .LVU88
 249:Core/Src/main.c ****   {
 397              		.loc 1 249 7 is_stmt 0 view .LVU89
 398 0038 0AA8     		add	r0, sp, #40
 399 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
 400              	.LVL18:
 249:Core/Src/main.c ****   {
 401              		.loc 1 249 6 view .LVU90
 402 003e C8B9     		cbnz	r0, .L33
 255:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 403              		.loc 1 255 3 is_stmt 1 view .LVU91
 255:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 404              		.loc 1 255 31 is_stmt 0 view .LVU92
 405 0040 0F23     		movs	r3, #15
 406 0042 0593     		str	r3, [sp, #20]
 257:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 407              		.loc 1 257 3 is_stmt 1 view .LVU93
 257:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 408              		.loc 1 257 34 is_stmt 0 view .LVU94
 409 0044 0221     		movs	r1, #2
 410 0046 0691     		str	r1, [sp, #24]
 258:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 411              		.loc 1 258 3 is_stmt 1 view .LVU95
 258:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 412              		.loc 1 258 35 is_stmt 0 view .LVU96
 413 0048 0023     		movs	r3, #0
 414 004a 0793     		str	r3, [sp, #28]
 259:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 415              		.loc 1 259 3 is_stmt 1 view .LVU97
 259:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 416              		.loc 1 259 36 is_stmt 0 view .LVU98
 417 004c 4FF48062 		mov	r2, #1024
 418 0050 0892     		str	r2, [sp, #32]
 260:Core/Src/main.c **** 
 419              		.loc 1 260 3 is_stmt 1 view .LVU99
 260:Core/Src/main.c **** 
 420              		.loc 1 260 36 is_stmt 0 view .LVU100
 421 0052 0993     		str	r3, [sp, #36]
 262:Core/Src/main.c ****   {
 422              		.loc 1 262 3 is_stmt 1 view .LVU101
 262:Core/Src/main.c ****   {
 423              		.loc 1 262 7 is_stmt 0 view .LVU102
 424 0054 05A8     		add	r0, sp, #20
 425 0056 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 426              	.LVL19:
 262:Core/Src/main.c ****   {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 18


 427              		.loc 1 262 6 view .LVU103
 428 005a 68B9     		cbnz	r0, .L34
 266:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 429              		.loc 1 266 3 is_stmt 1 view .LVU104
 266:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 430              		.loc 1 266 38 is_stmt 0 view .LVU105
 431 005c 0223     		movs	r3, #2
 432 005e 0193     		str	r3, [sp, #4]
 267:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 433              		.loc 1 267 3 is_stmt 1 view .LVU106
 267:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 434              		.loc 1 267 35 is_stmt 0 view .LVU107
 435 0060 4FF40043 		mov	r3, #32768
 436 0064 0393     		str	r3, [sp, #12]
 268:Core/Src/main.c ****   {
 437              		.loc 1 268 3 is_stmt 1 view .LVU108
 268:Core/Src/main.c ****   {
 438              		.loc 1 268 7 is_stmt 0 view .LVU109
 439 0066 01A8     		add	r0, sp, #4
 440 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 441              	.LVL20:
 268:Core/Src/main.c ****   {
 442              		.loc 1 268 6 view .LVU110
 443 006c 30B9     		cbnz	r0, .L35
 272:Core/Src/main.c **** 
 444              		.loc 1 272 1 view .LVU111
 445 006e 15B0     		add	sp, sp, #84
 446              	.LCFI7:
 447              		.cfi_remember_state
 448              		.cfi_def_cfa_offset 4
 449              		@ sp needed
 450 0070 5DF804FB 		ldr	pc, [sp], #4
 451              	.L33:
 452              	.LCFI8:
 453              		.cfi_restore_state
 251:Core/Src/main.c ****   }
 454              		.loc 1 251 5 is_stmt 1 view .LVU112
 455 0074 FFF7FEFF 		bl	Error_Handler
 456              	.LVL21:
 457              	.L34:
 264:Core/Src/main.c ****   }
 458              		.loc 1 264 5 view .LVU113
 459 0078 FFF7FEFF 		bl	Error_Handler
 460              	.LVL22:
 461              	.L35:
 270:Core/Src/main.c ****   }
 462              		.loc 1 270 5 view .LVU114
 463 007c FFF7FEFF 		bl	Error_Handler
 464              	.LVL23:
 465              		.cfi_endproc
 466              	.LFE67:
 468              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 469              		.align	2
 470              	.LC0:
 471 0000 6572726F 		.ascii	"error\000"
 471      7200
 472              		.section	.text.main,"ax",%progbits
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 19


 473              		.align	1
 474              		.global	main
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu softvfp
 480              	main:
 481              	.LFB66:
 139:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 482              		.loc 1 139 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 8
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486 0000 00B5     		push	{lr}
 487              	.LCFI9:
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 14, -4
 490 0002 83B0     		sub	sp, sp, #12
 491              	.LCFI10:
 492              		.cfi_def_cfa_offset 16
 147:Core/Src/main.c **** 
 493              		.loc 1 147 3 view .LVU116
 494 0004 FFF7FEFF 		bl	HAL_Init
 495              	.LVL24:
 154:Core/Src/main.c **** 
 496              		.loc 1 154 3 view .LVU117
 497 0008 FFF7FEFF 		bl	SystemClock_Config
 498              	.LVL25:
 161:Core/Src/main.c ****   MX_USART1_UART_Init();
 499              		.loc 1 161 3 view .LVU118
 500 000c FFF7FEFF 		bl	MX_GPIO_Init
 501              	.LVL26:
 162:Core/Src/main.c ****   MX_ADC1_Init();
 502              		.loc 1 162 3 view .LVU119
 503 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 504              	.LVL27:
 163:Core/Src/main.c ****   MX_DMA_Init();
 505              		.loc 1 163 3 view .LVU120
 506 0014 FFF7FEFF 		bl	MX_ADC1_Init
 507              	.LVL28:
 164:Core/Src/main.c ****   MX_TIM2_Init();
 508              		.loc 1 164 3 view .LVU121
 509 0018 FFF7FEFF 		bl	MX_DMA_Init
 510              	.LVL29:
 165:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 511              		.loc 1 165 3 view .LVU122
 512 001c FFF7FEFF 		bl	MX_TIM2_Init
 513              	.LVL30:
 167:Core/Src/main.c **** 
 514              		.loc 1 167 3 view .LVU123
 515 0020 0122     		movs	r2, #1
 516 0022 1349     		ldr	r1, .L42
 517 0024 1348     		ldr	r0, .L42+4
 518 0026 FFF7FEFF 		bl	HAL_UART_Receive_IT
 519              	.LVL31:
 520 002a 0CE0     		b	.L37
 521              	.L38:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 20


 522              	.LBB6:
 221:Core/Src/main.c ****         }
 523              		.loc 1 221 11 view .LVU124
 524 002c 02AB     		add	r3, sp, #8
 525 002e 13E90300 		ldmdb	r3, {r0, r1}
 526 0032 FFF7FEFF 		bl	PLC_MessageHandle
 527              	.LVL32:
 528              	.L39:
 223:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 529              		.loc 1 223 9 view .LVU125
 223:Core/Src/main.c ****         HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 530              		.loc 1 223 15 is_stmt 0 view .LVU126
 531 0036 104B     		ldr	r3, .L42+8
 532 0038 0022     		movs	r2, #0
 533 003a 1A70     		strb	r2, [r3]
 224:Core/Src/main.c ****       }
 534              		.loc 1 224 9 is_stmt 1 view .LVU127
 535 003c 0122     		movs	r2, #1
 536 003e 0C49     		ldr	r1, .L42
 537 0040 0C48     		ldr	r0, .L42+4
 538 0042 FFF7FEFF 		bl	HAL_UART_Receive_IT
 539              	.LVL33:
 540              	.L37:
 541              	.LBE6:
 174:Core/Src/main.c ****   {
 542              		.loc 1 174 3 view .LVU128
 209:Core/Src/main.c ****       {
 543              		.loc 1 209 7 view .LVU129
 209:Core/Src/main.c ****       {
 544              		.loc 1 209 17 is_stmt 0 view .LVU130
 545 0046 0C4B     		ldr	r3, .L42+8
 546 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 209:Core/Src/main.c ****       {
 547              		.loc 1 209 10 view .LVU131
 548 004a 022B     		cmp	r3, #2
 549 004c FBD1     		bne	.L37
 550              	.LBB8:
 212:Core/Src/main.c ****         PLCMessage message;
 551              		.loc 1 212 9 is_stmt 1 view .LVU132
 552 004e 4FF40051 		mov	r1, #8192
 553 0052 0A48     		ldr	r0, .L42+12
 554 0054 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 555              	.LVL34:
 213:Core/Src/main.c ****         if (PLC_MessageParser(message_buffer, &message) != HAL_OK)
 556              		.loc 1 213 9 view .LVU133
 214:Core/Src/main.c ****         {
 557              		.loc 1 214 9 view .LVU134
 214:Core/Src/main.c ****         {
 558              		.loc 1 214 13 is_stmt 0 view .LVU135
 559 0058 6946     		mov	r1, sp
 560 005a 0948     		ldr	r0, .L42+16
 561 005c FFF7FEFF 		bl	PLC_MessageParser
 562              	.LVL35:
 214:Core/Src/main.c ****         {
 563              		.loc 1 214 12 view .LVU136
 564 0060 0028     		cmp	r0, #0
 565 0062 E3D0     		beq	.L38
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 21


 566              	.LBB7:
 216:Core/Src/main.c ****           HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 567              		.loc 1 216 11 is_stmt 1 view .LVU137
 568              	.LVL36:
 217:Core/Src/main.c ****         }
 569              		.loc 1 217 11 view .LVU138
 570 0064 0522     		movs	r2, #5
 571 0066 0749     		ldr	r1, .L42+20
 572 0068 0248     		ldr	r0, .L42+4
 573 006a FFF7FEFF 		bl	HAL_UART_Transmit_IT
 574              	.LVL37:
 575              	.LBE7:
 576 006e E2E7     		b	.L39
 577              	.L43:
 578              		.align	2
 579              	.L42:
 580 0070 00000000 		.word	UART1_rxBuffer
 581 0074 00000000 		.word	huart1
 582 0078 00000000 		.word	.LANCHOR0
 583 007c 00100140 		.word	1073811456
 584 0080 00000000 		.word	message_buffer
 585 0084 00000000 		.word	.LC0
 586              	.LBE8:
 587              		.cfi_endproc
 588              	.LFE66:
 590              		.global	state
 591              		.global	byte_count
 592              		.comm	message_buffer,8,4
 593              		.comm	UART1_rxBuffer,1,4
 594              		.section	.bss.byte_count,"aw",%nobits
 595              		.set	.LANCHOR1,. + 0
 598              	byte_count:
 599 0000 00       		.space	1
 600              		.section	.bss.state,"aw",%nobits
 601              		.set	.LANCHOR0,. + 0
 604              	state:
 605 0000 00       		.space	1
 606              		.text
 607              	.Letext0:
 608              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 609              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 610              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 611              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 612              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 613              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 614              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 615              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 616              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 617              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 618              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 619              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 620              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 621              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 622              		.file 17 "Core/Inc/adc.h"
 623              		.file 18 "Core/Inc/tim.h"
 624              		.file 19 "Core/Inc/usart.h"
 625              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-non
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 22


 626              		.file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 627              		.file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 628              		.file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 629              		.file 24 "Core/Inc/plc.h"
 630              		.file 25 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 631              		.file 26 "Core/Inc/gpio.h"
 632              		.file 27 "Core/Inc/dma.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:16     .text.PLC_MessageHandle:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:24     .text.PLC_MessageHandle:00000000 PLC_MessageHandle
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:170    .text.PLC_MessageHandle:000000c8 $d
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:177    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:184    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:284    .text.HAL_UART_RxCpltCallback:0000005c $d
                            *COM*:00000001 UART1_rxBuffer
                            *COM*:00000008 message_buffer
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:293    .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:300    .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:332    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:339    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:469    .rodata.main.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:473    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:480    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:580    .text.main:00000070 $d
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:604    .bss.state:00000000 state
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:598    .bss.byte_count:00000000 byte_count
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:599    .bss.byte_count:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccjgCkH1.s:605    .bss.state:00000000 $d

UNDEFINED SYMBOLS
PLC_ResponseMessageGenerate
HAL_UART_Transmit_IT
HAL_TIM_PWM_Stop
HAL_GPIO_WritePin
HAL_TIM_PWM_Start
huart1
htim2
HAL_UART_Receive_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_ADC1_Init
MX_DMA_Init
MX_TIM2_Init
HAL_GPIO_TogglePin
PLC_MessageParser
