# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 419.5 0.000512 2048 0.2 3750 19712 5.03139 3.58006 180.666 104.792 294.174 294.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 419.5 0.000512 2048 0.2 3750 19872 5.03226 3.56966 212.31 105 326.018 326.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 419.5 0.000512 2048 0.2 3750 19520 5.00122 3.54851 215.283 104.593 328.532 328.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 419.5 0.000512 2048 0.2 3750 19584 5.01056 3.56557 204.299 104.468 317.456 317.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 419.5 0.000512 2048 0.2 3750 19600 5.03411 3.56144 205.181 104.518 318.4 318.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 419.5 0.000512 2048 0.2 3750 19264 4.98589 3.5183 207.444 103.891 319.95 320.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 419.5 0.000512 2048 0.2 3750 19680 5.04442 3.5681 212.429 105.175 326.323 326.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 419.5 0.000512 2048 0.2 3750 19456 5.06061 3.59117 205.051 105.309 319.126 319.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 419.5 0.000512 2048 0.2 3750 19200 4.98461 3.5305 202.646 104.104 315.38 315.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 419.5 0.000512 2048 0.2 3750 19200 4.99411 3.51642 217.431 103.812 329.861 329.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 419.5 0.000512 2048 0.2 3750 18432 4.95206 3.46925 238.599 102.587 349.72 349.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 419.5 0.000512 2048 0.2 3750 19840 5.02413 3.57379 180.101 104.621 293.433 293.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 419.5 0.000512 2048 0.2 3750 19840 5.03056 3.56608 184.721 104.655 298.081 298.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 419.5 0.000512 2048 0.2 3750 19968 5.03005 3.57533 183.07 105.265 297.054 297.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 419.5 0.000512 2048 0.2 3750 19936 5.04502 3.58131 186.115 104.968 299.823 299.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 419.5 0.000512 2048 0.2 3750 19712 5.03162 3.58387 185.343 105.137 299.204 299.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 419.5 0.000512 2048 0.2 3750 19872 5.03389 3.56563 216.641 104.76 330.111 330.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 419.5 0.000512 2048 0.2 3750 19520 5.00765 3.54902 208.262 104.243 321.171 321.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 419.5 0.000512 2048 0.2 3750 19584 5.00819 3.56352 221.71 104.421 334.817 334.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 419.5 0.000512 2048 0.2 3750 19600 5.03603 3.56819 218.67 104.62 332.003 332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 419.5 0.000512 2048 0.2 3750 19264 4.98634 3.51968 216.004 104.16 328.775 328.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 419.5 0.000512 2048 0.2 3750 19680 5.0576 3.57453 219.221 104.869 332.829 332.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 419.5 0.000512 2048 0.2 3750 19456 5.06134 3.59011 208.803 104.943 322.506 322.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 419.5 0.000512 2048 0.2 3750 19200 4.97725 3.53219 232.547 103.735 344.901 344.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 419.5 0.000512 2048 0.2 3750 19200 4.9953 3.51738 238.279 103.785 350.691 350.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 419.5 0.000512 2048 0.2 3750 18432 4.95069 3.47142 209.384 102.579 320.501 320.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 419.5 0.000512 2048 0.2 3760 19840 5.01619 3.57424 172.459 104.707 285.865 285.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 419.5 0.000512 2048 0.2 3760 19840 5.02723 3.56966 191.594 104.642 304.94 305.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 419.5 0.000512 2048 0.2 3760 19776 5.04019 3.57482 179.849 104.835 293.407 293.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 419.5 0.000512 2048 0.2 3760 19936 5.04848 3.57603 183.493 105.243 297.467 297.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 419.5 0.000512 2048 0.2 3760 19712 5.02966 3.5799 181.98 105.063 295.762 295.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 419.5 0.000512 2048 0.2 3760 19584 5.04592 3.56966 222.159 104.742 335.628 335.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 419.5 0.000512 2048 0.2 3760 19008 5.00934 3.5408 157.666 104.174 270.496 270.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 419.5 0.000512 2048 0.2 3760 19520 5.00368 3.54499 217.627 104.347 330.635 330.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 419.5 0.000512 2048 0.2 3760 19200 4.96557 3.52461 153.977 103.686 266.261 266.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 419.5 0.000512 2048 0.2 3760 19584 5.00509 3.56762 202.599 104.549 315.83 315.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 419.5 0.000512 2048 0.2 3760 19200 4.98144 3.52486 147.364 103.776 259.755 259.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 419.5 0.000512 2048 0.2 3760 19600 5.03978 3.5688 209.909 104.929 323.554 323.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 419.5 0.000512 2048 0.2 3760 19200 4.99779 3.51696 152.357 103.791 264.771 264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 419.5 0.000512 2048 0.2 3760 19264 4.99139 3.51482 259.388 104.162 372.164 372.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 419.5 0.000512 2048 0.2 3760 18816 5.02342 3.5455 169.567 104.531 282.772 282.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 419.5 0.000512 2048 0.2 3760 19680 5.04829 3.57155 254.491 104.857 368.076 368.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 419.5 0.000512 2048 0.2 3760 19200 4.98278 3.51437 174.266 104.157 287.029 287.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 419.5 0.000512 2048 0.2 3760 19456 5.05674 3.5936 245.084 104.996 358.843 358.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 419.5 0.000512 2048 0.2 3760 18432 4.95584 3.4711 164.14 102.584 275.259 275.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 419.5 0.000512 2048 0.2 3760 19200 4.97891 3.5287 215.159 104.028 327.802 327.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 419.5 0.000512 2048 0.2 3760 18432 5.04086 3.55328 144.543 104.279 257.526 257.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 419.5 0.000512 2048 0.2 3760 19200 5.00333 3.51642 224.214 104.122 336.963 337.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 419.5 0.000512 2048 0.2 3760 19200 5.01443 3.5471 165.31 104.347 278.326 278.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 419.5 0.000512 2048 0.2 3768 19840 5.01526 3.57581 170.744 104.677 284.127 284.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 419.5 0.000512 2048 0.2 3768 19680 5.03859 3.5696 179.33 104.641 292.686 292.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 419.5 0.000512 2048 0.2 3768 19776 5.03302 3.57082 177.844 104.927 291.484 291.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 419.5 0.000512 2048 0.2 3768 19584 5.00122 3.56896 120.914 104.424 234.02 234.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 419.5 0.000512 2048 0.2 3768 19712 5.05658 3.57571 201.76 104.929 315.428 315.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 419.5 0.000512 2048 0.2 3768 19264 4.98666 3.52182 132.014 104.227 244.86 244.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 419.5 0.000512 2048 0.2 3768 19712 5.02141 3.57786 193.063 105.101 306.872 306.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 419.5 0.000512 2048 0.2 3768 19456 5.05664 3.59219 131.864 105.312 245.938 246.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 419.5 0.000512 2048 0.2 3768 19584 5.04013 3.56819 215.803 105.071 329.59 329.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 419.5 0.000512 2048 0.2 3768 19008 5.00963 3.54259 153.938 104.176 266.78 266.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 419.5 0.000512 2048 0.2 3768 19520 5.00294 3.54611 206.051 104.327 319.034 319.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 419.5 0.000512 2048 0.2 3768 19200 4.96938 3.5248 150.468 103.7 262.774 262.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 419.5 0.000512 2048 0.2 3768 19584 5.00147 3.56944 255.731 104.804 369.217 369.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 419.5 0.000512 2048 0.2 3768 19200 4.97974 3.52307 165.535 103.763 277.909 278.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 419.5 0.000512 2048 0.2 3768 19600 5.03907 3.56726 252.105 104.615 365.44 365.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 419.5 0.000512 2048 0.2 3768 19200 4.99738 3.5153 173.323 104.051 285.999 286.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 419.5 0.000512 2048 0.2 3768 19264 4.98355 3.51766 243.488 103.916 356.019 356.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 419.5 0.000512 2048 0.2 3768 18816 5.02426 3.55126 163.253 104.465 276.405 276.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 419.5 0.000512 2048 0.2 3768 19680 5.04861 3.57114 239.673 105.128 353.531 353.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 419.5 0.000512 2048 0.2 3768 19200 4.98954 3.51837 161.761 103.803 274.182 274.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 419.5 0.000512 2048 0.2 3768 19456 5.05846 3.58659 227.399 105.236 341.391 341.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 419.5 0.000512 2048 0.2 3768 18432 4.95622 3.47488 152.837 102.551 263.929 264.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 419.5 0.000512 2048 0.2 3750 19712 5.02294 3.57162 188.906 104.712 302.32 302.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 419.5 0.000512 2048 0.2 3750 19680 5.0391 3.56621 171.674 104.645 285.034 285.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 419.5 0.000512 2048 0.2 3750 19520 5 3.54698 118.095 104.321 231.072 231.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 419.5 0.000512 2048 0.2 3750 19776 5.03674 3.57782 183.719 104.895 297.336 297.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 419.5 0.000512 2048 0.2 3750 19584 5.00131 3.56467 124.913 104.802 238.389 238.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 419.5 0.000512 2048 0.2 3750 19712 5.05738 3.57722 194.319 105.282 308.347 308.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 419.5 0.000512 2048 0.2 3750 19264 4.9831 3.51923 129.48 103.869 241.96 242.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 419.5 0.000512 2048 0.2 3750 19712 5.02515 3.58006 199.98 104.714 313.409 313.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 419.5 0.000512 2048 0.2 3750 19456 5.06115 3.5945 135.919 104.992 249.675 249.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 419.5 0.000512 2048 0.2 3750 19584 5.048 3.5664 216.181 105.076 329.981 330.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 419.5 0.000512 2048 0.2 3750 19008 5.01725 3.54214 155.856 104.179 268.704 268.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 419.5 0.000512 2048 0.2 3750 19520 5.00205 3.54714 208.728 104.588 321.975 322.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 419.5 0.000512 2048 0.2 3750 19200 4.96918 3.52051 150.889 103.607 263.093 263.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 419.5 0.000512 2048 0.2 3750 19584 4.99936 3.56762 249.525 104.559 362.762 362.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 419.5 0.000512 2048 0.2 3750 19200 4.97494 3.52739 167.367 103.733 279.713 279.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 419.5 0.000512 2048 0.2 3750 19600 5.02637 3.56026 249.101 104.498 362.296 362.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 419.5 0.000512 2048 0.2 3750 19200 5.00067 3.51437 171.979 103.81 284.411 284.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 419.5 0.000512 2048 0.2 3750 19264 4.98483 3.52413 235.885 104.16 348.664 348.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 419.5 0.000512 2048 0.2 3750 18816 5.02038 3.54714 159.087 104.202 271.965 272.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 419.5 0.000512 2048 0.2 3750 19680 5.04442 3.57094 234.313 105.133 348.172 348.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 419.5 0.000512 2048 0.2 3750 19200 4.98592 3.51642 160.172 103.89 272.674 272.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 419.5 0.000512 2048 0.2 3750 19456 5.05648 3.59312 225.366 104.963 339.097 339.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 419.5 0.000512 2048 0.2 3750 18432 4.9528 3.46912 154.669 102.57 265.768 265.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 419.5 0.000512 2048 0.2 3776 19712 5.01955 3.57379 169.708 104.977 283.396 283.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 419.5 0.000512 2048 0.2 3776 19712 5.0289 3.57418 117.447 104.823 230.978 231.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 419.5 0.000512 2048 0.2 3776 19680 5.03219 3.56762 173.354 104.554 286.619 286.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 419.5 0.000512 2048 0.2 3776 19520 5.00157 3.54304 118.597 104.351 231.602 231.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 419.5 0.000512 2048 0.2 3776 19776 5.02858 3.57158 187.412 105.196 301.316 301.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 419.5 0.000512 2048 0.2 3776 19584 5.00128 3.57318 126.245 104.447 239.371 239.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 419.5 0.000512 2048 0.2 3776 19712 5.05293 3.57581 184.411 104.976 298.125 298.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 419.5 0.000512 2048 0.2 3776 19264 4.99562 3.51907 121.922 103.92 234.466 234.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 419.5 0.000512 2048 0.2 3776 18816 5.00134 3.50413 103.051 103.429 215.098 215.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 419.5 0.000512 2048 0.2 3776 19712 5.02784 3.58157 183.244 104.819 296.782 296.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 419.5 0.000512 2048 0.2 3776 19456 5.05754 3.59222 126.168 105.287 240.211 240.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 419.5 0.000512 2048 0.2 3776 19200 4.98541 3.52666 107.579 103.787 219.992 220.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 419.5 0.000512 2048 0.2 3776 19584 5.04627 3.56733 255.102 104.742 368.566 368.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 419.5 0.000512 2048 0.2 3776 19008 5.0176 3.53894 164.349 104.142 277.158 277.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 419.5 0.000512 2048 0.2 3776 18144 5.0079 3.46931 134.529 103.13 246.249 246.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 419.5 0.000512 2048 0.2 3776 19520 5.00195 3.54304 241.088 104.595 354.334 354.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 419.5 0.000512 2048 0.2 3776 19200 4.97152 3.52051 167.777 103.945 280.32 280.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 419.5 0.000512 2048 0.2 3776 19200 4.99046 3.51984 139.304 103.892 251.815 251.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 419.5 0.000512 2048 0.2 3776 19584 5.00429 3.56685 227.244 104.546 340.471 340.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 419.5 0.000512 2048 0.2 3776 19200 4.97763 3.52342 153.593 103.776 265.982 266.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 419.5 0.000512 2048 0.2 3776 18432 4.97773 3.48979 134.387 102.905 245.866 245.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 419.5 0.000512 2048 0.2 3776 19600 5.03462 3.56522 227.264 104.616 340.592 340.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 419.5 0.000512 2048 0.2 3776 19200 5.0017 3.51731 160.699 103.687 273.011 273.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 419.5 0.000512 2048 0.2 3776 19200 5.01645 3.5393 138.724 104.32 251.716 251.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 419.5 0.000512 2048 0.2 3776 19264 4.98819 3.52051 215.603 103.888 328.109 328.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 419.5 0.000512 2048 0.2 3776 18816 5.02368 3.54826 152.028 105.319 266.03 266.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 419.5 0.000512 2048 0.2 3776 17472 4.96701 3.4329 124.829 102.354 235.691 235.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 419.5 0.000512 2048 0.2 3776 19680 5.04771 3.57082 218.912 104.879 332.519 332.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 419.5 0.000512 2048 0.2 3776 19200 4.99139 3.51786 158.265 103.814 270.698 270.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 419.5 0.000512 2048 0.2 3776 17280 4.96397 3.41946 124.283 101.915 234.693 234.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 419.5 0.000512 2048 0.2 3776 19456 5.05683 3.59219 216.377 104.852 329.989 330.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 419.5 0.000512 2048 0.2 3776 18432 4.94602 3.47373 149.086 102.579 260.191 260.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 419.5 0.000512 2048 0.2 3776 18432 5.04669 3.55594 133.728 104.306 246.75 246.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 419.5 0.000512 2048 0.2 3760 19584 5.03024 3.57293 171.33 104.977 285.022 285.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 419.5 0.000512 2048 0.2 3760 19456 5.04592 3.5799 116.491 104.825 230.048 230.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 419.5 0.000512 2048 0.2 3760 19520 5.04675 3.56717 192.415 104.663 305.802 305.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 419.5 0.000512 2048 0.2 3760 19200 5.01405 3.54698 127.479 104.66 240.81 240.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 419.5 0.000512 2048 0.2 3760 19200 5.07088 3.57072 109.132 104.881 222.768 222.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 419.5 0.000512 2048 0.2 3760 19584 5.05107 3.57485 178.602 104.932 292.27 292.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 419.5 0.000512 2048 0.2 3760 19200 5.02122 3.56422 121.675 104.808 235.177 235.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 419.5 0.000512 2048 0.2 3760 19008 5.02173 3.5369 103.166 104.49 216.328 216.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 419.5 0.000512 2048 0.2 3760 19712 5.05507 3.57622 247.549 104.842 361.133 361.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 419.5 0.000512 2048 0.2 3760 19264 4.98304 3.51846 159.444 104.213 272.265 272.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 419.5 0.000512 2048 0.2 3760 18816 5.00253 3.5031 132.218 103.467 244.299 244.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 419.5 0.000512 2048 0.2 3760 19456 5.04557 3.576 229.05 105.135 342.918 343.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 419.5 0.000512 2048 0.2 3760 19456 5.05958 3.59014 151.799 104.966 265.522 265.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 419.5 0.000512 2048 0.2 3760 18432 5.01181 3.52998 120.49 103.785 232.927 233.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 419.5 0.000512 2048 0.2 3760 19584 5.0463 3.56582 236.643 105.957 351.322 351.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 419.5 0.000512 2048 0.2 3760 19008 5.01594 3.54093 159.35 104.412 272.431 272.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 419.5 0.000512 2048 0.2 3760 18144 4.99702 3.47066 136.934 102.895 248.405 248.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 419.5 0.000512 2048 0.2 3760 18432 4.97622 3.48947 126.37 102.905 237.847 237.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 419.5 0.000512 2048 0.2 3760 19200 5.0176 3.54867 221.627 104.661 334.964 335.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 419.5 0.000512 2048 0.2 3760 18560 5 3.52378 151.473 104.018 264.127 264.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 419.5 0.000512 2048 0.2 3760 18240 5.03494 3.52509 130.7 104.158 243.532 243.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 419.5 0.000512 2048 0.2 3760 17920 5.04637 3.54714 123.847 104.131 236.686 236.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 419.5 0.000512 2048 0.2 3760 19200 5.0191 3.56931 211.083 104.457 324.238 324.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 419.5 0.000512 2048 0.2 3760 18432 5.00736 3.52666 148.803 103.69 261.136 261.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 419.5 0.000512 2048 0.2 3760 18432 4.97267 3.48979 128.279 102.99 239.843 239.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 419.5 0.000512 2048 0.2 3760 18432 5.05594 3.54934 120.909 104.287 233.912 234.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 419.5 0.000512 2048 0.2 3760 19200 5.05587 3.56534 216.923 104.927 330.579 330.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 419.5 0.000512 2048 0.2 3760 18400 5.03443 3.52029 152.49 103.806 264.962 265.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 419.5 0.000512 2048 0.2 3760 18000 5.06893 3.53907 129.148 103.983 241.852 241.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 419.5 0.000512 2048 0.2 3760 17600 5.07494 3.54064 119.005 104.661 232.39 232.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 419.5 0.000512 2048 0.2 3792 19712 5.02 3.57725 187.273 104.631 300.613 300.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 419.5 0.000512 2048 0.2 3792 19712 5.028 3.57773 125.528 105.067 239.311 239.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 419.5 0.000512 2048 0.2 3792 19584 5.00976 3.56963 105.792 104.87 219.351 219.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 419.5 0.000512 2048 0.2 3792 19680 5.02861 3.56557 180.706 104.674 294.089 294.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 419.5 0.000512 2048 0.2 3792 19520 5.0047 3.54925 124.765 104.592 238.016 238.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 419.5 0.000512 2048 0.2 3792 19680 5.05552 3.57203 105.678 105.127 219.544 219.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 419.5 0.000512 2048 0.2 3792 19776 5.0263 3.56966 242.884 105.263 356.851 356.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 419.5 0.000512 2048 0.2 3792 19584 5.00531 3.56557 157.872 104.806 271.362 271.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 419.5 0.000512 2048 0.2 3792 19008 5.0112 3.54026 128.837 104.054 241.549 241.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 419.5 0.000512 2048 0.2 3792 19200 4.97946 3.5217 113.06 103.775 225.445 225.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 419.5 0.000512 2048 0.2 3792 19712 5.05571 3.57581 226.323 104.971 340.035 340.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 419.5 0.000512 2048 0.2 3792 19264 4.99171 3.51763 147.095 103.888 259.6 259.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 419.5 0.000512 2048 0.2 3792 18816 4.9985 3.49955 123.665 103.78 236.051 236.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 419.5 0.000512 2048 0.2 3792 18816 5.02832 3.54851 110.828 104.483 223.995 224.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 419.5 0.000512 2048 0.2 3792 19712 5.01981 3.57946 217.2 104.706 330.619 330.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 419.5 0.000512 2048 0.2 3792 19456 5.05491 3.59219 145.156 104.876 258.789 258.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 419.5 0.000512 2048 0.2 3792 19200 4.97968 3.52256 122.811 103.788 235.214 235.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 419.5 0.000512 2048 0.2 3792 18432 4.95501 3.46899 103.298 102.59 214.417 214.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 419.5 0.000512 2048 0.2 3792 19584 5.04451 3.56749 216.108 104.741 329.567 329.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 419.5 0.000512 2048 0.2 3792 19008 5.01574 3.54509 154.564 104.181 267.414 267.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 419.5 0.000512 2048 0.2 3792 18144 4.99904 3.47261 129.282 102.794 240.657 240.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 419.5 0.000512 2048 0.2 3792 18432 4.97453 3.49008 129.289 103.015 240.875 240.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 419.5 0.000512 2048 0.2 3792 19520 4.9993 3.5449 215.183 104.245 328.081 328.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 419.5 0.000512 2048 0.2 3792 19200 4.9696 3.5224 155.851 103.995 268.445 268.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 419.5 0.000512 2048 0.2 3792 19200 4.99062 3.52061 134.683 103.815 247.118 247.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 419.5 0.000512 2048 0.2 3792 19200 5.00125 3.54221 126.448 104.107 239.206 239.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 419.5 0.000512 2048 0.2 3750 19584 5.024 3.57094 189.671 104.704 303.08 303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 419.5 0.000512 2048 0.2 3750 19456 5.04528 3.5799 128.041 105.065 241.844 241.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 419.5 0.000512 2048 0.2 3750 19200 5.0192 3.5663 108.732 104.55 221.975 222.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 419.5 0.000512 2048 0.2 3750 19520 5.04096 3.56352 179.683 104.575 292.968 293.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 419.5 0.000512 2048 0.2 3750 19200 5.01229 3.54758 120.897 104.345 233.907 233.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 419.5 0.000512 2048 0.2 3750 19200 5.07104 3.57146 102.296 105.134 216.179 216.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 419.5 0.000512 2048 0.2 3750 18560 4.99888 3.5264 91.5866 103.566 203.788 203.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 419.5 0.000512 2048 0.2 3750 19584 5.04653 3.57581 236.168 104.949 349.848 349.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 419.5 0.000512 2048 0.2 3750 19200 5.0224 3.56848 150.75 104.869 264.321 264.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 419.5 0.000512 2048 0.2 3750 19008 5.01254 3.54739 127.362 104.487 240.519 240.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 419.5 0.000512 2048 0.2 3750 18432 5.0215 3.52666 108.334 103.672 220.666 220.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 419.5 0.000512 2048 0.2 3750 19712 5.05302 3.57786 221.26 105.214 335.215 335.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 419.5 0.000512 2048 0.2 3750 19264 4.99021 3.5208 145.071 103.778 257.47 257.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 419.5 0.000512 2048 0.2 3750 18816 4.99645 3.50301 119.466 103.443 231.521 231.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 419.5 0.000512 2048 0.2 3750 18816 5.02922 3.55312 110.107 105.081 223.879 223.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 419.5 0.000512 2048 0.2 3750 19456 5.0416 3.57213 213.222 105.138 327.082 327.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 419.5 0.000512 2048 0.2 3750 19456 5.05843 3.58931 147.057 104.94 260.755 260.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 419.5 0.000512 2048 0.2 3750 18432 5.01526 3.528 120.749 104.029 233.428 233.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 419.5 0.000512 2048 0.2 3750 18432 4.96083 3.46845 108.892 102.814 220.245 220.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 419.5 0.000512 2048 0.2 3750 19584 5.04845 3.56678 224.199 105.072 337.992 338.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 419.5 0.000512 2048 0.2 3750 19008 5.0167 3.54352 160.573 104.419 273.66 273.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 419.5 0.000512 2048 0.2 3750 18144 4.99603 3.47536 133.304 102.787 244.673 244.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 419.5 0.000512 2048 0.2 3750 18432 4.96944 3.48813 127.34 103.254 239.165 239.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 419.5 0.000512 2048 0.2 3750 17280 4.96083 3.42326 115.126 101.658 225.28 225.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 419.5 0.000512 2048 0.2 3750 19200 5.01357 3.54912 213.448 104.329 326.452 326.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 419.5 0.000512 2048 0.2 3750 18560 4.99578 3.52045 151.91 103.673 264.21 264.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 419.5 0.000512 2048 0.2 3750 18240 5.02966 3.5185 129.393 104.23 242.285 242.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 419.5 0.000512 2048 0.2 3750 17920 5.04602 3.54822 117.537 105.013 231.259 231.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 419.5 0.000512 2048 0.2 3750 17600 5.07363 3.54509 116.86 104.659 230.247 230.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 419.5 0.000512 2048 0.2 3780 19456 5.02861 3.57376 178.209 104.728 291.651 291.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 419.5 0.000512 2048 0.2 3780 19456 5.04576 3.58163 122.677 105.138 236.554 236.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 419.5 0.000512 2048 0.2 3780 19200 5.02579 3.56496 102.494 104.562 215.758 215.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 419.5 0.000512 2048 0.2 3780 19456 5.0647 3.59082 94.3538 105.234 208.357 208.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 419.5 0.000512 2048 0.2 3780 19360 5.05277 3.56646 235.537 104.623 348.894 348.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 419.5 0.000512 2048 0.2 3780 19200 5.01722 3.54304 151.942 104.306 264.919 265.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 419.5 0.000512 2048 0.2 3780 19200 5.07024 3.57376 128.741 105.128 242.626 242.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 419.5 0.000512 2048 0.2 3780 18560 4.99568 3.51779 109.194 103.698 221.516 221.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 419.5 0.000512 2048 0.2 3780 19392 5.05488 3.5719 218.767 105.192 332.692 332.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 419.5 0.000512 2048 0.2 3780 19200 5.0209 3.56566 144.602 104.562 257.856 257.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 419.5 0.000512 2048 0.2 3780 19008 5.02016 3.54429 121.242 104.49 234.406 234.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 419.5 0.000512 2048 0.2 3780 18432 5.01136 3.52042 106.506 104.034 219.179 219.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 419.5 0.000512 2048 0.2 3780 18240 5.03574 3.51994 96.0184 103.901 208.586 208.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 419.5 0.000512 2048 0.2 3780 19488 5.07062 3.57376 210.312 105.215 324.282 324.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 419.5 0.000512 2048 0.2 3780 18816 4.99971 3.51872 138.22 103.912 250.762 250.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 419.5 0.000512 2048 0.2 3780 18816 4.99795 3.50621 118.644 103.78 231.037 231.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 419.5 0.000512 2048 0.2 3780 18816 5.02995 3.54918 105.443 104.466 218.596 218.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 419.5 0.000512 2048 0.2 3780 17920 5.03533 3.48538 92.2134 103.438 204.282 204.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 419.5 0.000512 2048 0.2 3780 19456 5.04285 3.57645 199.525 104.783 313.041 313.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 419.5 0.000512 2048 0.2 3780 19456 5.05856 3.58906 141.601 104.989 255.347 255.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 419.5 0.000512 2048 0.2 3780 18432 5.01389 3.51907 116.62 104.047 229.313 229.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 419.5 0.000512 2048 0.2 3780 18432 4.95466 3.46726 106.784 102.823 218.134 218.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 419.5 0.000512 2048 0.2 3780 17920 5.05683 3.54058 96.4221 104.126 209.258 209.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 419.5 0.000512 2048 0.2 3776 19712 5.0167 3.57488 177.47 104.732 290.901 290.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 419.5 0.000512 2048 0.2 3776 19712 5.02448 3.58227 121.702 104.792 235.208 235.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 419.5 0.000512 2048 0.2 3776 19584 5.0031 3.56358 102.947 104.544 216.164 216.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 419.5 0.000512 2048 0.2 3776 19456 5.05907 3.58781 91.432 104.993 205.179 205.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 419.5 0.000512 2048 0.2 3776 19680 5.03165 3.57242 230.274 104.574 343.56 343.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 419.5 0.000512 2048 0.2 3776 19520 5.00211 3.54707 148.024 104.293 260.976 261.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 419.5 0.000512 2048 0.2 3776 19680 5.04816 3.57133 125.026 104.864 238.618 238.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 419.5 0.000512 2048 0.2 3776 19200 4.9655 3.52179 109.978 103.601 222.179 222.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 419.5 0.000512 2048 0.2 3776 19200 5.00538 3.51862 99.7794 103.792 212.208 212.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 419.5 0.000512 2048 0.2 3776 19776 5.03302 3.57296 216.652 104.83 330.198 330.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 419.5 0.000512 2048 0.2 3776 19584 5.00707 3.56595 141.63 104.558 254.867 254.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 419.5 0.000512 2048 0.2 3776 19008 5.01795 3.54163 116.125 104.171 228.967 229.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 419.5 0.000512 2048 0.2 3776 19200 4.98339 3.5287 107.69 103.651 219.965 220.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 419.5 0.000512 2048 0.2 3776 19200 4.99414 3.51994 96.2089 103.888 208.726 208.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 419.5 0.000512 2048 0.2 3776 19712 5.05856 3.57786 203.547 105.288 317.582 317.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 419.5 0.000512 2048 0.2 3776 19264 4.99126 3.51699 134.778 103.815 247.215 247.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 419.5 0.000512 2048 0.2 3776 18816 4.99827 3.50358 113.714 103.455 225.78 225.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 419.5 0.000512 2048 0.2 3776 18816 5.02979 3.54646 102.096 104.533 215.314 215.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 419.5 0.000512 2048 0.2 3776 17920 5.03104 3.48768 89.0439 103.402 201.075 201.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 419.5 0.000512 2048 0.2 3776 19712 5.02147 3.57978 198.947 104.791 312.452 312.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 419.5 0.000512 2048 0.2 3776 19456 5.06035 3.5936 137.195 105.308 251.267 251.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 419.5 0.000512 2048 0.2 3776 19200 4.98131 3.52256 116.364 103.673 228.654 228.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 419.5 0.000512 2048 0.2 3776 18432 4.95542 3.47382 103.632 102.458 214.634 214.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 419.5 0.000512 2048 0.2 3776 19200 4.99904 3.54509 101.273 104.102 214.027 214.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 419.5 0.000512 2048 0.2 3776 18432 5.04992 3.55402 92.618 104.545 205.877 205.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 419.5 0.000512 2048 0.2 3840 19712 5.0408 3.584 178.125 105.008 291.865 291.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 419.5 0.000512 2048 0.2 3840 19584 5.02438 3.5744 196.685 104.731 310.125 310.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 419.5 0.000512 2048 0.2 3840 19456 5.04 3.57994 133.599 104.819 247.147 247.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 419.5 0.000512 2048 0.2 3840 19200 5.02771 3.5697 111.208 104.561 224.472 224.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 419.5 0.000512 2048 0.2 3840 19456 5.06272 3.59322 102.481 104.967 216.214 216.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 419.5 0.000512 2048 0.2 3840 18560 5.00035 3.52544 93.3908 103.945 205.97 206.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 419.5 0.000512 2048 0.2 3840 18432 5.02195 3.52442 86.794 103.784 199.231 199.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 419.5 0.000512 2048 0.2 3840 18816 5.02858 3.54656 85.1775 104.459 198.321 198.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 419.5 0.000512 2048 0.2 3840 18432 4.95981 3.47334 80.0926 102.555 191.19 191.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 419.5 0.000512 2048 0.2 3780 18816 5.02557 3.54886 79.917 104.457 193.052 193.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 419.5 0.000512 2048 0.2 3776 18816 5.03078 3.5465 78.5885 104.1 191.373 191.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 419.5 0.000512 2048 0.2 3750 17920 5.03616 3.48698 76.9061 103.474 189.017 189.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 419.5 0.000512 2048 0.2 3792 17920 5.03286 3.48918 77.6465 103.466 189.742 189.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 419.5 0.000512 2048 0.2 3776 19456 5.05872 3.59011 90.3881 104.961 204.106 204.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 419.5 0.000512 2048 0.2 3776 19200 5.02403 3.56272 123.073 104.534 236.303 236.392
