$comment
	File created using the following command:
		vcd file PARTED.msim.vcd -direction
$end
$date
	Wed Nov 16 20:52:36 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module PARTED_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # X $end
$var wire 1 $ Led1 $end
$var wire 1 % Led2 $end
$var wire 1 & Led3 $end
$var wire 1 ' Led4 $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / clock~input_o $end
$var wire 1 0 clock~inputclkctrl_outclk $end
$var wire 1 1 Led1~output_o $end
$var wire 1 2 Led2~output_o $end
$var wire 1 3 Led3~output_o $end
$var wire 1 4 Led4~output_o $end
$var wire 1 5 reset~input_o $end
$var wire 1 6 fstate.state_bit_0~1_combout $end
$var wire 1 7 fstate.state_bit_0~q $end
$var wire 1 8 X~input_o $end
$var wire 1 9 fstate.state_bit_1~0_combout $end
$var wire 1 : fstate.state_bit_1~1_combout $end
$var wire 1 ; fstate.state_bit_1~q $end
$var wire 1 < fstate.state_bit_2~0_combout $end
$var wire 1 = fstate.state_bit_2~1_combout $end
$var wire 1 > fstate.state_bit_2~q $end
$var wire 1 ? fstate.state_bit_0~0_combout $end
$var wire 1 @ Led2~0_combout $end
$var wire 1 A Led3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
1#
0$
0%
0&
0'
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
x5
x6
07
18
19
0:
0;
0<
x=
0>
0?
0@
0A
$end
#40000
1!
1/
10
0(
x>
x7
x<
x9
xA
x@
x:
x3
x2
x&
x%
#80000
0!
0/
00
1(
#120000
1!
1/
10
0(
x;
x?
x1
x$
#160000
0!
0/
00
1(
#200000
1!
1/
10
0(
#240000
0!
0/
00
1(
#280000
1!
1/
10
0(
#320000
0!
0/
00
1(
#360000
1!
1/
10
0(
#400000
0!
0/
00
1(
#440000
1!
1/
10
0(
#480000
0!
0/
00
1(
#520000
1!
1/
10
0(
#560000
0!
0/
00
1(
#600000
1!
1/
10
0(
#640000
0!
0/
00
1(
#680000
1!
1/
10
0(
#720000
0!
0/
00
1(
#760000
1!
1/
10
0(
#800000
0!
0/
00
1(
#840000
1!
1/
10
0(
#880000
0!
0/
00
1(
#920000
1!
1/
10
0(
#960000
0!
0/
00
1(
#1000000
