<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>
              Index by functional group
            </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="sysregindex">Index by functional group</h1><p>Below are indexes for registers with the following main functional groups:</p><ul><li><a href="#ID">ID</a></li><li><a href="#Memory">Memory</a></li><li><a href="#Other">Other</a></li><li><a href="#Exception">Exception</a></li><li><a href="#Special">Special</a></li><li><a href="#PSTATE">PSTATE</a></li><li><a href="#Cache">Cache</a></li><li><a href="#Address">Address</a></li><li><a href="#TLB">TLB</a></li><li><a href="#PMU">PMU</a></li><li><a href="#Reset">Reset</a></li><li><a href="#Thread">Thread</a></li><li><a href="#IMPDEF">IMP DEF</a></li><li><a href="#Timer">Timer</a></li><li><a href="#Debug">Debug</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Virt">Virt</a></li><li><a href="#Secure">Secure</a></li><li><a href="#Float">Float</a></li><li><a href="#Legacy">Legacy</a></li><li><a href="#Trace">Trace</a></li><li><a href="#Tracemanagement">Trace management</a></li><li><a href="#TRBE">TRBE</a></li><li><a href="#GIC">GIC</a></li><li><a href="#GICD">GICD</a></li><li><a href="#GICR">GICR</a></li><li><a href="#GICC">GICC</a></li><li><a href="#GICV">GICV</a></li><li><a href="#GICH">GICH</a></li><li><a href="#GITS">GITS</a></li><li><a href="#BRBE">BRBE</a></li><li><a href="#RAS">RAS</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#Pointerauthentication">Pointer authentication</a></li><li><a href="#AMU">AMU</a></li><li><a href="#Root">Root</a></li><li><a href="#GICITSregisters">GIC ITS registers</a></li></ul><h2 class="sysregindex"><a id="ID">
		        In the ID functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ccsidr.html unchanged">CCSIDR</span></td><td>Current Cache Size ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ccsidr2.html unchanged">CCSIDR2</span></td><td>Current Cache Size ID Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-clidr.html unchanged">CLIDR</span></td><td>Cache Level ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-csselr.html unchanged">CSSELR</span></td><td>Cache Size Selection Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ctr.html unchanged">CTR</span></td><td>Cache Type Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_afr0.html unchanged">ID_AFR0</span></td><td>Auxiliary Feature Register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-id_dfr0.html">ID_DFR0</a></span></td><td>Debug Feature Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_dfr1.html unchanged">ID_DFR1</span></td><td>Debug Feature Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar0.html unchanged">ID_ISAR0</span></td><td>Instruction Set Attribute Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar1.html unchanged">ID_ISAR1</span></td><td>Instruction Set Attribute Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar2.html unchanged">ID_ISAR2</span></td><td>Instruction Set Attribute Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar3.html unchanged">ID_ISAR3</span></td><td>Instruction Set Attribute Register 3</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar4.html unchanged">ID_ISAR4</span></td><td>Instruction Set Attribute Register 4</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar5.html unchanged">ID_ISAR5</span></td><td>Instruction Set Attribute Register 5</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_isar6.html unchanged">ID_ISAR6</span></td><td>Instruction Set Attribute Register 6</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_mmfr0.html unchanged">ID_MMFR0</span></td><td>Memory Model Feature Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_mmfr1.html unchanged">ID_MMFR1</span></td><td>Memory Model Feature Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_mmfr2.html unchanged">ID_MMFR2</span></td><td>Memory Model Feature Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_mmfr3.html unchanged">ID_MMFR3</span></td><td>Memory Model Feature Register 3</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_mmfr4.html unchanged">ID_MMFR4</span></td><td>Memory Model Feature Register 4</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-id_mmfr5.html">ID_MMFR5</a></span></td><td>Memory Model Feature Register 5</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_pfr0.html unchanged">ID_PFR0</span></td><td>Processor Feature Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_pfr1.html unchanged">ID_PFR1</span></td><td>Processor Feature Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-id_pfr2.html unchanged">ID_PFR2</span></td><td>Processor Feature Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-midr.html unchanged">MIDR</span></td><td>Main ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-mpidr.html unchanged">MPIDR</span></td><td>Multiprocessor Affinity Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-revidr.html unchanged">REVIDR</span></td><td>Revision ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tcmtr.html unchanged">TCMTR</span></td><td>TCM Type Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbtr.html unchanged">TLBTR</span></td><td>TLB Type Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ccsidr2_el1.html unchanged">CCSIDR2_EL1</span></td><td>Current Cache Size ID Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ccsidr_el1.html unchanged">CCSIDR_EL1</span></td><td>Current Cache Size ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-clidr_el1.html unchanged">CLIDR_EL1</span></td><td>Cache Level ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-csselr_el1.html unchanged">CSSELR_EL1</span></td><td>Cache Size Selection Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ctr_el0.html unchanged">CTR_EL0</span></td><td>Cache Type Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dczid_el0.html unchanged">DCZID_EL0</span></td><td>Data Cache Zero ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-gmid_el1.html unchanged">GMID_EL1</span></td><td>Multiple tag transfer ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64afr0_el1.html unchanged">ID_AA64AFR0_EL1</span></td><td>AArch64 Auxiliary Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64afr1_el1.html unchanged">ID_AA64AFR1_EL1</span></td><td>AArch64 Auxiliary Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a></span></td><td>AArch64 Debug Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64dfr1_el1.html">ID_AA64DFR1_EL1</a></span></td><td>AArch64 Debug Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64isar0_el1.html unchanged">ID_AA64ISAR0_EL1</span></td><td>AArch64 Instruction Set Attribute Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64isar1_el1.html unchanged">ID_AA64ISAR1_EL1</span></td><td>AArch64 Instruction Set Attribute Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64isar2_el1.html unchanged">ID_AA64ISAR2_EL1</span></td><td>AArch64 Instruction Set Attribute Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr0_el1.html unchanged">ID_AA64MMFR0_EL1</span></td><td>AArch64 Memory Model Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr1_el1.html">ID_AA64MMFR1_EL1</a></span></td><td>AArch64 Memory Model Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64mmfr2_el1.html unchanged">ID_AA64MMFR2_EL1</span></td><td>AArch64 Memory Model Feature Register 2</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr3_el1.html">ID_AA64MMFR3_EL1</a></span></td><td>AArch64 Memory Model Feature Register 3</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64mmfr4_el1.html">ID_AA64MMFR4_EL1</a></span></td><td>AArch64 Memory Model Feature Register 4</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_aa64pfr0_el1.html unchanged">ID_AA64PFR0_EL1</span></td><td>AArch64 Processor Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64pfr1_el1.html">ID_AA64PFR1_EL1</a></span></td><td>AArch64 Processor Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64pfr2_el1.html">ID_AA64PFR2_EL1</a></span></td><td>AArch64 Processor Feature Register 2</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64smfr0_el1.html">ID_AA64SMFR0_EL1</a></span></td><td>SME Feature ID Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_aa64zfr0_el1.html">ID_AA64ZFR0_EL1</a></span></td><td>SVE Feature ID Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_afr0_el1.html unchanged">ID_AFR0_EL1</span></td><td>AArch32 Auxiliary Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_dfr0_el1.html">ID_DFR0_EL1</a></span></td><td>AArch32 Debug Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_dfr1_el1.html unchanged">ID_DFR1_EL1</span></td><td>Debug Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar0_el1.html unchanged">ID_ISAR0_EL1</span></td><td>AArch32 Instruction Set Attribute Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar1_el1.html unchanged">ID_ISAR1_EL1</span></td><td>AArch32 Instruction Set Attribute Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar2_el1.html unchanged">ID_ISAR2_EL1</span></td><td>AArch32 Instruction Set Attribute Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar3_el1.html unchanged">ID_ISAR3_EL1</span></td><td>AArch32 Instruction Set Attribute Register 3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar4_el1.html unchanged">ID_ISAR4_EL1</span></td><td>AArch32 Instruction Set Attribute Register 4</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar5_el1.html unchanged">ID_ISAR5_EL1</span></td><td>AArch32 Instruction Set Attribute Register 5</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_isar6_el1.html unchanged">ID_ISAR6_EL1</span></td><td>AArch32 Instruction Set Attribute Register 6</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_mmfr0_el1.html unchanged">ID_MMFR0_EL1</span></td><td>AArch32 Memory Model Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_mmfr1_el1.html unchanged">ID_MMFR1_EL1</span></td><td>AArch32 Memory Model Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_mmfr2_el1.html unchanged">ID_MMFR2_EL1</span></td><td>AArch32 Memory Model Feature Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_mmfr3_el1.html unchanged">ID_MMFR3_EL1</span></td><td>AArch32 Memory Model Feature Register 3</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_mmfr4_el1.html">ID_MMFR4_EL1</a></span></td><td>AArch32 Memory Model Feature Register 4</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_mmfr5_el1.html">ID_MMFR5_EL1</a></span></td><td>AArch32 Memory Model Feature Register 5</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_pfr0_el1.html unchanged">ID_PFR0_EL1</span></td><td>AArch32 Processor Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-id_pfr1_el1.html unchanged">ID_PFR1_EL1</span></td><td>AArch32 Processor Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-id_pfr2_el1.html">ID_PFR2_EL1</a></span></td><td>AArch32 Processor Feature Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-midr_el1.html unchanged">MIDR_EL1</span></td><td>Main ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamidr_el1.html unchanged">MPAMIDR_EL1</span></td><td>MPAM ID Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpidr_el1.html unchanged">MPIDR_EL1</span></td><td>Multiprocessor Affinity Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-revidr_el1.html unchanged">REVIDR_EL1</span></td><td>Revision ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smidr_el1.html unchanged">SMIDR_EL1</span></td><td>Streaming Mode Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edaa32pfr.html unchanged">EDAA32PFR</span></td><td>External Debug Auxiliary Processor Feature Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-eddfr.html">EDDFR</a></span></td><td>External Debug Feature Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-edpfr.html">EDPFR</a></span></td><td>External Debug Processor Feature Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-midr_el1.html unchanged">MIDR_EL1</span></td><td>Main ID Register</td></tr></tbody></table><h2 class="sysregindex"><a id="Memory">
		        In the Memory functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-amair0.html">AMAIR0</a></span></td><td>Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-amair1.html">AMAIR1</a></span></td><td>Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-contextidr.html unchanged">CONTEXTIDR</span></td><td>Context ID Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dacr.html">DACR</a></span></td><td>Domain Access Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair0.html unchanged">HAMAIR0</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair1.html unchanged">HAMAIR1</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hmair0.html unchanged">HMAIR0</span></td><td>Hyp Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hmair1.html unchanged">HMAIR1</span></td><td>Hyp Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-htcr.html unchanged">HTCR</span></td><td>Hyp Translation Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-httbr.html unchanged">HTTBR</span></td><td>Hyp Translation Table Base Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-mair0.html">MAIR0</a></span></td><td>Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-mair1.html">MAIR1</a></span></td><td>Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-nmrr.html">NMRR</a></span></td><td>Normal Memory Remap Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-prrr.html">PRRR</a></span></td><td>Primary Region Remap Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ttbcr.html">TTBCR</a></span></td><td>Translation Table Base Control Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ttbcr2.html">TTBCR2</a></span></td><td>Translation Table Base Control Register 2</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ttbr0.html">TTBR0</a></span></td><td>Translation Table Base Register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ttbr1.html">TTBR1</a></span></td><td>Translation Table Base Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vtcr.html unchanged">VTCR</span></td><td>Virtualization Translation Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vttbr.html unchanged">VTTBR</span></td><td>Virtualization Translation Table Base Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair2_el1.html unchanged">AMAIR2_EL1</span></td><td>Extended Auxiliary Memory Attribute Indirection Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair2_el2.html unchanged">AMAIR2_EL2</span></td><td>Extended Auxiliary Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair2_el3.html unchanged">AMAIR2_EL3</span></td><td>Extended Auxiliary Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el1.html unchanged">AMAIR_EL1</span></td><td>Auxiliary Memory Attribute Indirection Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td><td>Auxiliary Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el3.html unchanged">AMAIR_EL3</span></td><td>Auxiliary Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-contextidr_el1.html unchanged">CONTEXTIDR_EL1</span></td><td>Context ID Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-contextidr_el2.html unchanged">CONTEXTIDR_EL2</span></td><td>Context ID Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dacr32_el2.html unchanged">DACR32_EL2</span></td><td>Domain Access Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-gpccr_el3.html unchanged">GPCCR_EL3</span></td><td>Granule Protection Check Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-gptbr_el3.html unchanged">GPTBR_EL3</span></td><td>Granule Protection Table Base Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-lorc_el1.html unchanged">LORC_EL1</span></td><td>LORegion Control (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-lorea_el1.html unchanged">LOREA_EL1</span></td><td>LORegion End Address (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-lorid_el1.html unchanged">LORID_EL1</span></td><td>LORegionID (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-lorn_el1.html unchanged">LORN_EL1</span></td><td>LORegion Number (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-lorsa_el1.html unchanged">LORSA_EL1</span></td><td>LORegion Start Address (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair2_el1.html unchanged">MAIR2_EL1</span></td><td>Extended Memory Attribute Indirection Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair2_el2.html unchanged">MAIR2_EL2</span></td><td>Extended Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair2_el3.html unchanged">MAIR2_EL3</span></td><td>Extended Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair_el1.html unchanged">MAIR_EL1</span></td><td>Memory Attribute Indirection Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair_el2.html unchanged">MAIR_EL2</span></td><td>Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair_el3.html unchanged">MAIR_EL3</span></td><td>Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pire0_el1.html">PIRE0_EL1</a></span></td><td>Permission Indirection Register 0 (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pire0_el2.html">PIRE0_EL2</a></span></td><td>Permission Indirection Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pir_el1.html">PIR_EL1</a></span></td><td>Permission Indirection Register 1 (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pir_el2.html">PIR_EL2</a></span></td><td>Permission Indirection Register 2 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pir_el3.html">PIR_EL3</a></span></td><td> Permission Indirection Register 3 (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-por_el0.html">POR_EL0</a></span></td><td>Permission Overlay Register 0 (EL0)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-por_el1.html">POR_EL1</a></span></td><td>Permission Overlay Register 1 (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-por_el2.html">POR_EL2</a></span></td><td>Permission Overlay Register 2 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-por_el3.html">POR_EL3</a></span></td><td>Permission Overlay Register 3 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rcwmask_el1.html unchanged">RCWMASK_EL1</span></td><td>Read Check Write Instruction Mask (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rcwsmask_el1.html unchanged">RCWSMASK_EL1</span></td><td>Software Read Check Write Instruction Mask (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-s2pir_el2.html unchanged">S2PIR_EL2</span></td><td>Stage 2 Permission Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-s2por_el1.html unchanged">S2POR_EL1</span></td><td>Stage 2 Permission Overlay Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr2_el1.html">TCR2_EL1</a></span></td><td>Extended Translation Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr2_el2.html">TCR2_EL2</a></span></td><td>Extended Translation Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr_el1.html">TCR_EL1</a></span></td><td>Translation Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr_el2.html">TCR_EL2</a></span></td><td>Translation Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr_el3.html">TCR_EL3</a></span></td><td>Translation Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr0_el1.html">TTBR0_EL1</a></span></td><td>Translation Table Base Register 0 (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></span></td><td>Translation Table Base Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr0_el3.html">TTBR0_EL3</a></span></td><td>Translation Table Base Register 0 (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr1_el1.html">TTBR1_EL1</a></span></td><td>Translation Table Base Register 1 (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a></span></td><td>Translation Table Base Register 1 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-vtcr_el2.html">VTCR_EL2</a></span></td><td>Virtualization Translation Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-vttbr_el2.html">VTTBR_EL2</a></span></td><td>Virtualization Translation Table Base Register</td></tr></tbody></table><h2 class="sysregindex"><a id="Other">
		        In the Other functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cpacr.html">CPACR</a></span></td><td>Architectural Feature Access Control Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-sctlr.html">SCTLR</a></span></td><td>System Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cpacr_el1.html unchanged">CPACR_EL1</span></td><td>Architectural Feature Access Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr2_el1.html">SCTLR2_EL1</a></span></td><td>System Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr2_el3.html">SCTLR2_EL3</a></span></td><td>System Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr_el1.html">SCTLR_EL1</a></span></td><td>System Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr_el3.html">SCTLR_EL3</a></span></td><td>System Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smcr_el1.html unchanged">SMCR_EL1</span></td><td>SME Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smcr_el2.html unchanged">SMCR_EL2</span></td><td>SME Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smcr_el3.html unchanged">SMCR_EL3</span></td><td>SME Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smprimap_el2.html unchanged">SMPRIMAP_EL2</span></td><td>Streaming Mode Priority Mapping Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-smpri_el1.html unchanged">SMPRI_EL1</span></td><td>Streaming Mode Priority Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-zcr_el1.html unchanged">ZCR_EL1</span></td><td>SVE Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-zcr_el2.html unchanged">ZCR_EL2</span></td><td>SVE Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-zcr_el3.html unchanged">ZCR_EL3</span></td><td>SVE Control Register (EL3)</td></tr></tbody></table><h2 class="sysregindex"><a id="Exception">
		        In the Exception functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-adfsr.html unchanged">ADFSR</span></td><td>Auxiliary Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-aifsr.html unchanged">AIFSR</span></td><td>Auxiliary Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dfar.html unchanged">DFAR</span></td><td>Data Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dfsr.html unchanged">DFSR</span></td><td>Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hadfsr.html unchanged">HADFSR</span></td><td>Hyp Auxiliary Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-haifsr.html unchanged">HAIFSR</span></td><td>Hyp Auxiliary Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hdfar.html unchanged">HDFAR</span></td><td>Hyp Data Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hifar.html unchanged">HIFAR</span></td><td>Hyp Instruction Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hpfar.html unchanged">HPFAR</span></td><td>Hyp IPA Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hsr.html unchanged">HSR</span></td><td>Hyp Syndrome Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hvbar.html unchanged">HVBAR</span></td><td>Hyp Vector Base Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ifar.html unchanged">IFAR</span></td><td>Instruction Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ifsr.html unchanged">IFSR</span></td><td>Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-isr.html unchanged">ISR</span></td><td>Interrupt Status Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-mvbar.html">MVBAR</a></span></td><td>Monitor Vector Base Address Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-vbar.html">VBAR</a></span></td><td>Vector Base Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el1.html unchanged">AFSR0_EL1</span></td><td>Auxiliary Fault Status Register 0 (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td><td>Auxiliary Fault Status Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el3.html unchanged">AFSR0_EL3</span></td><td>Auxiliary Fault Status Register 0 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el1.html unchanged">AFSR1_EL1</span></td><td>Auxiliary Fault Status Register 1 (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td><td>Auxiliary Fault Status Register 1 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el3.html unchanged">AFSR1_EL3</span></td><td>Auxiliary Fault Status Register 1 (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-esr_el1.html">ESR_EL1</a></span></td><td>Exception Syndrome Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-esr_el2.html">ESR_EL2</a></span></td><td>Exception Syndrome Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-esr_el3.html">ESR_EL3</a></span></td><td>Exception Syndrome Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-far_el1.html unchanged">FAR_EL1</span></td><td>Fault Address Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-far_el2.html unchanged">FAR_EL2</span></td><td>Fault Address Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-far_el3.html unchanged">FAR_EL3</span></td><td>Fault Address Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hpfar_el2.html unchanged">HPFAR_EL2</span></td><td>Hypervisor IPA Fault Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ifsr32_el2.html unchanged">IFSR32_EL2</span></td><td>Instruction Fault Status Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-isr_el1.html unchanged">ISR_EL1</span></td><td>Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vbar_el1.html unchanged">VBAR_EL1</span></td><td>Vector Base Address Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vbar_el2.html unchanged">VBAR_EL2</span></td><td>Vector Base Address Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vbar_el3.html unchanged">VBAR_EL3</span></td><td>Vector Base Address Register (EL3)</td></tr></tbody></table><h2 class="sysregindex"><a id="Special">
		        In the Special functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dlr.html unchanged">DLR</span></td><td>Debug Link Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dspsr.html unchanged">DSPSR</span></td><td>Debug Saved Program Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-elr_hyp.html unchanged">ELR_hyp</span></td><td>Exception Link Register (Hyp mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr.html unchanged">SPSR</span></td><td>Saved Program Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_abt.html unchanged">SPSR_abt</span></td><td>Saved Program Status Register (Abort mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_fiq.html unchanged">SPSR_fiq</span></td><td>Saved Program Status Register (FIQ mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_hyp.html unchanged">SPSR_hyp</span></td><td>Saved Program Status Register (Hyp mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_irq.html unchanged">SPSR_irq</span></td><td>Saved Program Status Register (IRQ mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_mon.html unchanged">SPSR_mon</span></td><td>Saved Program Status Register (Monitor mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_svc.html unchanged">SPSR_svc</span></td><td>Saved Program Status Register (Supervisor mode)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-spsr_und.html unchanged">SPSR_und</span></td><td>Saved Program Status Register (Undefined mode)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-elr_el1.html unchanged">ELR_EL1</span></td><td>Exception Link Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-elr_el2.html unchanged">ELR_EL2</span></td><td>Exception Link Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-elr_el3.html unchanged">ELR_EL3</span></td><td>Exception Link Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-spsr_el1.html">SPSR_EL1</a></span></td><td>Saved Program Status Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-spsr_el2.html">SPSR_EL2</a></span></td><td>Saved Program Status Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-spsr_el3.html">SPSR_EL3</a></span></td><td>Saved Program Status Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-spsr_abt.html unchanged">SPSR_abt</span></td><td>Saved Program Status Register (Abort mode)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-spsr_fiq.html unchanged">SPSR_fiq</span></td><td>Saved Program Status Register (FIQ mode)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-spsr_irq.html unchanged">SPSR_irq</span></td><td>Saved Program Status Register (IRQ mode)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-spsr_und.html unchanged">SPSR_und</span></td><td>Saved Program Status Register (Undefined mode)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-sp_el0.html unchanged">SP_EL0</span></td><td>Stack Pointer (EL0)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-sp_el1.html unchanged">SP_EL1</span></td><td>Stack Pointer (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-sp_el2.html unchanged">SP_EL2</span></td><td>Stack Pointer (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-sp_el3.html unchanged">SP_EL3</span></td><td>Stack Pointer (EL3)</td></tr></tbody></table><h2 class="sysregindex"><a id="PSTATE">
		        In the PSTATE functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-apsr.html unchanged">APSR</span></td><td>Application Program Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cpsr.html unchanged">CPSR</span></td><td>Current Program Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-allint.html unchanged">ALLINT</span></td><td>All Interrupt Mask Bit</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-currentel.html unchanged">CurrentEL</span></td><td>Current Exception Level</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-daif.html unchanged">DAIF</span></td><td>Interrupt Mask Bits</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dit.html unchanged">DIT</span></td><td>Data Independent Timing</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-nzcv.html unchanged">NZCV</span></td><td>Condition Flags</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pan.html unchanged">PAN</span></td><td>Privileged Access Never</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pm.html">PM</a></span></td><td>PMU Exception Mask</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-spsel.html unchanged">SPSel</span></td><td>Stack Pointer Select</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ssbs.html unchanged">SSBS</span></td><td>Speculative Store Bypass Safe</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-svcr.html">SVCR</a></span></td><td>Streaming Vector Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tco.html unchanged">TCO</span></td><td>Tag Check Override</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-uao.html unchanged">UAO</span></td><td>User Access Override</td></tr></tbody></table><h2 class="sysregindex"><a id="Cache">
		        In the Cache functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-bpiall.html unchanged">BPIALL</span></td><td>Branch Predictor Invalidate All</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-bpiallis.html unchanged">BPIALLIS</span></td><td>Branch Predictor Invalidate All, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-bpimva.html unchanged">BPIMVA</span></td><td>Branch Predictor Invalidate by VA</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dccimvac.html">DCCIMVAC</a></span></td><td>Data Cache line Clean and Invalidate by VA to PoC</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dccisw.html unchanged">DCCISW</span></td><td>Data Cache line Clean and Invalidate by Set/Way</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dccmvac.html">DCCMVAC</a></span></td><td>Data Cache line Clean by VA to PoC</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dccmvau.html">DCCMVAU</a></span></td><td>Data Cache line Clean by VA to PoU</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dccsw.html unchanged">DCCSW</span></td><td>Data Cache line Clean by Set/Way</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dcimvac.html">DCIMVAC</a></span></td><td>Data Cache line Invalidate by VA to PoC</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dcisw.html unchanged">DCISW</span></td><td>Data Cache line Invalidate by Set/Way</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-iciallu.html unchanged">ICIALLU</span></td><td>Instruction Cache Invalidate All to PoU</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icialluis.html unchanged">ICIALLUIS</span></td><td>Instruction Cache Invalidate All to PoU, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icimvau.html unchanged">ICIMVAU</span></td><td>Instruction Cache line Invalidate by VA to PoU</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgdsw.html unchanged">DC CGDSW</span></td><td>Clean of Data and Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgdvac.html unchanged">DC CGDVAC</span></td><td>Clean of Data and Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgdvadp.html unchanged">DC CGDVADP</span></td><td>Clean of Data and Allocation Tags by VA to PoDP</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgdvap.html unchanged">DC CGDVAP</span></td><td>Clean of Data and Allocation Tags by VA to PoP</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgsw.html unchanged">DC CGSW</span></td><td>Clean of Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgvac.html unchanged">DC CGVAC</span></td><td>Clean of Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgvadp.html unchanged">DC CGVADP</span></td><td>Clean of Allocation Tags by VA to PoDP</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cgvap.html unchanged">DC CGVAP</span></td><td>Clean of Allocation Tags by VA to PoP</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-cigdpae.html">DC CIGDPAE</a></span></td><td>Clean and invalidate of data and allocation tags by PA to PoE</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-cigdpapa.html">DC CIGDPAPA</a></span></td><td>Clean and Invalidate of Data and Allocation Tags by PA to PoPA</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cigdsw.html unchanged">DC CIGDSW</span></td><td>Clean and Invalidate of Data and Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cigdvac.html unchanged">DC CIGDVAC</span></td><td>Clean and Invalidate of Data and Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cigsw.html unchanged">DC CIGSW</span></td><td>Clean and Invalidate of Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cigvac.html unchanged">DC CIGVAC</span></td><td>Clean and Invalidate of Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-cipae.html">DC CIPAE</a></span></td><td>Data or unified Cache line Clean and Invalidate by PA to PoE</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-cipapa.html">DC CIPAPA</a></span></td><td>Data or unified Cache line Clean and Invalidate by PA to PoPA</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cisw.html unchanged">DC CISW</span></td><td>Data or unified Cache line Clean and Invalidate by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-civac.html unchanged">DC CIVAC</span></td><td>Data or unified Cache line Clean and Invalidate by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-csw.html unchanged">DC CSW</span></td><td>Data or unified Cache line Clean by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cvac.html unchanged">DC CVAC</span></td><td>Data or unified Cache line Clean by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cvadp.html unchanged">DC CVADP</span></td><td>Data or unified Cache line Clean by VA to PoDP</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cvap.html unchanged">DC CVAP</span></td><td>Data or unified Cache line Clean by VA to PoP</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-cvau.html unchanged">DC CVAU</span></td><td>Data or unified Cache line Clean by VA to PoU</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-gva.html">DC GVA</a></span></td><td>Data Cache set Allocation Tag by VA</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-gzva.html">DC GZVA</a></span></td><td>Data Cache set Allocation Tags and Zero by VA</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-igdsw.html unchanged">DC IGDSW</span></td><td>Invalidate of Data and Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-igdvac.html unchanged">DC IGDVAC</span></td><td>Invalidate of Data and Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-igsw.html unchanged">DC IGSW</span></td><td>Invalidate of Allocation Tags by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-igvac.html unchanged">DC IGVAC</span></td><td>Invalidate of Allocation Tags by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-isw.html unchanged">DC ISW</span></td><td>Data or unified Cache line Invalidate by Set/Way</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dc-ivac.html unchanged">DC IVAC</span></td><td>Data or unified Cache line Invalidate by VA to PoC</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dc-zva.html">DC ZVA</a></span></td><td>Data Cache Zero by VA</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ic-iallu.html unchanged">IC IALLU</span></td><td>Instruction Cache Invalidate All to PoU</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ic-ialluis.html unchanged">IC IALLUIS</span></td><td>Instruction Cache Invalidate All to PoU, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ic-ivau.html unchanged">IC IVAU</span></td><td>Instruction Cache line Invalidate by VA to PoU</td></tr></tbody></table><h2 class="sysregindex"><a id="Address">
		        In the Address functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats12nsopr.html">ATS12NSOPR</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only PL1 Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats12nsopw.html">ATS12NSOPW</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only PL1 Write</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ats12nsour.html unchanged">ATS12NSOUR</span></td><td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats12nsouw.html">ATS12NSOUW</a></span></td><td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cpr.html">ATS1CPR</a></span></td><td>Address Translate Stage 1 Current state PL1 Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cprp.html">ATS1CPRP</a></span></td><td>Address Translate Stage 1 Current state PL1 Read PAN</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cpw.html">ATS1CPW</a></span></td><td>Address Translate Stage 1 Current state PL1 Write</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cpwp.html">ATS1CPWP</a></span></td><td>Address Translate Stage 1 Current state PL1 Write PAN</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cur.html">ATS1CUR</a></span></td><td>Address Translate Stage 1 Current state Unprivileged Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1cuw.html">ATS1CUW</a></span></td><td>Address Translate Stage 1 Current state Unprivileged Write</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1hr.html">ATS1HR</a></span></td><td>Address Translate Stage 1 Hyp mode Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1hw.html">ATS1HW</a></span></td><td>Address Translate Stage 1 Hyp mode Write</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-par.html">PAR</a></span></td><td>Physical Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s12e0r.html unchanged">AT S12E0R</span></td><td>Address Translate Stages 1 and 2 EL0 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s12e0w.html unchanged">AT S12E0W</span></td><td>Address Translate Stages 1 and 2 EL0 Write</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s12e1r.html unchanged">AT S12E1R</span></td><td>Address Translate Stages 1 and 2 EL1 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s12e1w.html unchanged">AT S12E1W</span></td><td>Address Translate Stages 1 and 2 EL1 Write</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e0r.html unchanged">AT S1E0R</span></td><td>Address Translate Stage 1 EL0 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e0w.html unchanged">AT S1E0W</span></td><td>Address Translate Stage 1 EL0 Write</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e1r.html unchanged">AT S1E1R</span></td><td>Address Translate Stage 1 EL1 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e1rp.html unchanged">AT S1E1RP</span></td><td>Address Translate Stage 1 EL1 Read PAN</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e1w.html unchanged">AT S1E1W</span></td><td>Address Translate Stage 1 EL1 Write</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e1wp.html unchanged">AT S1E1WP</span></td><td>Address Translate Stage 1 EL1 Write PAN</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e2r.html unchanged">AT S1E2R</span></td><td>Address Translate Stage 1 EL2 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e2w.html unchanged">AT S1E2W</span></td><td>Address Translate Stage 1 EL2 Write</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e3r.html unchanged">AT S1E3R</span></td><td>Address Translate Stage 1 EL3 Read</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-at-s1e3w.html unchanged">AT S1E3W</span></td><td>Address Translate Stage 1 EL3 Write</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-par_el1.html">PAR_EL1</a></span></td><td>Physical Address Register</td></tr></tbody></table><h2 class="sysregindex"><a id="TLB">
		        In the TLB functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cfprctx.html">CFPRCTX</a></span></td><td>Control Flow Prediction Restriction by Context</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cosprctx.html">COSPRCTX</a></span></td><td>Clear <ins>Other</ins><del>Oher</del> Speculative Restriction by Context</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cpprctx.html">CPPRCTX</a></span></td><td>Cache Prefetch Prediction Restriction by Context</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dtlbiall.html unchanged">DTLBIALL</span></td><td>Data TLB Invalidate All</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dtlbiasid.html unchanged">DTLBIASID</span></td><td>Data TLB Invalidate by ASID match</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dtlbimva.html unchanged">DTLBIMVA</span></td><td>Data TLB Invalidate by VA</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dvprctx.html">DVPRCTX</a></span></td><td>Data Value Prediction Restriction by Context</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-itlbiall.html unchanged">ITLBIALL</span></td><td>Instruction TLB Invalidate All</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-itlbiasid.html unchanged">ITLBIASID</span></td><td>Instruction TLB Invalidate by ASID match</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-itlbimva.html unchanged">ITLBIMVA</span></td><td>Instruction TLB Invalidate by VA</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiall.html unchanged">TLBIALL</span></td><td>TLB Invalidate All</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallh.html unchanged">TLBIALLH</span></td><td>TLB Invalidate All, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallhis.html unchanged">TLBIALLHIS</span></td><td>TLB Invalidate All, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallis.html unchanged">TLBIALLIS</span></td><td>TLB Invalidate All, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallnsnh.html unchanged">TLBIALLNSNH</span></td><td>TLB Invalidate All, Non-Secure Non-Hyp</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallnsnhis.html unchanged">TLBIALLNSNHIS</span></td><td>TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiasid.html unchanged">TLBIASID</span></td><td>TLB Invalidate by ASID match</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiasidis.html unchanged">TLBIASIDIS</span></td><td>TLB Invalidate by ASID match, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2.html unchanged">TLBIIPAS2</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2is.html unchanged">TLBIIPAS2IS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2l.html unchanged">TLBIIPAS2L</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2lis.html unchanged">TLBIIPAS2LIS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimva.html unchanged">TLBIMVA</span></td><td>TLB Invalidate by VA</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvaa.html unchanged">TLBIMVAA</span></td><td>TLB Invalidate by VA, All ASID</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvaais.html unchanged">TLBIMVAAIS</span></td><td>TLB Invalidate by VA, All ASID, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvaal.html unchanged">TLBIMVAAL</span></td><td>TLB Invalidate by VA, All ASID, Last level</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvaalis.html unchanged">TLBIMVAALIS</span></td><td>TLB Invalidate by VA, All ASID, Last level, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvah.html unchanged">TLBIMVAH</span></td><td>TLB Invalidate by VA, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvahis.html unchanged">TLBIMVAHIS</span></td><td>TLB Invalidate by VA, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvais.html unchanged">TLBIMVAIS</span></td><td>TLB Invalidate by VA, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimval.html unchanged">TLBIMVAL</span></td><td>TLB Invalidate by VA, Last level</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvalh.html unchanged">TLBIMVALH</span></td><td>TLB Invalidate by VA, Last level, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvalhis.html unchanged">TLBIMVALHIS</span></td><td>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvalis.html unchanged">TLBIMVALIS</span></td><td>TLB Invalidate by VA, Last level, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle1.html unchanged">TLBI ALLE1, TLBI ALLE1NXS</span></td><td>TLB Invalidate All, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle1is.html unchanged">TLBI ALLE1IS, TLBI ALLE1ISNXS</span></td><td>TLB Invalidate All, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle1os.html unchanged">TLBI ALLE1OS, TLBI ALLE1OSNXS</span></td><td>TLB Invalidate All, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle2.html unchanged">TLBI ALLE2, TLBI ALLE2NXS</span></td><td>TLB Invalidate All, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle2is.html unchanged">TLBI ALLE2IS, TLBI ALLE2ISNXS</span></td><td>TLB Invalidate All, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle2os.html unchanged">TLBI ALLE2OS, TLBI ALLE2OSNXS</span></td><td>TLB Invalidate All, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle3.html unchanged">TLBI ALLE3, TLBI ALLE3NXS</span></td><td>TLB Invalidate All, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle3is.html unchanged">TLBI ALLE3IS, TLBI ALLE3ISNXS</span></td><td>TLB Invalidate All, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-alle3os.html unchanged">TLBI ALLE3OS, TLBI ALLE3OSNXS</span></td><td>TLB Invalidate All, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-aside1.html unchanged">TLBI ASIDE1, TLBI ASIDE1NXS</span></td><td>TLB Invalidate by ASID, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-aside1is.html unchanged">TLBI ASIDE1IS, TLBI ASIDE1ISNXS</span></td><td>TLB Invalidate by ASID, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-aside1os.html unchanged">TLBI ASIDE1OS, TLBI ASIDE1OSNXS</span></td><td>TLB Invalidate by ASID, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1.html unchanged">TLBI IPAS2E1, TLBI IPAS2E1NXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1is.html unchanged">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1os.html unchanged">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1.html unchanged">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1is.html unchanged">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1os.html unchanged">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-paall.html unchanged">TLBI PAALL</span></td><td>TLB Invalidate GPT Information by PA, All Entries, Local</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-paallos.html unchanged">TLBI PAALLOS</span></td><td>TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1.html unchanged">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1is.html unchanged">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1os.html unchanged">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1.html unchanged">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1is.html unchanged">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1os.html unchanged">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rpalos.html unchanged">TLBI RPALOS</span></td><td>TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rpaos.html unchanged">TLBI RPAOS</span></td><td>TLB Range Invalidate GPT Information by PA, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1.html unchanged">TLBI RVAAE1, TLBI RVAAE1NXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1is.html unchanged">TLBI RVAAE1IS, TLBI RVAAE1ISNXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaae1os.html unchanged">TLBI RVAAE1OS, TLBI RVAAE1OSNXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1.html unchanged">TLBI RVAALE1, TLBI RVAALE1NXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1is.html unchanged">TLBI RVAALE1IS, TLBI RVAALE1ISNXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvaale1os.html unchanged">TLBI RVAALE1OS, TLBI RVAALE1OSNXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1.html unchanged">TLBI RVAE1, TLBI RVAE1NXS</span></td><td>TLB Range Invalidate by VA, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1is.html unchanged">TLBI RVAE1IS, TLBI RVAE1ISNXS</span></td><td>TLB Range Invalidate by VA, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae1os.html unchanged">TLBI RVAE1OS, TLBI RVAE1OSNXS</span></td><td>TLB Range Invalidate by VA, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2.html unchanged">TLBI RVAE2, TLBI RVAE2NXS</span></td><td>TLB Range Invalidate by VA, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2is.html unchanged">TLBI RVAE2IS, TLBI RVAE2ISNXS</span></td><td>TLB Range Invalidate by VA, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae2os.html unchanged">TLBI RVAE2OS, TLBI RVAE2OSNXS</span></td><td>TLB Range Invalidate by VA, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3.html unchanged">TLBI RVAE3, TLBI RVAE3NXS</span></td><td>TLB Range Invalidate by VA, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3is.html unchanged">TLBI RVAE3IS, TLBI RVAE3ISNXS</span></td><td>TLB Range Invalidate by VA, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvae3os.html unchanged">TLBI RVAE3OS, TLBI RVAE3OSNXS</span></td><td>TLB Range Invalidate by VA, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1.html unchanged">TLBI RVALE1, TLBI RVALE1NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1is.html unchanged">TLBI RVALE1IS, TLBI RVALE1ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale1os.html unchanged">TLBI RVALE1OS, TLBI RVALE1OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2.html unchanged">TLBI RVALE2, TLBI RVALE2NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2is.html unchanged">TLBI RVALE2IS, TLBI RVALE2ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale2os.html unchanged">TLBI RVALE2OS, TLBI RVALE2OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3.html unchanged">TLBI RVALE3, TLBI RVALE3NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3is.html unchanged">TLBI RVALE3IS, TLBI RVALE3ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-rvale3os.html unchanged">TLBI RVALE3OS, TLBI RVALE3OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaae1.html unchanged">TLBI VAAE1, TLBI VAAE1NXS</span></td><td>TLB Invalidate by VA, All ASID, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaae1is.html unchanged">TLBI VAAE1IS, TLBI VAAE1ISNXS</span></td><td>TLB Invalidate by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaae1os.html unchanged">TLBI VAAE1OS, TLBI VAAE1OSNXS</span></td><td>TLB Invalidate by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaale1.html unchanged">TLBI VAALE1, TLBI VAALE1NXS</span></td><td>TLB Invalidate by VA, All ASID, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaale1is.html unchanged">TLBI VAALE1IS, TLBI VAALE1ISNXS</span></td><td>TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vaale1os.html unchanged">TLBI VAALE1OS, TLBI VAALE1OSNXS</span></td><td>TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae1.html unchanged">TLBI VAE1, TLBI VAE1NXS</span></td><td>TLB Invalidate by VA, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae1is.html unchanged">TLBI VAE1IS, TLBI VAE1ISNXS</span></td><td>TLB Invalidate by VA, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae1os.html unchanged">TLBI VAE1OS, TLBI VAE1OSNXS</span></td><td>TLB Invalidate by VA, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae2.html unchanged">TLBI VAE2, TLBI VAE2NXS</span></td><td>TLB Invalidate by VA, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae2is.html unchanged">TLBI VAE2IS, TLBI VAE2ISNXS</span></td><td>TLB Invalidate by VA, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae2os.html unchanged">TLBI VAE2OS, TLBI VAE2OSNXS</span></td><td>TLB Invalidate by VA, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae3.html unchanged">TLBI VAE3, TLBI VAE3NXS</span></td><td>TLB Invalidate by VA, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae3is.html unchanged">TLBI VAE3IS, TLBI VAE3ISNXS</span></td><td>TLB Invalidate by VA, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vae3os.html unchanged">TLBI VAE3OS, TLBI VAE3OSNXS</span></td><td>TLB Invalidate by VA, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale1.html unchanged">TLBI VALE1, TLBI VALE1NXS</span></td><td>TLB Invalidate by VA, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale1is.html unchanged">TLBI VALE1IS, TLBI VALE1ISNXS</span></td><td>TLB Invalidate by VA, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale1os.html unchanged">TLBI VALE1OS, TLBI VALE1OSNXS</span></td><td>TLB Invalidate by VA, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale2.html unchanged">TLBI VALE2, TLBI VALE2NXS</span></td><td>TLB Invalidate by VA, Last level, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale2is.html unchanged">TLBI VALE2IS, TLBI VALE2ISNXS</span></td><td>TLB Invalidate by VA, Last level, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale2os.html unchanged">TLBI VALE2OS, TLBI VALE2OSNXS</span></td><td>TLB Invalidate by VA, Last level, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale3.html unchanged">TLBI VALE3, TLBI VALE3NXS</span></td><td>TLB Invalidate by VA, Last level, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale3is.html unchanged">TLBI VALE3IS, TLBI VALE3ISNXS</span></td><td>TLB Invalidate by VA, Last level, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vale3os.html unchanged">TLBI VALE3OS, TLBI VALE3OSNXS</span></td><td>TLB Invalidate by VA, Last level, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalle1.html unchanged">TLBI VMALLE1, TLBI VMALLE1NXS</span></td><td>TLB Invalidate by VMID, All at stage 1, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalle1is.html unchanged">TLBI VMALLE1IS, TLBI VMALLE1ISNXS</span></td><td>TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalle1os.html unchanged">TLBI VMALLE1OS, TLBI VMALLE1OSNXS</span></td><td>TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1.html unchanged">TLBI VMALLS12E1, TLBI VMALLS12E1NXS</span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1is.html unchanged">TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS</span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-vmalls12e1os.html unchanged">TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS</span></td><td>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1.html unchanged">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1is.html unchanged">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1os.html unchanged">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1.html unchanged">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1is.html unchanged">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1os.html unchanged">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1.html unchanged">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1is.html unchanged">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1os.html unchanged">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1.html unchanged">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1is.html unchanged">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1os.html unchanged">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaae1.html unchanged">TLBIP RVAAE1, TLBIP RVAAE1NXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaae1is.html unchanged">TLBIP RVAAE1IS, TLBIP RVAAE1ISNXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaae1os.html unchanged">TLBIP RVAAE1OS, TLBIP RVAAE1OSNXS</span></td><td>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaale1.html unchanged">TLBIP RVAALE1, TLBIP RVAALE1NXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaale1is.html unchanged">TLBIP RVAALE1IS, TLBIP RVAALE1ISNXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvaale1os.html unchanged">TLBIP RVAALE1OS, TLBIP RVAALE1OSNXS</span></td><td>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae1.html unchanged">TLBIP RVAE1, TLBIP RVAE1NXS</span></td><td>TLB Range Invalidate by VA, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae1is.html unchanged">TLBIP RVAE1IS, TLBIP RVAE1ISNXS</span></td><td>TLB Range Invalidate by VA, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae1os.html unchanged">TLBIP RVAE1OS, TLBIP RVAE1OSNXS</span></td><td>TLB Range Invalidate by VA, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae2.html unchanged">TLBIP RVAE2, TLBIP RVAE2NXS</span></td><td>TLB Range Invalidate by VA, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae2is.html unchanged">TLBIP RVAE2IS, TLBIP RVAE2ISNXS</span></td><td>TLB Range Invalidate by VA, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae2os.html unchanged">TLBIP RVAE2OS, TLBIP RVAE2OSNXS</span></td><td>TLB Range Invalidate by VA, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae3.html unchanged">TLBIP RVAE3, TLBIP RVAE3NXS</span></td><td>TLB Range Invalidate by VA, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae3is.html unchanged">TLBIP RVAE3IS, TLBIP RVAE3ISNXS</span></td><td>TLB Range Invalidate by VA, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvae3os.html unchanged">TLBIP RVAE3OS, TLBIP RVAE3OSNXS</span></td><td>TLB Range Invalidate by VA, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale1.html unchanged">TLBIP RVALE1, TLBIP RVALE1NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale1is.html unchanged">TLBIP RVALE1IS, TLBIP RVALE1ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale1os.html unchanged">TLBIP RVALE1OS, TLBIP RVALE1OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale2.html unchanged">TLBIP RVALE2, TLBIP RVALE2NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale2is.html unchanged">TLBIP RVALE2IS, TLBIP RVALE2ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale2os.html unchanged">TLBIP RVALE2OS, TLBIP RVALE2OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale3.html unchanged">TLBIP RVALE3, TLBIP RVALE3NXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale3is.html unchanged">TLBIP RVALE3IS, TLBIP RVALE3ISNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-rvale3os.html unchanged">TLBIP RVALE3OS, TLBIP RVALE3OSNXS</span></td><td>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaae1.html unchanged">TLBIP VAAE1, TLBIP VAAE1NXS</span></td><td>TLB Invalidate Pair by VA, All ASID, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaae1is.html unchanged">TLBIP VAAE1IS, TLBIP VAAE1ISNXS</span></td><td>TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaae1os.html unchanged">TLBIP VAAE1OS, TLBIP VAAE1OSNXS</span></td><td>TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaale1.html unchanged">TLBIP VAALE1, TLBIP VAALE1NXS</span></td><td>TLB Invalidate Pair by VA, All ASID, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaale1is.html unchanged">TLBIP VAALE1IS, TLBIP VAALE1ISNXS</span></td><td>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vaale1os.html unchanged">TLBIP VAALE1OS, TLBIP VAALE1OSNXS</span></td><td>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae1.html unchanged">TLBIP VAE1, TLBIP VAE1NXS</span></td><td>TLB Invalidate Pair by VA, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae1is.html unchanged">TLBIP VAE1IS, TLBIP VAE1ISNXS</span></td><td>TLB Invalidate Pair by VA, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae1os.html unchanged">TLBIP VAE1OS, TLBIP VAE1OSNXS</span></td><td>TLB Invalidate Pair by VA, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae2.html unchanged">TLBIP VAE2, TLBIP VAE2NXS</span></td><td>TLB Invalidate Pair by VA, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae2is.html unchanged">TLBIP VAE2IS, TLBIP VAE2ISNXS</span></td><td>TLB Invalidate Pair by VA, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae2os.html unchanged">TLBIP VAE2OS, TLBIP VAE2OSNXS</span></td><td>TLB Invalidate Pair by VA, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae3.html unchanged">TLBIP VAE3, TLBIP VAE3NXS</span></td><td>TLB Invalidate Pair by VA, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae3is.html unchanged">TLBIP VAE3IS, TLBIP VAE3ISNXS</span></td><td>TLB Invalidate Pair by VA, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vae3os.html unchanged">TLBIP VAE3OS, TLBIP VAE3OSNXS</span></td><td>TLB Invalidate Pair by VA, EL3, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale1.html unchanged">TLBIP VALE1, TLBIP VALE1NXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale1is.html unchanged">TLBIP VALE1IS, TLBIP VALE1ISNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale1os.html unchanged">TLBIP VALE1OS, TLBIP VALE1OSNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale2.html unchanged">TLBIP VALE2, TLBIP VALE2NXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale2is.html unchanged">TLBIP VALE2IS, TLBIP VALE2ISNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale2os.html unchanged">TLBIP VALE2OS, TLBIP VALE2OSNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale3.html unchanged">TLBIP VALE3, TLBIP VALE3NXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale3is.html unchanged">TLBIP VALE3IS, TLBIP VALE3ISNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-vale3os.html unchanged">TLBIP VALE3OS, TLBIP VALE3OSNXS</span></td><td>TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable</td></tr></tbody></table><h2 class="sysregindex"><a id="PMU">
		        In the PMU functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmccfiltr.html">PMCCFILTR</a></span></td><td>Performance Monitors Cycle Count Filter Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmccntr.html">PMCCNTR</a></span></td><td>Performance Monitors Cycle Count Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmceid0.html">PMCEID0</a></span></td><td>Performance Monitors Common Event Identification register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmceid1.html">PMCEID1</a></span></td><td>Performance Monitors Common Event Identification register 1</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmceid2.html">PMCEID2</a></span></td><td>Performance Monitors Common Event Identification register 2</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmceid3.html">PMCEID3</a></span></td><td>Performance Monitors Common Event Identification register 3</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmcntenclr.html">PMCNTENCLR</a></span></td><td>Performance Monitors Count Enable Clear register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmcntenset.html">PMCNTENSET</a></span></td><td>Performance Monitors Count Enable Set register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmcr.html">PMCR</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a></span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a></span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-pmintenclr.html unchanged">PMINTENCLR</span></td><td>Performance Monitors Interrupt Enable Clear register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-pmintenset.html unchanged">PMINTENSET</span></td><td>Performance Monitors Interrupt Enable Set register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-pmmir.html unchanged">PMMIR</span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmovsr.html">PMOVSR</a></span></td><td>Performance Monitors Overflow Flag Status Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmovsset.html">PMOVSSET</a></span></td><td>Performance Monitors Overflow Flag Status Set register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmselr.html">PMSELR</a></span></td><td>Performance Monitors Event Counter Selection Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmswinc.html">PMSWINC</a></span></td><td>Performance Monitors Software Increment register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-pmuserenr.html unchanged">PMUSERENR</span></td><td>Performance Monitors User Enable Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmxevcntr.html">PMXEVCNTR</a></span></td><td>Performance Monitors Selected Event Count Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-pmxevtyper.html">PMXEVTYPER</a></span></td><td>Performance Monitors Selected Event Type Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a></span></td><td>Performance Monitors Cycle Count Filter Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a></span></td><td>Performance Monitors Cycle Count Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmccntsvr_el1.html unchanged">PMCCNTSVR_EL1</span></td><td>Performance Monitors Cycle Count Saved Value Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a></span></td><td>Performance Monitors Common Event Identification Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a></span></td><td>Performance Monitors Common Event Identification Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a></span></td><td>Performance Monitors Count Enable Clear Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a></span></td><td>Performance Monitors Count Enable Set Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmevcntsvrn_el1.html unchanged">PMEVCNTSVR&lt;n>_EL1</span></td><td>Performance Monitors Event Count Saved Value Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a></span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmicfiltr_el0.html">PMICFILTR_EL0</a></span></td><td>Performance Monitors Instruction Counter Filter Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmicntr_el0.html">PMICNTR_EL0</a></span></td><td>Performance Monitors Instruction Counter Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span></td><td>Performance Monitors Interrupt Enable Clear Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmintenset_el1.html unchanged">PMINTENSET_EL1</span></td><td>Performance Monitors Interrupt Enable Set Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmmir_el1.html unchanged">PMMIR_EL1</span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Clear Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Set Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmselr_el0.html">PMSELR_EL0</a></span></td><td>Performance Monitors Event Counter Selection Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a></span></td><td>Performance Monitors Software Increment Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-pmuacr_el1.html unchanged">PMUACR_EL1</span></td><td>Performance Monitors User Access Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a></span></td><td>Performance Monitors User Enable Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a></span></td><td>Performance Monitors Selected Event Count Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a></span></td><td>Performance Monitors Selected Event Type Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-pmzr_el0.html">PMZR_EL0</a></span></td><td>Performance Monitors Zero with Mask</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmauthstatus.html unchanged">PMAUTHSTATUS</span></td><td>Performance Monitors Authentication Status register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmccfiltr_el0.html unchanged">PMCCFILTR_EL0</span></td><td>Performance Monitors Cycle Counter Filter Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmccidsr.html">PMCCIDSR</a></span></td><td>CONTEXTIDR_ELx Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmccntr_el0.html unchanged">PMCCNTR_EL0</span></td><td>Performance Monitors Cycle Counter</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmccntsvr_el1.html unchanged">PMCCNTSVR_EL1</span></td><td>Performance Monitors Cycle Count Saved Value Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmceid0.html unchanged">PMCEID0</span></td><td>Performance Monitors Common Event Identification register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmceid1.html unchanged">PMCEID1</span></td><td>Performance Monitors Common Event Identification register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmceid2.html unchanged">PMCEID2</span></td><td>Performance Monitors Common Event Identification register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmceid3.html unchanged">PMCEID3</span></td><td>Performance Monitors Common Event Identification register 3</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmcfgr.html">PMCFGR</a></span></td><td>Performance Monitors Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcgcr0.html unchanged">PMCGCR0</span></td><td>Counter Group Configuration Register 0</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmcid1sr.html">PMCID1SR</a></span></td><td>CONTEXTIDR_EL1 Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcid2sr.html unchanged">PMCID2SR</span></td><td>CONTEXTIDR_EL2 Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcidr0.html unchanged">PMCIDR0</span></td><td>Performance Monitors Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcidr1.html unchanged">PMCIDR1</span></td><td>Performance Monitors Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcidr2.html unchanged">PMCIDR2</span></td><td>Performance Monitors Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcidr3.html unchanged">PMCIDR3</span></td><td>Performance Monitors Component Identification Register 3</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmcnten.html">PMCNTEN</a></span></td><td>Performance Monitors Count Enable register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcntenclr_el0.html unchanged">PMCNTENCLR_EL0</span></td><td>Performance Monitors Count Enable Clear Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmcntenset_el0.html unchanged">PMCNTENSET_EL0</span></td><td>Performance Monitors Count Enable Set Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevaff.html unchanged">PMDEVAFF</span></td><td>Performance Monitors Device Affinity register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevaff0.html unchanged">PMDEVAFF0</span></td><td>Performance Monitors Device Affinity register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevaff1.html unchanged">PMDEVAFF1</span></td><td>Performance Monitors Device Affinity register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevarch.html unchanged">PMDEVARCH</span></td><td>Performance Monitors Device Architecture register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevid.html unchanged">PMDEVID</span></td><td>Performance Monitors Device ID register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmdevtype.html unchanged">PMDEVTYPE</span></td><td>Performance Monitors Device Type register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmevcntsvrn_el1.html unchanged">PMEVCNTSVR&lt;n>_EL1</span></td><td>Performance Monitors Event Count Saved Value Register &lt;n></td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n></a></span></td><td>Performance Monitors Event Filter Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmevtypern_el0.html unchanged">PMEVTYPER&lt;n>_EL0</span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmicfiltr_el0.html unchanged">PMICFILTR_EL0</span></td><td>Performance Monitors Instruction Counter Filter Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmicntr_el0.html unchanged">PMICNTR_EL0</span></td><td>Performance Monitors Instruction Counter Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmicntsvr_el1.html unchanged">PMICNTSVR_EL1</span></td><td>Performance Monitors Instruction Count Saved Value Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmiidr.html unchanged">PMIIDR</span></td><td>Performance Monitors Implementation Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pminten.html">PMINTEN</a></span></td><td>Performance Monitors Interrupt Enable register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span></td><td>Performance Monitors Interrupt Enable Clear Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmintenset_el1.html unchanged">PMINTENSET_EL1</span></td><td>Performance Monitors Interrupt Enable Set Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmitctrl.html unchanged">PMITCTRL</span></td><td>Performance Monitors Integration mode Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmlar.html unchanged">PMLAR</span></td><td>Performance Monitors Lock Access Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmlsr.html unchanged">PMLSR</span></td><td>Performance Monitors Lock Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmmir.html">PMMIR</a></span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmovs.html">PMOVS</a></span></td><td>Performance Monitors Overflow Flag Status register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Clear register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Set Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmpcsctl.html">PMPCSCTL</a></span></td><td>PC Sample-based Profiling Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span></td><td>Program Counter Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpidr0.html unchanged">PMPIDR0</span></td><td>Performance Monitors Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpidr1.html unchanged">PMPIDR1</span></td><td>Performance Monitors Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpidr2.html unchanged">PMPIDR2</span></td><td>Performance Monitors Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpidr3.html unchanged">PMPIDR3</span></td><td>Performance Monitors Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmpidr4.html unchanged">PMPIDR4</span></td><td>Performance Monitors Peripheral Identification Register 4</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmsscr_el1.html unchanged">PMSSCR_EL1</span></td><td>Performance Monitors Snapshot Status and Capture Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmswinc_el0.html unchanged">PMSWINC_EL0</span></td><td>Performance Monitors Software Increment Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="pmu.pmvcidsr.html">PMVCIDSR</a></span></td><td>CONTEXTIDR_EL1 and VMID Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmvidsr.html unchanged">PMVIDSR</span></td><td>VMID Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file pmu.pmzr_el0.html unchanged">PMZR_EL0</span></td><td>Performance Monitors Zero with Mask</td></tr></tbody></table><h2 class="sysregindex"><a id="Reset">
		        In the Reset functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hrmr.html unchanged">HRMR</span></td><td>Hyp Reset Management Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-rmr.html">RMR</a></span></td><td>Reset Management Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-rvbar.html">RVBAR</a></span></td><td>Reset Vector Base Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rmr_el1.html unchanged">RMR_EL1</span></td><td>Reset Management Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rmr_el2.html unchanged">RMR_EL2</span></td><td>Reset Management Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rmr_el3.html unchanged">RMR_EL3</span></td><td>Reset Management Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rvbar_el1.html unchanged">RVBAR_EL1</span></td><td>Reset Vector Base Address Register (if EL2 and EL3 not implemented)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rvbar_el2.html unchanged">RVBAR_EL2</span></td><td>Reset Vector Base Address Register (if EL3 not implemented)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rvbar_el3.html unchanged">RVBAR_EL3</span></td><td>Reset Vector Base Address Register (if EL3 implemented)</td></tr></tbody></table><h2 class="sysregindex"><a id="Thread">
		        In the Thread functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-htpidr.html unchanged">HTPIDR</span></td><td>Hyp Software Thread ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tpidrprw.html unchanged">TPIDRPRW</span></td><td>PL1 Software Thread ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tpidruro.html unchanged">TPIDRURO</span></td><td>PL0 Read-Only Software Thread ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tpidrurw.html unchanged">TPIDRURW</span></td><td>PL0 Read/Write Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-scxtnum_el0.html unchanged">SCXTNUM_EL0</span></td><td>EL0 Read/Write Software Context Number</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-scxtnum_el1.html unchanged">SCXTNUM_EL1</span></td><td>EL1 Read/Write Software Context Number</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-scxtnum_el2.html unchanged">SCXTNUM_EL2</span></td><td>EL2 Read/Write Software Context Number</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-scxtnum_el3.html unchanged">SCXTNUM_EL3</span></td><td>EL3 Read/Write Software Context Number</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr2_el0.html unchanged">TPIDR2_EL0</span></td><td>EL0 Read/Write Software Thread ID Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidrro_el0.html unchanged">TPIDRRO_EL0</span></td><td>EL0 Read-Only Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr_el0.html unchanged">TPIDR_EL0</span></td><td>EL0 Read/Write Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr_el1.html unchanged">TPIDR_EL1</span></td><td>EL1 Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr_el2.html unchanged">TPIDR_EL2</span></td><td>EL2 Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr_el3.html unchanged">TPIDR_EL3</span></td><td>EL3 Software Thread ID Register</td></tr></tbody></table><h2 class="sysregindex"><a id="IMPDEF">
		        In the IMP DEF functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-actlr.html unchanged">ACTLR</span></td><td>Auxiliary Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-actlr2.html unchanged">ACTLR2</span></td><td>Auxiliary Control Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-adfsr.html unchanged">ADFSR</span></td><td>Auxiliary Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-aidr.html unchanged">AIDR</span></td><td>Auxiliary ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-aifsr.html unchanged">AIFSR</span></td><td>Auxiliary Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-amair0.html">AMAIR0</a></span></td><td>Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-amair1.html">AMAIR1</a></span></td><td>Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hactlr.html unchanged">HACTLR</span></td><td>Hyp Auxiliary Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hactlr2.html unchanged">HACTLR2</span></td><td>Hyp Auxiliary Control Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hadfsr.html unchanged">HADFSR</span></td><td>Hyp Auxiliary Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-haifsr.html unchanged">HAIFSR</span></td><td>Hyp Auxiliary Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair0.html unchanged">HAMAIR0</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair1.html unchanged">HAMAIR1</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-actlr_el1.html unchanged">ACTLR_EL1</span></td><td>Auxiliary Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-actlr_el2.html unchanged">ACTLR_EL2</span></td><td>Auxiliary Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-actlr_el3.html unchanged">ACTLR_EL3</span></td><td>Auxiliary Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el1.html unchanged">AFSR0_EL1</span></td><td>Auxiliary Fault Status Register 0 (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td><td>Auxiliary Fault Status Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el3.html unchanged">AFSR0_EL3</span></td><td>Auxiliary Fault Status Register 0 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el1.html unchanged">AFSR1_EL1</span></td><td>Auxiliary Fault Status Register 1 (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td><td>Auxiliary Fault Status Register 1 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el3.html unchanged">AFSR1_EL3</span></td><td>Auxiliary Fault Status Register 1 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-aidr_el1.html unchanged">AIDR_EL1</span></td><td>Auxiliary ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el1.html unchanged">AMAIR_EL1</span></td><td>Auxiliary Memory Attribute Indirection Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td><td>Auxiliary Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el3.html unchanged">AMAIR_EL3</span></td><td>Auxiliary Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hacr_el2.html unchanged">HACR_EL2</span></td><td>Hypervisor Auxiliary Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-s3_op1_cn_cm_op2.html unchanged">S3_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></span></td><td>IMPLEMENTATION DEFINED registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-s1_op1_cn_cm_op2.html unchanged">SYS S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>, SYSL S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2>, SYSP S1_&lt;op1>_&lt;Cn>_&lt;Cm>_&lt;op2></span></td><td>IMPLEMENTATION DEFINED maintenance instructions</td></tr></tbody></table><h2 class="sysregindex"><a id="Timer">
		        In the Timer functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntfrq.html unchanged">CNTFRQ</span></td><td>Counter-timer Frequency register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthps_ctl.html unchanged">CNTHPS_CTL</span></td><td>Counter-timer Secure Physical Timer Control Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthps_cval.html unchanged">CNTHPS_CVAL</span></td><td>Counter-timer Secure Physical Timer CompareValue Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthps_tval.html unchanged">CNTHPS_TVAL</span></td><td>Counter-timer Secure Physical Timer TimerValue Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthp_ctl.html unchanged">CNTHP_CTL</span></td><td>Counter-timer Hyp Physical Timer Control register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthvs_ctl.html unchanged">CNTHVS_CTL</span></td><td>Counter-timer Secure Virtual Timer Control Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthvs_cval.html unchanged">CNTHVS_CVAL</span></td><td>Counter-timer Secure Virtual Timer CompareValue Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthvs_tval.html unchanged">CNTHVS_TVAL</span></td><td>Counter-timer Secure Virtual Timer TimerValue Register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthv_ctl.html unchanged">CNTHV_CTL</span></td><td>Counter-timer Virtual Timer Control register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthv_cval.html unchanged">CNTHV_CVAL</span></td><td>Counter-timer Virtual Timer CompareValue register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthv_tval.html unchanged">CNTHV_TVAL</span></td><td>Counter-timer Virtual Timer TimerValue register (EL2)</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntkctl.html unchanged">CNTKCTL</span></td><td>Counter-timer Kernel Control register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cntpct.html">CNTPCT</a></span></td><td>Counter-timer Physical Count register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cntpctss.html">CNTPCTSS</a></span></td><td>Counter-timer Self-Synchronized Physical Count register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntp_ctl.html unchanged">CNTP_CTL</span></td><td>Counter-timer Physical Timer Control register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntp_cval.html unchanged">CNTP_CVAL</span></td><td>Counter-timer Physical Timer CompareValue register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntp_tval.html unchanged">CNTP_TVAL</span></td><td>Counter-timer Physical Timer TimerValue register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cntvct.html">CNTVCT</a></span></td><td>Counter-timer Virtual Count register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-cntvctss.html">CNTVCTSS</a></span></td><td>Counter-timer Self-Synchronized Virtual Count register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntv_ctl.html unchanged">CNTV_CTL</span></td><td>Counter-timer Virtual Timer Control register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntv_cval.html unchanged">CNTV_CVAL</span></td><td>Counter-timer Virtual Timer CompareValue register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntv_tval.html unchanged">CNTV_TVAL</span></td><td>Counter-timer Virtual Timer TimerValue register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-cntfrq_el0.html">CNTFRQ_EL0</a></span></td><td>Counter-timer Frequency <ins>Register</ins><del>register</del></td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthvs_ctl_el2.html unchanged">CNTHVS_CTL_EL2</span></td><td>Counter-timer Secure Virtual Timer Control register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthvs_cval_el2.html unchanged">CNTHVS_CVAL_EL2</span></td><td>Counter-timer Secure Virtual Timer CompareValue register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthvs_tval_el2.html unchanged">CNTHVS_TVAL_EL2</span></td><td>Counter-timer Secure Virtual Timer TimerValue register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthv_ctl_el2.html unchanged">CNTHV_CTL_EL2</span></td><td>Counter-timer Virtual Timer Control register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthv_cval_el2.html unchanged">CNTHV_CVAL_EL2</span></td><td>Counter-timer Virtual Timer CompareValue register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthv_tval_el2.html unchanged">CNTHV_TVAL_EL2</span></td><td>Counter-timer Virtual Timer TimerValue Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntkctl_el1.html unchanged">CNTKCTL_EL1</span></td><td>Counter-timer Kernel Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntpctss_el0.html unchanged">CNTPCTSS_EL0</span></td><td>Counter-timer Self-Synchronized Physical Count Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntpct_el0.html unchanged">CNTPCT_EL0</span></td><td>Counter-timer Physical Count Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntpoff_el2.html unchanged">CNTPOFF_EL2</span></td><td>Counter-timer Physical Offset Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntps_ctl_el1.html unchanged">CNTPS_CTL_EL1</span></td><td>Counter-timer Physical Secure Timer Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntps_cval_el1.html unchanged">CNTPS_CVAL_EL1</span></td><td>Counter-timer Physical Secure Timer CompareValue Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntps_tval_el1.html unchanged">CNTPS_TVAL_EL1</span></td><td>Counter-timer Physical Secure Timer TimerValue register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntp_ctl_el0.html unchanged">CNTP_CTL_EL0</span></td><td>Counter-timer Physical Timer Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntp_cval_el0.html unchanged">CNTP_CVAL_EL0</span></td><td>Counter-timer Physical Timer CompareValue Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntp_tval_el0.html unchanged">CNTP_TVAL_EL0</span></td><td>Counter-timer Physical Timer TimerValue Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntvctss_el0.html unchanged">CNTVCTSS_EL0</span></td><td>Counter-timer Self-Synchronized Virtual Count Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntvct_el0.html unchanged">CNTVCT_EL0</span></td><td>Counter-timer Virtual Count Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntv_ctl_el0.html unchanged">CNTV_CTL_EL0</span></td><td>Counter-timer Virtual Timer Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntv_cval_el0.html unchanged">CNTV_CVAL_EL0</span></td><td>Counter-timer Virtual Timer CompareValue Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntv_tval_el0.html unchanged">CNTV_TVAL_EL0</span></td><td>Counter-timer Virtual Timer TimerValue Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntacrn.html unchanged">CNTACR&lt;n></span></td><td>Counter-timer Access Control Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntcr.html unchanged">CNTCR</span></td><td>Counter Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntcv.html unchanged">CNTCV</span></td><td>Counter Count Value register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntel0acr.html unchanged">CNTEL0ACR</span></td><td>Counter-timer EL0 Access Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntfid0.html unchanged">CNTFID0</span></td><td>Counter Frequency ID</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntfidn.html unchanged">CNTFID&lt;n></span></td><td>Counter Frequency IDs, n > 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntfrq.html unchanged">CNTFRQ</span></td><td>Counter-timer Frequency</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntid.html unchanged">CNTID</span></td><td>Counter Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntnsar.html unchanged">CNTNSAR</span></td><td>Counter-timer Non-secure Access Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT</span></td><td>Counter-timer Physical Count</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntp_ctl.html unchanged">CNTP_CTL</span></td><td>Counter-timer Physical Timer Control</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL</span></td><td>Counter-timer Physical Timer CompareValue</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntp_tval.html unchanged">CNTP_TVAL</span></td><td>Counter-timer Physical Timer TimerValue</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntscr.html unchanged">CNTSCR</span></td><td>Counter Scale Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntsr.html unchanged">CNTSR</span></td><td>Counter Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cnttidr.html unchanged">CNTTIDR</span></td><td>Counter-timer Timer ID Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT</span></td><td>Counter-timer Virtual Count</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF</span></td><td>Counter-timer Virtual Offset</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n></span></td><td>Counter-timer Virtual Offsets</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntv_ctl.html unchanged">CNTV_CTL</span></td><td>Counter-timer Virtual Timer Control</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL</span></td><td>Counter-timer Virtual Timer CompareValue</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr></tbody></table><h2 class="sysregindex"><a id="Debug">
		        In the Debug functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a></span></td><td>Debug Authentication Status register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgbcrn.html unchanged">DBGBCR&lt;n></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgbvrn.html unchanged">DBGBVR&lt;n></span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgbxvrn.html unchanged">DBGBXVR&lt;n></span></td><td>Debug Breakpoint Extended Value Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgclaimclr.html unchanged">DBGCLAIMCLR</span></td><td>Debug CLAIM Tag Clear register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgclaimset.html unchanged">DBGCLAIMSET</span></td><td>Debug CLAIM Tag Set register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdccint.html unchanged">DBGDCCINT</span></td><td>DCC Interrupt Enable Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdevid.html unchanged">DBGDEVID</span></td><td>Debug Device ID register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdevid1.html unchanged">DBGDEVID1</span></td><td>Debug Device ID register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdevid2.html unchanged">DBGDEVID2</span></td><td>Debug Device ID register 2</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgdidr.html">DBGDIDR</a></span></td><td>Debug ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdrar.html unchanged">DBGDRAR</span></td><td>Debug ROM Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdsar.html unchanged">DBGDSAR</span></td><td>Debug Self Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdscrext.html unchanged">DBGDSCRext</span></td><td>Debug Status and Control Register, External View</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgdscrint.html unchanged">DBGDSCRint</span></td><td>Debug Status and Control Register, Internal View</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a></span></td><td>Debug OS Lock Data Transfer Register, Receive, External View</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a></span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a></span></td><td>Debug OS Lock Data Transfer Register, Transmit</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a></span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgosdlr.html unchanged">DBGOSDLR</span></td><td>Debug OS Double Lock Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgoseccr.html unchanged">DBGOSECCR</span></td><td>Debug OS Lock Exception Catch Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgoslar.html unchanged">DBGOSLAR</span></td><td>Debug OS Lock Access Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgoslsr.html unchanged">DBGOSLSR</span></td><td>Debug OS Lock Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgprcr.html unchanged">DBGPRCR</span></td><td>Debug Power Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgvcr.html unchanged">DBGVCR</span></td><td>Debug Vector Catch Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgwcrn.html unchanged">DBGWCR&lt;n></span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgwfar.html unchanged">DBGWFAR</span></td><td>Debug Watchpoint Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-dbgwvrn.html unchanged">DBGWVR&lt;n></span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-trfcr.html unchanged">TRFCR</span></td><td>Trace Filter Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></span></td><td>Debug Authentication Status Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgbvrn_el1.html unchanged">DBGBVR&lt;n>_EL1</span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgclaimclr_el1.html unchanged">DBGCLAIMCLR_EL1</span></td><td>Debug CLAIM Tag Clear Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span></td><td>Debug CLAIM Tag Set Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgdtrrx_el0.html unchanged">DBGDTRRX_EL0</span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgdtrtx_el0.html unchanged">DBGDTRTX_EL0</span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgdtr_el0.html unchanged">DBGDTR_EL0</span></td><td>Debug Data Transfer Register, half-duplex</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgprcr_el1.html unchanged">DBGPRCR_EL1</span></td><td>Debug Power Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgvcr32_el2.html unchanged">DBGVCR32_EL2</span></td><td>Debug Vector Catch Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1</span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-dlr_el0.html unchanged">DLR_EL0</span></td><td>Debug Link Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-dspsr_el0.html">DSPSR_EL0</a></span></td><td>Debug Saved Program Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mdccint_el1.html unchanged">MDCCINT_EL1</span></td><td>Monitor DCC Interrupt Enable Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mdccsr_el0.html unchanged">MDCCSR_EL0</span></td><td>Monitor DCC Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mdrar_el1.html unchanged">MDRAR_EL1</span></td><td>Monitor Debug ROM Address Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-mdscr_el1.html">MDSCR_EL1</a></span></td><td>Monitor Debug System Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-osdlr_el1.html unchanged">OSDLR_EL1</span></td><td>OS Double Lock Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-osdtrrx_el1.html unchanged">OSDTRRX_EL1</span></td><td>OS Lock Data Transfer Register, Receive</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-osdtrtx_el1.html unchanged">OSDTRTX_EL1</span></td><td>OS Lock Data Transfer Register, Transmit</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-oseccr_el1.html unchanged">OSECCR_EL1</span></td><td>OS Lock Exception Catch Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-oslar_el1.html unchanged">OSLAR_EL1</span></td><td>OS Lock Access Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-oslsr_el1.html unchanged">OSLSR_EL1</span></td><td>OS Lock Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-trfcr_el1.html unchanged">TRFCR_EL1</span></td><td>Trace Filter Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-trfcr_el2.html unchanged">TRFCR_EL2</span></td><td>Trace Filter Control Register (EL2)</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></span></td><td>Debug Authentication Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgbvrn_el1.html unchanged">DBGBVR&lt;n>_EL1</span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgclaimclr_el1.html unchanged">DBGCLAIMCLR_EL1</span></td><td>Debug CLAIM Tag Clear Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span></td><td>Debug CLAIM Tag Set Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgdtrrx_el0.html unchanged">DBGDTRRX_EL0</span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgdtrtx_el0.html unchanged">DBGDTRTX_EL0</span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1</span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-edacr.html">EDACR</a></span></td><td>External Debug Auxiliary Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edcidr0.html unchanged">EDCIDR0</span></td><td>External Debug Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edcidr1.html unchanged">EDCIDR1</span></td><td>External Debug Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edcidr2.html unchanged">EDCIDR2</span></td><td>External Debug Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edcidr3.html unchanged">EDCIDR3</span></td><td>External Debug Component Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edcidsr.html unchanged">EDCIDSR</span></td><td>External Debug Context ID Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-eddevaff0.html unchanged">EDDEVAFF0</span></td><td>External Debug Device Affinity register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-eddevaff1.html unchanged">EDDEVAFF1</span></td><td>External Debug Device Affinity register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-eddevarch.html">EDDEVARCH</a></span></td><td>External Debug Device Architecture <ins>Register</ins><del>register</del></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-eddevid.html unchanged">EDDEVID</span></td><td>External Debug Device ID register 0</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-eddevid1.html">EDDEVID1</a></span></td><td>External Debug Device ID <ins>Register</ins><del>register</del> 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-eddevid2.html unchanged">EDDEVID2</span></td><td>External Debug Device ID register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-eddevtype.html unchanged">EDDEVTYPE</span></td><td>External Debug Device Type register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-eddfr1.html">EDDFR1</a></span></td><td>External Debug Feature Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edeccr.html unchanged">EDECCR</span></td><td>External Debug Exception Catch Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edecr.html unchanged">EDECR</span></td><td>External Debug Execution Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edesr.html unchanged">EDESR</span></td><td>External Debug Event Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-edhsr.html">EDHSR</a></span></td><td>External Debug Halting Syndrome Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-editctrl.html unchanged">EDITCTRL</span></td><td>External Debug Integration mode Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-editr.html unchanged">EDITR</span></td><td>External Debug Instruction Transfer Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edlar.html unchanged">EDLAR</span></td><td>External Debug Lock Access Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edlsr.html unchanged">EDLSR</span></td><td>External Debug Lock Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpcsr.html unchanged">EDPCSR</span></td><td>External Debug Program Counter Sample Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpidr0.html unchanged">EDPIDR0</span></td><td>External Debug Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpidr1.html unchanged">EDPIDR1</span></td><td>External Debug Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpidr2.html unchanged">EDPIDR2</span></td><td>External Debug Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpidr3.html unchanged">EDPIDR3</span></td><td>External Debug Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edpidr4.html unchanged">EDPIDR4</span></td><td>External Debug Peripheral Identification Register 4</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edprcr.html unchanged">EDPRCR</span></td><td>External Debug Power/Reset Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edprsr.html unchanged">EDPRSR</span></td><td>External Debug Processor Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edrcr.html unchanged">EDRCR</span></td><td>External Debug Reserve Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edscr.html unchanged">EDSCR</span></td><td>External Debug Status and Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-edscr2.html">EDSCR2</a></span></td><td>External Debug Status and Control Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-edvidsr.html unchanged">EDVIDSR</span></td><td>External Debug Virtual Context Sample Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-edwar.html">EDWAR</a></span></td><td>External Debug Watchpoint Address Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-oslar_el1.html unchanged">OSLAR_EL1</span></td><td>OS Lock Access Register</td></tr></tbody></table><h2 class="sysregindex"><a id="CTI">
		        In the CTI functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="goodlink"><a href="ext-asicctl.html">ASICCTL</a></span></td><td>CTI External Multiplexer Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiappclear.html unchanged">CTIAPPCLEAR</span></td><td>CTI Application Trigger Clear register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiapppulse.html unchanged">CTIAPPPULSE</span></td><td>CTI Application Pulse register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiappset.html unchanged">CTIAPPSET</span></td><td>CTI Application Trigger Set register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiauthstatus.html unchanged">CTIAUTHSTATUS</span></td><td>CTI Authentication Status register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctichinstatus.html unchanged">CTICHINSTATUS</span></td><td>CTI Channel In Status register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctichoutstatus.html unchanged">CTICHOUTSTATUS</span></td><td>CTI Channel Out Status register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticidr0.html unchanged">CTICIDR0</span></td><td>CTI Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticidr1.html unchanged">CTICIDR1</span></td><td>CTI Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticidr2.html unchanged">CTICIDR2</span></td><td>CTI Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticidr3.html unchanged">CTICIDR3</span></td><td>CTI Component Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticlaimclr.html unchanged">CTICLAIMCLR</span></td><td>CTI CLAIM Tag Clear register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticlaimset.html unchanged">CTICLAIMSET</span></td><td>CTI CLAIM Tag Set register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-cticontrol.html unchanged">CTICONTROL</span></td><td>CTI Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevaff0.html unchanged">CTIDEVAFF0</span></td><td>CTI Device Affinity register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevaff1.html unchanged">CTIDEVAFF1</span></td><td>CTI Device Affinity register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevarch.html unchanged">CTIDEVARCH</span></td><td>CTI Device Architecture register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevctl.html unchanged">CTIDEVCTL</span></td><td>CTI Device Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevid.html unchanged">CTIDEVID</span></td><td>CTI Device ID register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevid1.html unchanged">CTIDEVID1</span></td><td>CTI Device ID register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevid2.html unchanged">CTIDEVID2</span></td><td>CTI Device ID register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctidevtype.html unchanged">CTIDEVTYPE</span></td><td>CTI Device Type register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctigate.html unchanged">CTIGATE</span></td><td>CTI Channel Gate Enable register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiinenn.html unchanged">CTIINEN&lt;n></span></td><td>CTI Input Trigger to Output Channel Enable registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiintack.html unchanged">CTIINTACK</span></td><td>CTI Output Trigger Acknowledge register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctiitctrl.html unchanged">CTIITCTRL</span></td><td>CTI Integration mode Control register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctilar.html unchanged">CTILAR</span></td><td>CTI Lock Access Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctilsr.html unchanged">CTILSR</span></td><td>CTI Lock Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctioutenn.html unchanged">CTIOUTEN&lt;n></span></td><td>CTI Input Channel to Output Trigger Enable registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctipidr0.html unchanged">CTIPIDR0</span></td><td>CTI Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctipidr1.html unchanged">CTIPIDR1</span></td><td>CTI Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctipidr2.html unchanged">CTIPIDR2</span></td><td>CTI Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctipidr3.html unchanged">CTIPIDR3</span></td><td>CTI Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctipidr4.html unchanged">CTIPIDR4</span></td><td>CTI Peripheral Identification Register 4</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctitriginstatus.html unchanged">CTITRIGINSTATUS</span></td><td>CTI Trigger In Status register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ctitrigoutstatus.html unchanged">CTITRIGOUTSTATUS</span></td><td>CTI Trigger Out Status register</td></tr></tbody></table><h2 class="sysregindex"><a id="Virt">
		        In the Virt functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1hr.html">ATS1HR</a></span></td><td>Address Translate Stage 1 Hyp mode Read</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ats1hw.html">ATS1HW</a></span></td><td>Address Translate Stage 1 Hyp mode Write</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthctl.html unchanged">CNTHCTL</span></td><td>Counter-timer Hyp Control register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthp_cval.html unchanged">CNTHP_CVAL</span></td><td>Counter-timer Hyp Physical CompareValue register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cnthp_tval.html unchanged">CNTHP_TVAL</span></td><td>Counter-timer Hyp Physical Timer TimerValue register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cntvoff.html unchanged">CNTVOFF</span></td><td>Counter-timer Virtual Offset register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hacr.html unchanged">HACR</span></td><td>Hyp Auxiliary Configuration Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hactlr.html unchanged">HACTLR</span></td><td>Hyp Auxiliary Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hactlr2.html unchanged">HACTLR2</span></td><td>Hyp Auxiliary Control Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hadfsr.html unchanged">HADFSR</span></td><td>Hyp Auxiliary Data Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-haifsr.html unchanged">HAIFSR</span></td><td>Hyp Auxiliary Instruction Fault Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair0.html unchanged">HAMAIR0</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hamair1.html unchanged">HAMAIR1</span></td><td>Hyp Auxiliary Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hcptr.html unchanged">HCPTR</span></td><td>Hyp Architectural Feature Trap Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-hcr.html">HCR</a></span></td><td>Hyp Configuration Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hcr2.html unchanged">HCR2</span></td><td>Hyp Configuration Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hdcr.html unchanged">HDCR</span></td><td>Hyp Debug Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hdfar.html unchanged">HDFAR</span></td><td>Hyp Data Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hifar.html unchanged">HIFAR</span></td><td>Hyp Instruction Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hmair0.html unchanged">HMAIR0</span></td><td>Hyp Memory Attribute Indirection Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hmair1.html unchanged">HMAIR1</span></td><td>Hyp Memory Attribute Indirection Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hpfar.html unchanged">HPFAR</span></td><td>Hyp IPA Fault Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hrmr.html unchanged">HRMR</span></td><td>Hyp Reset Management Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hsctlr.html unchanged">HSCTLR</span></td><td>Hyp System Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hsr.html unchanged">HSR</span></td><td>Hyp Syndrome Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hstr.html unchanged">HSTR</span></td><td>Hyp System Trap Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-htcr.html unchanged">HTCR</span></td><td>Hyp Translation Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-htpidr.html unchanged">HTPIDR</span></td><td>Hyp Software Thread ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-htrfcr.html unchanged">HTRFCR</span></td><td>Hyp Trace Filter Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-httbr.html unchanged">HTTBR</span></td><td>Hyp Translation Table Base Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-hvbar.html unchanged">HVBAR</span></td><td>Hyp Vector Base Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_hsre.html unchanged">ICC_HSRE</span></td><td>Interrupt Controller Hyp System Register Enable register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_eisr.html unchanged">ICH_EISR</span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_elrsr.html unchanged">ICH_ELRSR</span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_hcr.html unchanged">ICH_HCR</span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_lrn.html unchanged">ICH_LR&lt;n></span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_lrcn.html unchanged">ICH_LRC&lt;n></span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_misr.html unchanged">ICH_MISR</span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_vmcr.html unchanged">ICH_VMCR</span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_vtr.html unchanged">ICH_VTR</span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallh.html unchanged">TLBIALLH</span></td><td>TLB Invalidate All, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiallhis.html unchanged">TLBIALLHIS</span></td><td>TLB Invalidate All, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2.html unchanged">TLBIIPAS2</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2is.html unchanged">TLBIIPAS2IS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2l.html unchanged">TLBIIPAS2L</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbiipas2lis.html unchanged">TLBIIPAS2LIS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvah.html unchanged">TLBIMVAH</span></td><td>TLB Invalidate by VA, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvahis.html unchanged">TLBIMVAHIS</span></td><td>TLB Invalidate by VA, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvalh.html unchanged">TLBIMVALH</span></td><td>TLB Invalidate by VA, Last level, Hyp mode</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-tlbimvalhis.html unchanged">TLBIMVALHIS</span></td><td>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vmpidr.html unchanged">VMPIDR</span></td><td>Virtualization Multiprocessor ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vpidr.html unchanged">VPIDR</span></td><td>Virtualization Processor ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vtcr.html unchanged">VTCR</span></td><td>Virtualization Translation Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vttbr.html unchanged">VTTBR</span></td><td>Virtualization Translation Table Base Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-actlr_el2.html unchanged">ACTLR_EL2</span></td><td>Auxiliary Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el2.html unchanged">AFSR0_EL2</span></td><td>Auxiliary Fault Status Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el2.html unchanged">AFSR1_EL2</span></td><td>Auxiliary Fault Status Register 1 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el2.html unchanged">AMAIR_EL2</span></td><td>Auxiliary Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a></span></td><td>Counter-timer Hypervisor Control <ins>Register</ins><del>register</del></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-cnthps_ctl_el2.html">CNTHPS_CTL_EL2</a></span></td><td>Counter-timer Secure Physical Timer Control <ins>Register</ins><del>register</del> (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-cnthps_cval_el2.html">CNTHPS_CVAL_EL2</a></span></td><td>Counter-timer Secure Physical Timer CompareValue <ins>Register</ins><del>register</del> (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-cnthps_tval_el2.html">CNTHPS_TVAL_EL2</a></span></td><td>Counter-timer Secure Physical Timer TimerValue <ins>Register</ins><del>register</del> (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthp_ctl_el2.html unchanged">CNTHP_CTL_EL2</span></td><td>Counter-timer Hypervisor Physical Timer Control register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthp_cval_el2.html unchanged">CNTHP_CVAL_EL2</span></td><td>Counter-timer Physical Timer CompareValue register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cnthp_tval_el2.html unchanged">CNTHP_TVAL_EL2</span></td><td>Counter-timer Physical Timer TimerValue register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cntvoff_el2.html unchanged">CNTVOFF_EL2</span></td><td>Counter-timer Virtual Offset Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cptr_el2.html unchanged">CPTR_EL2</span></td><td>Architectural Feature Trap Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-esr_el2.html">ESR_EL2</a></span></td><td>Exception Syndrome Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-far_el2.html unchanged">FAR_EL2</span></td><td>Fault Address Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hacr_el2.html unchanged">HACR_EL2</span></td><td>Hypervisor Auxiliary Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-hcrx_el2.html">HCRX_EL2</a></span></td><td>Extended Hypervisor Configuration Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-hcr_el2.html">HCR_EL2</a></span></td><td>Hypervisor Configuration Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hfgitr2_el2.html unchanged">HFGITR2_EL2</span></td><td>Hypervisor Fine-Grained Instruction Trap Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hpfar_el2.html unchanged">HPFAR_EL2</span></td><td>Hypervisor IPA Fault Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-hstr_el2.html unchanged">HSTR_EL2</span></td><td>Hypervisor System Trap Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sre_el2.html unchanged">ICC_SRE_EL2</span></td><td>Interrupt Controller System Register Enable Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n>_EL2</a></span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a></span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_eisr_el2.html unchanged">ICH_EISR_EL2</span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_elrsr_el2.html unchanged">ICH_ELRSR_EL2</span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_hcr_el2.html unchanged">ICH_HCR_EL2</span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_lrn_el2.html unchanged">ICH_LR&lt;n>_EL2</span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_misr_el2.html unchanged">ICH_MISR_EL2</span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_vmcr_el2.html unchanged">ICH_VMCR_EL2</span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_vtr_el2.html unchanged">ICH_VTR_EL2</span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mair_el2.html unchanged">MAIR_EL2</span></td><td>Memory Attribute Indirection Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-mdcr_el2.html">MDCR_EL2</a></span></td><td>Monitor Debug Configuration Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-rmr_el2.html unchanged">RMR_EL2</span></td><td>Reset Management Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr2_el2.html">SCTLR2_EL2</a></span></td><td>System Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-sctlr_el2.html">SCTLR_EL2</a></span></td><td>System Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr2_el2.html">TCR2_EL2</a></span></td><td>Extended Translation Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-tcr_el2.html">TCR_EL2</a></span></td><td>Translation Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1.html unchanged">TLBI IPAS2E1, TLBI IPAS2E1NXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1is.html unchanged">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2e1os.html unchanged">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1.html unchanged">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1is.html unchanged">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ipas2le1os.html unchanged">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</span></td><td>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1.html unchanged">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1is.html unchanged">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2e1os.html unchanged">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1.html unchanged">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1is.html unchanged">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbi-ripas2le1os.html unchanged">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1.html unchanged">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1is.html unchanged">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2e1os.html unchanged">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1.html unchanged">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1is.html unchanged">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ipas2le1os.html unchanged">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</span></td><td>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1.html unchanged">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1is.html unchanged">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2e1os.html unchanged">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1.html unchanged">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1is.html unchanged">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tlbip-ripas2le1os.html unchanged">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</span></td><td>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-tpidr_el2.html unchanged">TPIDR_EL2</span></td><td>EL2 Software Thread ID Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a></span></td><td>Translation Table Base Register 0 (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a></span></td><td>Translation Table Base Register 1 (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vbar_el2.html unchanged">VBAR_EL2</span></td><td>Vector Base Address Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vmpidr_el2.html unchanged">VMPIDR_EL2</span></td><td>Virtualization Multiprocessor ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vpidr_el2.html unchanged">VPIDR_EL2</span></td><td>Virtualization Processor ID Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-vtcr_el2.html">VTCR_EL2</a></span></td><td>Virtualization Translation Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-vttbr_el2.html">VTTBR_EL2</a></span></td><td>Virtualization Translation Table Base Register</td></tr></tbody></table><h2 class="sysregindex"><a id="Secure">
		        In the Secure functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_mctlr.html unchanged">ICC_MCTLR</span></td><td>Interrupt Controller Monitor Control Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icc_msre.html">ICC_MSRE</a></span></td><td>Interrupt Controller Monitor System Register Enable register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-mvbar.html">MVBAR</a></span></td><td>Monitor Vector Base Address Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-nsacr.html">NSACR</a></span></td><td>Non-Secure Access Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-scr.html unchanged">SCR</span></td><td>Secure Configuration Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-sdcr.html">SDCR</a></span></td><td>Secure Debug Control Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-sder.html">SDER</a></span></td><td>Secure Debug Enable Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-actlr_el3.html unchanged">ACTLR_EL3</span></td><td>Auxiliary Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr0_el3.html unchanged">AFSR0_EL3</span></td><td>Auxiliary Fault Status Register 0 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-afsr1_el3.html unchanged">AFSR1_EL3</span></td><td>Auxiliary Fault Status Register 1 (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amair_el3.html unchanged">AMAIR_EL3</span></td><td>Auxiliary Memory Attribute Indirection Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-cptr_el3.html unchanged">CPTR_EL3</span></td><td>Architectural Feature Trap Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_ctlr_el3.html unchanged">ICC_CTLR_EL3</span></td><td>Interrupt Controller Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sre_el3.html unchanged">ICC_SRE_EL3</span></td><td>Interrupt Controller System Register Enable Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-mdcr_el3.html">MDCR_EL3</a></span></td><td>Monitor Debug Configuration Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-scr_el3.html unchanged">SCR_EL3</span></td><td>Secure Configuration Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-sder32_el3.html unchanged">SDER32_EL3</span></td><td>AArch32 Secure Debug Enable Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vbar_el3.html unchanged">VBAR_EL3</span></td><td>Vector Base Address Register (EL3)</td></tr></tbody></table><h2 class="sysregindex"><a id="Float">
		        In the Float functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-fpexc.html">FPEXC</a></span></td><td>Floating-Point Exception Control register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-fpscr.html">FPSCR</a></span></td><td>Floating-Point Status and Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-fpsid.html unchanged">FPSID</span></td><td>Floating-Point System ID register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-mvfr0.html unchanged">MVFR0</span></td><td>Media and VFP Feature Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-mvfr1.html unchanged">MVFR1</span></td><td>Media and VFP Feature Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-mvfr2.html unchanged">MVFR2</span></td><td>Media and VFP Feature Register 2</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-fpcr.html">FPCR</a></span></td><td>Floating-point Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a></span></td><td>Floating-Point Exception Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-fpsr.html unchanged">FPSR</span></td><td>Floating-point Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mvfr0_el1.html unchanged">MVFR0_EL1</span></td><td>AArch32 Media and VFP Feature Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mvfr1_el1.html unchanged">MVFR1_EL1</span></td><td>AArch32 Media and VFP Feature Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mvfr2_el1.html unchanged">MVFR2_EL1</span></td><td>AArch32 Media and VFP Feature Register 2</td></tr></tbody></table><h2 class="sysregindex"><a id="Legacy">
		        In the Legacy functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cp15dmb.html unchanged">CP15DMB</span></td><td>Data Memory Barrier System instruction</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cp15dsb.html unchanged">CP15DSB</span></td><td>Data Synchronization Barrier System instruction</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-cp15isb.html unchanged">CP15ISB</span></td><td>Instruction Synchronization Barrier System instruction</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-fcseidr.html unchanged">FCSEIDR</span></td><td>FCSE Process ID register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-jidr.html unchanged">JIDR</span></td><td>Jazelle ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-jmcr.html unchanged">JMCR</span></td><td>Jazelle Main Configuration Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-joscr.html unchanged">JOSCR</span></td><td>Jazelle OS Control Register</td></tr></tbody></table><h2 class="sysregindex"><a id="Trace">
		        In the Trace functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcacatrn.html">TRCACATR&lt;n></a></span></td><td>Address Comparator Access Type Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcacvrn.html">TRCACVR&lt;n></a></span></td><td>Address Comparator Value Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a></span></td><td>Auxiliary Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcbbctlr.html">TRCBBCTLR</a></span></td><td>Branch Broadcast Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcccctlr.html">TRCCCCTLR</a></span></td><td>Cycle Count Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccidcctlr0.html">TRCCIDCCTLR0</a></span></td><td>Context Identifier Comparator Control Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccidcctlr1.html">TRCCIDCCTLR1</a></span></td><td>Context Identifier Comparator Control Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n></a></span></td><td>Context Identifier Comparator Value Registers &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a></span></td><td>Claim Tag Clear Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcclaimset.html">TRCCLAIMSET</a></span></td><td>Claim Tag Set Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccntctlrn.html">TRCCNTCTLR&lt;n></a></span></td><td>Counter Control Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccntrldvrn.html">TRCCNTRLDVR&lt;n></a></span></td><td>Counter Reload Value Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a></span></td><td>Counter Value Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcconfigr.html">TRCCONFIGR</a></span></td><td>Trace Configuration Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trceventctl0r.html">TRCEVENTCTL0R</a></span></td><td>Event Control 0 Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trceventctl1r.html">TRCEVENTCTL1R</a></span></td><td>Event Control 1 Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcextinselrn.html">TRCEXTINSELR&lt;n></a></span></td><td>External Input Select Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr0.html">TRCIDR0</a></span></td><td>ID Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr1.html">TRCIDR1</a></span></td><td>ID Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr10.html">TRCIDR10</a></span></td><td>ID Register 10</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr11.html">TRCIDR11</a></span></td><td>ID Register 11</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr12.html">TRCIDR12</a></span></td><td>ID Register 12</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr13.html">TRCIDR13</a></span></td><td>ID Register 13</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr2.html">TRCIDR2</a></span></td><td>ID Register 2</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr3.html">TRCIDR3</a></span></td><td>ID Register 3</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr4.html">TRCIDR4</a></span></td><td>ID Register 4</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr5.html">TRCIDR5</a></span></td><td>ID Register 5</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr6.html">TRCIDR6</a></span></td><td>ID Register 6</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr7.html">TRCIDR7</a></span></td><td>ID Register 7</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr8.html">TRCIDR8</a></span></td><td>ID Register 8</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcidr9.html">TRCIDR9</a></span></td><td>ID Register 9</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcimspec0.html">TRCIMSPEC0</a></span></td><td>IMP DEF Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a></span></td><td>IMP DEF Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-trcitecr_el1.html unchanged">TRCITECR_EL1</span></td><td>Instrumentation Trace Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-trcitecr_el2.html unchanged">TRCITECR_EL2</span></td><td>Instrumentation Trace Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trciteedcr.html">TRCITEEDCR</a></span></td><td>Instrumentation Trace Extension External Debug Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a></span></td><td>Programming Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcqctlr.html">TRCQCTLR</a></span></td><td>Q Element Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;n></a></span></td><td>Resource Selection Control Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcrsr.html">TRCRSR</a></span></td><td>Resources Status Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcseqevrn.html">TRCSEQEVR&lt;n></a></span></td><td>Sequencer State Transition Control Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcseqrstevr.html">TRCSEQRSTEVR</a></span></td><td>Sequencer Reset Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcseqstr.html">TRCSEQSTR</a></span></td><td>Sequencer State Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcssccrn.html">TRCSSCCR&lt;n></a></span></td><td>Single-shot Comparator Control Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a></span></td><td>Single-shot Comparator Control Status Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcsspcicrn.html">TRCSSPCICR&lt;n></a></span></td><td>Single-shot Processing Element Comparator Input Control Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcstallctlr.html">TRCSTALLCTLR</a></span></td><td>Stall Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcstatr.html">TRCSTATR</a></span></td><td>Trace Status Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcsyncpr.html">TRCSYNCPR</a></span></td><td>Synchronization Period Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trctraceidr.html">TRCTRACEIDR</a></span></td><td>Trace ID Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trctsctlr.html">TRCTSCTLR</a></span></td><td>Timestamp Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvictlr.html">TRCVICTLR</a></span></td><td>ViewInst Main Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcviiectlr.html">TRCVIIECTLR</a></span></td><td>ViewInst Include/Exclude Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvipcssctlr.html">TRCVIPCSSCTLR</a></span></td><td>ViewInst Start/Stop PE Comparator Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvissctlr.html">TRCVISSCTLR</a></span></td><td>ViewInst Start/Stop Control Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvmidcctlr0.html">TRCVMIDCCTLR0</a></span></td><td>Virtual Context Identifier Comparator Control Register 0</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvmidcctlr1.html">TRCVMIDCCTLR1</a></span></td><td>Virtual Context Identifier Comparator Control Register 1</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcvmidcvrn.html">TRCVMIDCVR&lt;n></a></span></td><td>Virtual Context Identifier Comparator Value Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcacatrn.html unchanged">TRCACATR&lt;n></span></td><td>Address Comparator Access Type Register &lt;n></td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trcacvrn.html">TRCACVR&lt;n></a></span></td><td>Address Comparator Value Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcauxctlr.html unchanged">TRCAUXCTLR</span></td><td>Auxiliary Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcbbctlr.html unchanged">TRCBBCTLR</span></td><td>Branch Broadcast Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcccctlr.html unchanged">TRCCCCTLR</span></td><td>Cycle Count Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidcctlr0.html unchanged">TRCCIDCCTLR0</span></td><td>Context Identifier Comparator Control Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidcctlr1.html unchanged">TRCCIDCCTLR1</span></td><td>Context Identifier Comparator Control Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidcvrn.html unchanged">TRCCIDCVR&lt;n></span></td><td>Context Identifier Comparator Value Registers &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcclaimclr.html unchanged">TRCCLAIMCLR</span></td><td>Claim Tag Clear Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcclaimset.html unchanged">TRCCLAIMSET</span></td><td>Claim Tag Set Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccntctlrn.html unchanged">TRCCNTCTLR&lt;n></span></td><td>Counter Control Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccntrldvrn.html unchanged">TRCCNTRLDVR&lt;n></span></td><td>Counter Reload Value Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccntvrn.html unchanged">TRCCNTVR&lt;n></span></td><td>Counter Value Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcconfigr.html unchanged">TRCCONFIGR</span></td><td>Trace Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trceventctl0r.html unchanged">TRCEVENTCTL0R</span></td><td>Event Control 0 Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trceventctl1r.html unchanged">TRCEVENTCTL1R</span></td><td>Event Control 1 Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcextinselrn.html unchanged">TRCEXTINSELR&lt;n></span></td><td>External Input Select Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr0.html unchanged">TRCIDR0</span></td><td>ID Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr1.html unchanged">TRCIDR1</span></td><td>ID Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr10.html unchanged">TRCIDR10</span></td><td>ID Register 10</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr11.html unchanged">TRCIDR11</span></td><td>ID Register 11</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr12.html unchanged">TRCIDR12</span></td><td>ID Register 12</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr13.html unchanged">TRCIDR13</span></td><td>ID Register 13</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr2.html unchanged">TRCIDR2</span></td><td>ID Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr3.html unchanged">TRCIDR3</span></td><td>ID Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr4.html unchanged">TRCIDR4</span></td><td>ID Register 4</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr5.html unchanged">TRCIDR5</span></td><td>ID Register 5</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr6.html unchanged">TRCIDR6</span></td><td>ID Register 6</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr7.html unchanged">TRCIDR7</span></td><td>ID Register 7</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr8.html unchanged">TRCIDR8</span></td><td>ID Register 8</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcidr9.html unchanged">TRCIDR9</span></td><td>ID Register 9</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcimspec0.html unchanged">TRCIMSPEC0</span></td><td>IMP DEF Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcimspecn.html unchanged">TRCIMSPEC&lt;n></span></td><td>IMP DEF Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trciteedcr.html unchanged">TRCITEEDCR</span></td><td>Instrumentation Trace Extension External Debug Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcprgctlr.html unchanged">TRCPRGCTLR</span></td><td>Programming Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcqctlr.html unchanged">TRCQCTLR</span></td><td>Q Element Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcrsctlrn.html unchanged">TRCRSCTLR&lt;n></span></td><td>Resource Selection Control Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcrsr.html unchanged">TRCRSR</span></td><td>Resources Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcseqevrn.html unchanged">TRCSEQEVR&lt;n></span></td><td>Sequencer State Transition Control Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcseqrstevr.html unchanged">TRCSEQRSTEVR</span></td><td>Sequencer Reset Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcseqstr.html unchanged">TRCSEQSTR</span></td><td>Sequencer State Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcssccrn.html unchanged">TRCSSCCR&lt;n></span></td><td>Single-shot Comparator Control Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcsscsrn.html unchanged">TRCSSCSR&lt;n></span></td><td>Single-shot Comparator Control Status Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcsspcicrn.html unchanged">TRCSSPCICR&lt;n></span></td><td>Single-shot Processing Element Comparator Input Control Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcstallctlr.html unchanged">TRCSTALLCTLR</span></td><td>Stall Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcstatr.html unchanged">TRCSTATR</span></td><td>Trace Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcsyncpr.html unchanged">TRCSYNCPR</span></td><td>Synchronization Period Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trctraceidr.html unchanged">TRCTRACEIDR</span></td><td>Trace ID Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trctsctlr.html unchanged">TRCTSCTLR</span></td><td>Timestamp Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvictlr.html unchanged">TRCVICTLR</span></td><td>ViewInst Main Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcviiectlr.html unchanged">TRCVIIECTLR</span></td><td>ViewInst Include/Exclude Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvipcssctlr.html unchanged">TRCVIPCSSCTLR</span></td><td>ViewInst Start/Stop PE Comparator Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvissctlr.html unchanged">TRCVISSCTLR</span></td><td>ViewInst Start/Stop Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvmidcctlr0.html unchanged">TRCVMIDCCTLR0</span></td><td>Virtual Context Identifier Comparator Control Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvmidcctlr1.html unchanged">TRCVMIDCCTLR1</span></td><td>Virtual Context Identifier Comparator Control Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcvmidcvrn.html unchanged">TRCVMIDCVR&lt;n></span></td><td>Virtual Context Identifier Comparator Value Register &lt;n></td></tr></tbody></table><h2 class="sysregindex"><a id="Tracemanagement">
		        In the Trace management functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcauthstatus.html">TRCAUTHSTATUS</a></span></td><td>Authentication Status Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcdevarch.html">TRCDEVARCH</a></span></td><td>Device Architecture Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcdevid.html">TRCDEVID</a></span></td><td>Device Configuration Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trcoslsr.html">TRCOSLSR</a></span></td><td>Trace OS Lock Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trcauthstatus.html">TRCAUTHSTATUS</a></span></td><td>Authentication Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidr0.html unchanged">TRCCIDR0</span></td><td>Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidr1.html unchanged">TRCCIDR1</span></td><td>Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidr2.html unchanged">TRCCIDR2</span></td><td>Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trccidr3.html unchanged">TRCCIDR3</span></td><td>Component Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcdevaff.html unchanged">TRCDEVAFF</span></td><td>Device Affinity Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trcdevarch.html">TRCDEVARCH</a></span></td><td>Device Architecture Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcdevid.html unchanged">TRCDEVID</span></td><td>Device Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcdevid1.html unchanged">TRCDEVID1</span></td><td>Device Configuration Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcdevid2.html unchanged">TRCDEVID2</span></td><td>Device Configuration Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcdevtype.html unchanged">TRCDEVTYPE</span></td><td>Device Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcitctrl.html unchanged">TRCITCTRL</span></td><td>Integration Mode Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trclar.html unchanged">TRCLAR</span></td><td>Lock Access Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trclsr.html unchanged">TRCLSR</span></td><td>Lock Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcoslsr.html unchanged">TRCOSLSR</span></td><td>Trace OS Lock Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpdcr.html unchanged">TRCPDCR</span></td><td>PowerDown Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpdsr.html unchanged">TRCPDSR</span></td><td>PowerDown Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr0.html unchanged">TRCPIDR0</span></td><td>Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr1.html unchanged">TRCPIDR1</span></td><td>Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr2.html unchanged">TRCPIDR2</span></td><td>Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr3.html unchanged">TRCPIDR3</span></td><td>Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr4.html unchanged">TRCPIDR4</span></td><td>Peripheral Identification Register 4</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr5.html unchanged">TRCPIDR5</span></td><td>Peripheral Identification Register 5</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr6.html unchanged">TRCPIDR6</span></td><td>Peripheral Identification Register 6</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-trcpidr7.html unchanged">TRCPIDR7</span></td><td>Peripheral Identification Register 7</td></tr></tbody></table><h2 class="sysregindex"><a id="TRBE">
		        In the TRBE functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbbaser_el1.html">TRBBASER_EL1</a></span></td><td>Trace Buffer Base Address Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbidr_el1.html">TRBIDR_EL1</a></span></td><td>Trace Buffer ID Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trblimitr_el1.html">TRBLIMITR_EL1</a></span></td><td>Trace Buffer Limit Address Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbmar_el1.html">TRBMAR_EL1</a></span></td><td>Trace Buffer Memory Attribute Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbmpam_el1.html">TRBMPAM_EL1</a></span></td><td>Trace Buffer MPAM Configuration Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbptr_el1.html">TRBPTR_EL1</a></span></td><td>Trace Buffer Write Pointer Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbsr_el1.html">TRBSR_EL1</a></span></td><td>Trace Buffer Status/syndrome Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-trbtrg_el1.html">TRBTRG_EL1</a></span></td><td>Trace Buffer Trigger Counter Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbauthstatus.html">TRBAUTHSTATUS</a></span></td><td>Authentication Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbbaser_el1.html">TRBBASER_EL1</a></span></td><td>Trace Buffer Base Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbcidr0.html">TRBCIDR0</a></span></td><td>Component Identification Register 0</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbcidr1.html">TRBCIDR1</a></span></td><td>Component Identification Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbcidr2.html">TRBCIDR2</a></span></td><td>Component Identification Register 2</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbcidr3.html">TRBCIDR3</a></span></td><td>Component Identification Register 3</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbcr.html">TRBCR</a></span></td><td>Trace Buffer Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevaff.html">TRBDEVAFF</a></span></td><td>Device Affinity Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevarch.html">TRBDEVARCH</a></span></td><td>Trace Buffer Device Architecture Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevid.html">TRBDEVID</a></span></td><td>Device Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevid1.html">TRBDEVID1</a></span></td><td>Device Configuration Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevid2.html">TRBDEVID2</a></span></td><td>Device Configuration Register 2</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbdevtype.html">TRBDEVTYPE</a></span></td><td>Device Type Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbidr_el1.html">TRBIDR_EL1</a></span></td><td>Trace Buffer ID Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbitctrl.html">TRBITCTRL</a></span></td><td>Integration Mode Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trblar.html">TRBLAR</a></span></td><td>Lock Access Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a></span></td><td>Trace Buffer Limit Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trblsr.html">TRBLSR</a></span></td><td>Lock Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbmar_el1.html">TRBMAR_EL1</a></span></td><td>Trace Buffer Memory Attribute Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbmpam_el1.html">TRBMPAM_EL1</a></span></td><td>Trace Buffer MPAM Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr0.html">TRBPIDR0</a></span></td><td>Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr1.html">TRBPIDR1</a></span></td><td>Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr2.html">TRBPIDR2</a></span></td><td>Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr3.html">TRBPIDR3</a></span></td><td>Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr4.html">TRBPIDR4</a></span></td><td>Peripheral Identification Register 4</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr5.html">TRBPIDR5</a></span></td><td>Peripheral Identification Register 5</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr6.html">TRBPIDR6</a></span></td><td>Peripheral Identification Register 6</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbpidr7.html">TRBPIDR7</a></span></td><td>Peripheral Identification Register 7</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbptr_el1.html">TRBPTR_EL1</a></span></td><td>Trace Buffer Write Pointer Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbsr_el1.html">TRBSR_EL1</a></span></td><td>Trace Buffer Status/syndrome Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-trbtrg_el1.html">TRBTRG_EL1</a></span></td><td>Trace Buffer Trigger Counter Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC">
		        In the GIC functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n></a></span></td><td>Interrupt Controller Active Priorities Group 0 Registers</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n></a></span></td><td>Interrupt Controller Active Priorities Group 1 Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_asgi1r.html unchanged">ICC_ASGI1R</span></td><td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_bpr0.html unchanged">ICC_BPR0</span></td><td>Interrupt Controller Binary Point Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_bpr1.html unchanged">ICC_BPR1</span></td><td>Interrupt Controller Binary Point Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_ctlr.html unchanged">ICC_CTLR</span></td><td>Interrupt Controller Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_dir.html unchanged">ICC_DIR</span></td><td>Interrupt Controller Deactivate Interrupt Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_eoir0.html unchanged">ICC_EOIR0</span></td><td>Interrupt Controller End Of Interrupt Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_eoir1.html unchanged">ICC_EOIR1</span></td><td>Interrupt Controller End Of Interrupt Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_hppir0.html unchanged">ICC_HPPIR0</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_hppir1.html unchanged">ICC_HPPIR1</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_hsre.html unchanged">ICC_HSRE</span></td><td>Interrupt Controller Hyp System Register Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_iar0.html unchanged">ICC_IAR0</span></td><td>Interrupt Controller Interrupt Acknowledge Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_iar1.html unchanged">ICC_IAR1</span></td><td>Interrupt Controller Interrupt Acknowledge Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_igrpen0.html unchanged">ICC_IGRPEN0</span></td><td>Interrupt Controller Interrupt Group 0 Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_igrpen1.html unchanged">ICC_IGRPEN1</span></td><td>Interrupt Controller Interrupt Group 1 Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_mctlr.html unchanged">ICC_MCTLR</span></td><td>Interrupt Controller Monitor Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_mgrpen1.html unchanged">ICC_MGRPEN1</span></td><td>Interrupt Controller Monitor Interrupt Group 1 Enable register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icc_msre.html">ICC_MSRE</a></span></td><td>Interrupt Controller Monitor System Register Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_pmr.html unchanged">ICC_PMR</span></td><td>Interrupt Controller Interrupt Priority Mask Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_rpr.html unchanged">ICC_RPR</span></td><td>Interrupt Controller Running Priority Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_sgi0r.html unchanged">ICC_SGI0R</span></td><td>Interrupt Controller Software Generated Interrupt Group 0 Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_sgi1r.html unchanged">ICC_SGI1R</span></td><td>Interrupt Controller Software Generated Interrupt Group 1 Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icc_sre.html unchanged">ICC_SRE</span></td><td>Interrupt Controller System Register Enable register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n></a></span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_eisr.html unchanged">ICH_EISR</span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_elrsr.html unchanged">ICH_ELRSR</span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_hcr.html unchanged">ICH_HCR</span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_lrn.html unchanged">ICH_LR&lt;n></span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_lrcn.html unchanged">ICH_LRC&lt;n></span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_misr.html unchanged">ICH_MISR</span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_vmcr.html unchanged">ICH_VMCR</span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-ich_vtr.html unchanged">ICH_VTR</span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n></a></span></td><td>Interrupt Controller Virtual Active Priorities Group 0 Registers</td></tr><tr><td>AArch32</td><td><span class="goodlink"><a href="AArch32-icv_ap1rn.html">ICV_AP1R&lt;n></a></span></td><td>Interrupt Controller Virtual Active Priorities Group 1 Registers</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_bpr0.html unchanged">ICV_BPR0</span></td><td>Interrupt Controller Virtual Binary Point Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_bpr1.html unchanged">ICV_BPR1</span></td><td>Interrupt Controller Virtual Binary Point Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_ctlr.html unchanged">ICV_CTLR</span></td><td>Interrupt Controller Virtual Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_dir.html unchanged">ICV_DIR</span></td><td>Interrupt Controller Deactivate Virtual Interrupt Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_eoir0.html unchanged">ICV_EOIR0</span></td><td>Interrupt Controller Virtual End Of Interrupt Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_eoir1.html unchanged">ICV_EOIR1</span></td><td>Interrupt Controller Virtual End Of Interrupt Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_hppir0.html unchanged">ICV_HPPIR0</span></td><td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_hppir1.html unchanged">ICV_HPPIR1</span></td><td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_iar0.html unchanged">ICV_IAR0</span></td><td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_iar1.html unchanged">ICV_IAR1</span></td><td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_igrpen0.html unchanged">ICV_IGRPEN0</span></td><td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_igrpen1.html unchanged">ICV_IGRPEN1</span></td><td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_pmr.html unchanged">ICV_PMR</span></td><td>Interrupt Controller Virtual Interrupt Priority Mask Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-icv_rpr.html unchanged">ICV_RPR</span></td><td>Interrupt Controller Virtual Running Priority Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icc_ap0rn_el1.html">ICC_AP0R&lt;n>_EL1</a></span></td><td>Interrupt Controller Active Priorities Group 0 Registers</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icc_ap1rn_el1.html">ICC_AP1R&lt;n>_EL1</a></span></td><td>Interrupt Controller Active Priorities Group 1 Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_asgi1r_el1.html unchanged">ICC_ASGI1R_EL1</span></td><td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_bpr0_el1.html unchanged">ICC_BPR0_EL1</span></td><td>Interrupt Controller Binary Point Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_bpr1_el1.html unchanged">ICC_BPR1_EL1</span></td><td>Interrupt Controller Binary Point Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_ctlr_el1.html unchanged">ICC_CTLR_EL1</span></td><td>Interrupt Controller Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_ctlr_el3.html unchanged">ICC_CTLR_EL3</span></td><td>Interrupt Controller Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_dir_el1.html unchanged">ICC_DIR_EL1</span></td><td>Interrupt Controller Deactivate Interrupt Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_eoir0_el1.html unchanged">ICC_EOIR0_EL1</span></td><td>Interrupt Controller End Of Interrupt Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_eoir1_el1.html unchanged">ICC_EOIR1_EL1</span></td><td>Interrupt Controller End Of Interrupt Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_hppir0_el1.html unchanged">ICC_HPPIR0_EL1</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_hppir1_el1.html unchanged">ICC_HPPIR1_EL1</span></td><td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_iar0_el1.html unchanged">ICC_IAR0_EL1</span></td><td>Interrupt Controller Interrupt Acknowledge Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_iar1_el1.html unchanged">ICC_IAR1_EL1</span></td><td>Interrupt Controller Interrupt Acknowledge Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_igrpen0_el1.html unchanged">ICC_IGRPEN0_EL1</span></td><td>Interrupt Controller Interrupt Group 0 Enable register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_igrpen1_el1.html unchanged">ICC_IGRPEN1_EL1</span></td><td>Interrupt Controller Interrupt Group 1 Enable register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_igrpen1_el3.html unchanged">ICC_IGRPEN1_EL3</span></td><td>Interrupt Controller Interrupt Group 1 Enable register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icc_nmiar1_el1.html">ICC_NMIAR1_EL1</a></span></td><td>Interrupt Controller Non-maskable Interrupt Acknowledge Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_pmr_el1.html unchanged">ICC_PMR_EL1</span></td><td>Interrupt Controller Interrupt Priority Mask Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_rpr_el1.html unchanged">ICC_RPR_EL1</span></td><td>Interrupt Controller Running Priority Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sgi0r_el1.html unchanged">ICC_SGI0R_EL1</span></td><td>Interrupt Controller Software Generated Interrupt Group 0 Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sgi1r_el1.html unchanged">ICC_SGI1R_EL1</span></td><td>Interrupt Controller Software Generated Interrupt Group 1 Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sre_el1.html unchanged">ICC_SRE_EL1</span></td><td>Interrupt Controller System Register Enable Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sre_el2.html unchanged">ICC_SRE_EL2</span></td><td>Interrupt Controller System Register Enable Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icc_sre_el3.html unchanged">ICC_SRE_EL3</span></td><td>Interrupt Controller System Register Enable Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ich_ap0rn_el2.html">ICH_AP0R&lt;n>_EL2</a></span></td><td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-ich_ap1rn_el2.html">ICH_AP1R&lt;n>_EL2</a></span></td><td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_eisr_el2.html unchanged">ICH_EISR_EL2</span></td><td>Interrupt Controller End of Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_elrsr_el2.html unchanged">ICH_ELRSR_EL2</span></td><td>Interrupt Controller Empty List Register Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_hcr_el2.html unchanged">ICH_HCR_EL2</span></td><td>Interrupt Controller Hyp Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_lrn_el2.html unchanged">ICH_LR&lt;n>_EL2</span></td><td>Interrupt Controller List Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_misr_el2.html unchanged">ICH_MISR_EL2</span></td><td>Interrupt Controller Maintenance Interrupt State Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_vmcr_el2.html unchanged">ICH_VMCR_EL2</span></td><td>Interrupt Controller Virtual Machine Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-ich_vtr_el2.html unchanged">ICH_VTR_EL2</span></td><td>Interrupt Controller VGIC Type Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icv_ap0rn_el1.html">ICV_AP0R&lt;n>_EL1</a></span></td><td>Interrupt Controller Virtual Active Priorities Group 0 Registers</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icv_ap1rn_el1.html">ICV_AP1R&lt;n>_EL1</a></span></td><td>Interrupt Controller Virtual Active Priorities Group 1 Registers</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_bpr0_el1.html unchanged">ICV_BPR0_EL1</span></td><td>Interrupt Controller Virtual Binary Point Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_bpr1_el1.html unchanged">ICV_BPR1_EL1</span></td><td>Interrupt Controller Virtual Binary Point Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_ctlr_el1.html unchanged">ICV_CTLR_EL1</span></td><td>Interrupt Controller Virtual Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_dir_el1.html unchanged">ICV_DIR_EL1</span></td><td>Interrupt Controller Deactivate Virtual Interrupt Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_eoir0_el1.html unchanged">ICV_EOIR0_EL1</span></td><td>Interrupt Controller Virtual End Of Interrupt Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_eoir1_el1.html unchanged">ICV_EOIR1_EL1</span></td><td>Interrupt Controller Virtual End Of Interrupt Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_hppir0_el1.html unchanged">ICV_HPPIR0_EL1</span></td><td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_hppir1_el1.html unchanged">ICV_HPPIR1_EL1</span></td><td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_iar0_el1.html unchanged">ICV_IAR0_EL1</span></td><td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_iar1_el1.html unchanged">ICV_IAR1_EL1</span></td><td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_igrpen0_el1.html unchanged">ICV_IGRPEN0_EL1</span></td><td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_igrpen1_el1.html unchanged">ICV_IGRPEN1_EL1</span></td><td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-icv_nmiar1_el1.html">ICV_NMIAR1_EL1</a></span></td><td>Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_pmr_el1.html unchanged">ICV_PMR_EL1</span></td><td>Interrupt Controller Virtual Interrupt Priority Mask Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-icv_rpr_el1.html unchanged">ICV_RPR_EL1</span></td><td>Interrupt Controller Virtual Running Priority Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICD">
		        In the GICD functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_clrspi_nsr.html unchanged">GICD_CLRSPI_NSR</span></td><td>Clear Non-secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_clrspi_sr.html unchanged">GICD_CLRSPI_SR</span></td><td>Clear Secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_cpendsgirn.html unchanged">GICD_CPENDSGIR&lt;n></span></td><td>SGI Clear-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_ctlr.html unchanged">GICD_CTLR</span></td><td>Distributor Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icactivern.html unchanged">GICD_ICACTIVER&lt;n></span></td><td>Interrupt Clear-Active Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icactiverne.html unchanged">GICD_ICACTIVER&lt;n>E</span></td><td>Interrupt Clear-Active Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icenablern.html unchanged">GICD_ICENABLER&lt;n></span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icenablerne.html unchanged">GICD_ICENABLER&lt;n>E</span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icfgrn.html unchanged">GICD_ICFGR&lt;n></span></td><td>Interrupt Configuration Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icfgrne.html unchanged">GICD_ICFGR&lt;n>E</span></td><td>Interrupt Configuration Registers (Extended SPI Range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icpendrn.html unchanged">GICD_ICPENDR&lt;n></span></td><td>Interrupt Clear-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_icpendrne.html unchanged">GICD_ICPENDR&lt;n>E</span></td><td>Interrupt Clear-Pending Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_igrouprn.html unchanged">GICD_IGROUPR&lt;n></span></td><td>Interrupt Group Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_igrouprne.html unchanged">GICD_IGROUPR&lt;n>E</span></td><td>Interrupt Group Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_igrpmodrn.html unchanged">GICD_IGRPMODR&lt;n></span></td><td>Interrupt Group Modifier Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_igrpmodrne.html unchanged">GICD_IGRPMODR&lt;n>E</span></td><td>Interrupt Group Modifier Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_iidr.html unchanged">GICD_IIDR</span></td><td>Distributor Implementer Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_inmirn.html unchanged">GICD_INMIR&lt;n></span></td><td>Non-maskable Interrupt Registers, x = 0 to 31</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_inmirne.html unchanged">GICD_INMIR&lt;n>E</span></td><td>Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_ipriorityrn.html unchanged">GICD_IPRIORITYR&lt;n></span></td><td>Interrupt Priority Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_ipriorityrne.html unchanged">GICD_IPRIORITYR&lt;n>E</span></td><td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_iroutern.html unchanged">GICD_IROUTER&lt;n></span></td><td>Interrupt Routing Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_irouterne.html unchanged">GICD_IROUTER&lt;n>E</span></td><td>Interrupt Routing Registers (Extended SPI Range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_isactivern.html unchanged">GICD_ISACTIVER&lt;n></span></td><td>Interrupt Set-Active Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_isactiverne.html unchanged">GICD_ISACTIVER&lt;n>E</span></td><td>Interrupt Set-Active Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_isenablern.html unchanged">GICD_ISENABLER&lt;n></span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_isenablerne.html unchanged">GICD_ISENABLER&lt;n>E</span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_ispendrn.html unchanged">GICD_ISPENDR&lt;n></span></td><td>Interrupt Set-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_ispendrne.html unchanged">GICD_ISPENDR&lt;n>E</span></td><td>Interrupt Set-Pending Registers (extended SPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_itargetsrn.html unchanged">GICD_ITARGETSR&lt;n></span></td><td>Interrupt Processor Targets Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_nsacrn.html unchanged">GICD_NSACR&lt;n></span></td><td>Non-secure Access Control Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_nsacrne.html unchanged">GICD_NSACR&lt;n>E</span></td><td>Non-secure Access Control Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_setspi_nsr.html unchanged">GICD_SETSPI_NSR</span></td><td>Set Non-secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_setspi_sr.html unchanged">GICD_SETSPI_SR</span></td><td>Set Secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_sgir.html unchanged">GICD_SGIR</span></td><td>Software Generated Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_spendsgirn.html unchanged">GICD_SPENDSGIR&lt;n></span></td><td>SGI Set-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_typer.html unchanged">GICD_TYPER</span></td><td>Interrupt Controller Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicd_typer2.html unchanged">GICD_TYPER2</span></td><td>Interrupt Controller Type Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_clrspi_nsr.html unchanged">GICM_CLRSPI_NSR</span></td><td>Clear Non-secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_clrspi_sr.html unchanged">GICM_CLRSPI_SR</span></td><td>Clear Secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_iidr.html unchanged">GICM_IIDR</span></td><td>Distributor Implementer Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_setspi_nsr.html unchanged">GICM_SETSPI_NSR</span></td><td>Set Non-secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_setspi_sr.html unchanged">GICM_SETSPI_SR</span></td><td>Set Secure SPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicm_typer.html unchanged">GICM_TYPER</span></td><td>Distributor MSI Type Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICR">
		        In the GICR functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_clrlpir.html unchanged">GICR_CLRLPIR</span></td><td>Clear LPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_ctlr.html unchanged">GICR_CTLR</span></td><td>Redistributor Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icactiver0.html unchanged">GICR_ICACTIVER0</span></td><td>Interrupt Clear-Active Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icactiverne.html unchanged">GICR_ICACTIVER&lt;n>E</span></td><td>Interrupt Clear-Active Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icenabler0.html unchanged">GICR_ICENABLER0</span></td><td>Interrupt Clear-Enable Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icenablerne.html unchanged">GICR_ICENABLER&lt;n>E</span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icfgr0.html unchanged">GICR_ICFGR0</span></td><td>Interrupt Configuration Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icfgr1.html unchanged">GICR_ICFGR1</span></td><td>Interrupt Configuration Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icfgrne.html unchanged">GICR_ICFGR&lt;n>E</span></td><td>Interrupt configuration registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icpendr0.html unchanged">GICR_ICPENDR0</span></td><td>Interrupt Clear-Pending Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_icpendrne.html unchanged">GICR_ICPENDR&lt;n>E</span></td><td>Interrupt Clear-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_igroupr0.html unchanged">GICR_IGROUPR0</span></td><td>Interrupt Group Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_igrouprne.html unchanged">GICR_IGROUPR&lt;n>E</span></td><td>Interrupt Group Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_igrpmodr0.html unchanged">GICR_IGRPMODR0</span></td><td>Interrupt Group Modifier Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_igrpmodrne.html unchanged">GICR_IGRPMODR&lt;n>E</span></td><td>Interrupt Group Modifier Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_iidr.html unchanged">GICR_IIDR</span></td><td>Redistributor Implementer Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-gicr_inmir0.html">GICR_INMIR0</a></span></td><td>Non-maskable Interrupt Register <ins>0</ins><del>for PPIs.</del></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_inmirne.html unchanged">GICR_INMIR&lt;n>E</span></td><td>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_invallr.html unchanged">GICR_INVALLR</span></td><td>Redistributor Invalidate All Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_invlpir.html unchanged">GICR_INVLPIR</span></td><td>Redistributor Invalidate LPI Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_ipriorityrn.html unchanged">GICR_IPRIORITYR&lt;n></span></td><td>Interrupt Priority Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_ipriorityrne.html unchanged">GICR_IPRIORITYR&lt;n>E</span></td><td>Interrupt Priority Registers (extended PPI range)</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_isactiver0.html unchanged">GICR_ISACTIVER0</span></td><td>Interrupt Set-Active Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_isactiverne.html unchanged">GICR_ISACTIVER&lt;n>E</span></td><td>Interrupt Set-Active Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_isenabler0.html unchanged">GICR_ISENABLER0</span></td><td>Interrupt Set-Enable Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_isenablerne.html unchanged">GICR_ISENABLER&lt;n>E</span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_ispendr0.html unchanged">GICR_ISPENDR0</span></td><td>Interrupt Set-Pending Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_ispendrne.html unchanged">GICR_ISPENDR&lt;n>E</span></td><td>Interrupt Set-Pending Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_mpamidr.html unchanged">GICR_MPAMIDR</span></td><td>Report maximum PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_nsacr.html unchanged">GICR_NSACR</span></td><td>Non-secure Access Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_partidr.html unchanged">GICR_PARTIDR</span></td><td>Set PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_pendbaser.html unchanged">GICR_PENDBASER</span></td><td>Redistributor LPI Pending Table Base Address Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_propbaser.html unchanged">GICR_PROPBASER</span></td><td>Redistributor Properties Base Address Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_setlpir.html unchanged">GICR_SETLPIR</span></td><td>Set LPI Pending Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_syncr.html unchanged">GICR_SYNCR</span></td><td>Redistributor Synchronize Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_typer.html unchanged">GICR_TYPER</span></td><td>Redistributor Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_vpendbaser.html unchanged">GICR_VPENDBASER</span></td><td>Virtual Redistributor LPI Pending Table Base Address Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_vpropbaser.html unchanged">GICR_VPROPBASER</span></td><td>Virtual Redistributor Properties Base Address Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_vsgipendr.html unchanged">GICR_VSGIPENDR</span></td><td>Redistributor virtual SGI pending state register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_vsgir.html unchanged">GICR_VSGIR</span></td><td>Redistributor virtual SGI pending state request register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicr_waker.html unchanged">GICR_WAKER</span></td><td>Redistributor Wake Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICC">
		        In the GICC functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_abpr.html unchanged">GICC_ABPR</span></td><td>CPU Interface Aliased Binary Point Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_aeoir.html unchanged">GICC_AEOIR</span></td><td>CPU Interface Aliased End Of Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_ahppir.html unchanged">GICC_AHPPIR</span></td><td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_aiar.html unchanged">GICC_AIAR</span></td><td>CPU Interface Aliased Interrupt Acknowledge Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-gicc_aprn.html">GICC_APR&lt;n></a></span></td><td>CPU Interface Active Priorities Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_bpr.html unchanged">GICC_BPR</span></td><td>CPU Interface Binary Point Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_ctlr.html unchanged">GICC_CTLR</span></td><td>CPU Interface Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_dir.html unchanged">GICC_DIR</span></td><td>CPU Interface Deactivate Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_eoir.html unchanged">GICC_EOIR</span></td><td>CPU Interface End Of Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_hppir.html unchanged">GICC_HPPIR</span></td><td>CPU Interface Highest Priority Pending Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_iar.html unchanged">GICC_IAR</span></td><td>CPU Interface Interrupt Acknowledge Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_iidr.html unchanged">GICC_IIDR</span></td><td>CPU Interface Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n></a></span></td><td>CPU Interface Non-secure Active Priorities Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_pmr.html unchanged">GICC_PMR</span></td><td>CPU Interface Priority Mask Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_rpr.html unchanged">GICC_RPR</span></td><td>CPU Interface Running Priority Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span></td><td>CPU Interface Status Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICV">
		        In the GICV functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_abpr.html unchanged">GICV_ABPR</span></td><td>Virtual Machine Aliased Binary Point Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_aeoir.html unchanged">GICV_AEOIR</span></td><td>Virtual Machine Aliased End Of Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_ahppir.html unchanged">GICV_AHPPIR</span></td><td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_aiar.html unchanged">GICV_AIAR</span></td><td>Virtual Machine Aliased Interrupt Acknowledge Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_aprn.html unchanged">GICV_APR&lt;n></span></td><td>Virtual Machine Active Priorities Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_bpr.html unchanged">GICV_BPR</span></td><td>Virtual Machine Binary Point Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_ctlr.html unchanged">GICV_CTLR</span></td><td>Virtual Machine Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_dir.html unchanged">GICV_DIR</span></td><td>Virtual Machine Deactivate Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_eoir.html unchanged">GICV_EOIR</span></td><td>Virtual Machine End Of Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_hppir.html unchanged">GICV_HPPIR</span></td><td>Virtual Machine Highest Priority Pending Interrupt Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_iar.html unchanged">GICV_IAR</span></td><td>Virtual Machine Interrupt Acknowledge Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_iidr.html unchanged">GICV_IIDR</span></td><td>Virtual Machine CPU Interface Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_pmr.html unchanged">GICV_PMR</span></td><td>Virtual Machine Priority Mask Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_rpr.html unchanged">GICV_RPR</span></td><td>Virtual Machine Running Priority Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gicv_statusr.html unchanged">GICV_STATUSR</span></td><td>Virtual Machine Error Reporting Status Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICH">
		        In the GICH functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_aprn.html unchanged">GICH_APR&lt;n></span></td><td>Active Priorities Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_eisr.html unchanged">GICH_EISR</span></td><td>End Interrupt Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_elrsr.html unchanged">GICH_ELRSR</span></td><td>Empty List Register Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_hcr.html unchanged">GICH_HCR</span></td><td>Hypervisor Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_lrn.html unchanged">GICH_LR&lt;n></span></td><td>List Registers</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_misr.html unchanged">GICH_MISR</span></td><td>Maintenance Interrupt Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_vmcr.html unchanged">GICH_VMCR</span></td><td>Virtual Machine Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gich_vtr.html unchanged">GICH_VTR</span></td><td>Virtual Type Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GITS">
		        In the GITS functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_basern.html unchanged">GITS_BASER&lt;n></span></td><td>ITS Translation Table Descriptors</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_cbaser.html unchanged">GITS_CBASER</span></td><td>ITS Command Queue Descriptor</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_creadr.html unchanged">GITS_CREADR</span></td><td>ITS Read Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_ctlr.html unchanged">GITS_CTLR</span></td><td>ITS Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_cwriter.html unchanged">GITS_CWRITER</span></td><td>ITS Write Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_iidr.html unchanged">GITS_IIDR</span></td><td>ITS Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_mpamidr.html unchanged">GITS_MPAMIDR</span></td><td>Report maximum PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_mpidr.html unchanged">GITS_MPIDR</span></td><td>Report ITS's affinity.</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_partidr.html unchanged">GITS_PARTIDR</span></td><td>Set PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_sgir.html unchanged">GITS_SGIR</span></td><td>ITS SGI Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_statusr.html unchanged">GITS_STATUSR</span></td><td>ITS Error Reporting Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_translater.html unchanged">GITS_TRANSLATER</span></td><td>ITS Translation Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_typer.html unchanged">GITS_TYPER</span></td><td>ITS Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_umsir.html unchanged">GITS_UMSIR</span></td><td>ITS Unmapped MSI register</td></tr></tbody></table><h2 class="sysregindex"><a id="BRBE">
		        In the BRBE functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbcr_el1.html unchanged">BRBCR_EL1</span></td><td>Branch Record Buffer Control Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbcr_el2.html unchanged">BRBCR_EL2</span></td><td>Branch Record Buffer Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbfcr_el1.html unchanged">BRBFCR_EL1</span></td><td>Branch Record Buffer Function Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbidr0_el1.html unchanged">BRBIDR0_EL1</span></td><td>Branch Record Buffer ID0 Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbinfn_el1.html unchanged">BRBINF&lt;n>_EL1</span></td><td>Branch Record Buffer Information Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbinfinj_el1.html unchanged">BRBINFINJ_EL1</span></td><td>Branch Record Buffer Information Injection Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-brbsrcn_el1.html">BRBSRC&lt;n>_EL1</a></span></td><td>Branch Record Buffer Source Address Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-brbsrcinj_el1.html">BRBSRCINJ_EL1</a></span></td><td>Branch Record Buffer Source Address Injection Register</td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-brbtgtn_el1.html">BRBTGT&lt;n>_EL1</a></span></td><td>Branch Record Buffer Target Address Register &lt;n></td></tr><tr><td>AArch64</td><td><span class="goodlink"><a href="AArch64-brbtgtinj_el1.html">BRBTGTINJ_EL1</a></span></td><td>Branch Record Buffer Target Address Injection Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-brbts_el1.html unchanged">BRBTS_EL1</span></td><td>Branch Record Buffer Timestamp Register</td></tr></tbody></table><h2 class="sysregindex"><a id="RAS">
		        In the RAS functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-disr.html unchanged">DISR</span></td><td>Deferred Interrupt Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erridr.html unchanged">ERRIDR</span></td><td>Error Record ID Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-errselr.html unchanged">ERRSELR</span></td><td>Error Record Select Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxaddr.html unchanged">ERXADDR</span></td><td>Selected Error Record Address Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxaddr2.html unchanged">ERXADDR2</span></td><td>Selected Error Record Address Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxctlr.html unchanged">ERXCTLR</span></td><td>Selected Error Record Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxctlr2.html unchanged">ERXCTLR2</span></td><td>Selected Error Record Control Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxfr.html unchanged">ERXFR</span></td><td>Selected Error Record Feature Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxfr2.html unchanged">ERXFR2</span></td><td>Selected Error Record Feature Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc0.html unchanged">ERXMISC0</span></td><td>Selected Error Record Miscellaneous Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc1.html unchanged">ERXMISC1</span></td><td>Selected Error Record Miscellaneous Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc2.html unchanged">ERXMISC2</span></td><td>Selected Error Record Miscellaneous Register 2</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc3.html unchanged">ERXMISC3</span></td><td>Selected Error Record Miscellaneous Register 3</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc4.html unchanged">ERXMISC4</span></td><td>Selected Error Record Miscellaneous Register 4</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc5.html unchanged">ERXMISC5</span></td><td>Selected Error Record Miscellaneous Register 5</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc6.html unchanged">ERXMISC6</span></td><td>Selected Error Record Miscellaneous Register 6</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxmisc7.html unchanged">ERXMISC7</span></td><td>Selected Error Record Miscellaneous Register 7</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-erxstatus.html unchanged">ERXSTATUS</span></td><td>Selected Error Record Primary Status Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vdfsr.html unchanged">VDFSR</span></td><td>Virtual SError Exception Syndrome Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-vdisr.html unchanged">VDISR</span></td><td>Virtual Deferred Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-disr_el1.html unchanged">DISR_EL1</span></td><td>Deferred Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erridr_el1.html unchanged">ERRIDR_EL1</span></td><td>Error Record ID Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-errselr_el1.html unchanged">ERRSELR_EL1</span></td><td>Error Record Select Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxaddr_el1.html unchanged">ERXADDR_EL1</span></td><td>Selected Error Record Address Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxctlr_el1.html unchanged">ERXCTLR_EL1</span></td><td>Selected Error Record Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxfr_el1.html unchanged">ERXFR_EL1</span></td><td>Selected Error Record Feature Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxgsr_el1.html unchanged">ERXGSR_EL1</span></td><td>Selected Error Record Group Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxmisc0_el1.html unchanged">ERXMISC0_EL1</span></td><td>Selected Error Record Miscellaneous Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxmisc1_el1.html unchanged">ERXMISC1_EL1</span></td><td>Selected Error Record Miscellaneous Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxmisc2_el1.html unchanged">ERXMISC2_EL1</span></td><td>Selected Error Record Miscellaneous Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxmisc3_el1.html unchanged">ERXMISC3_EL1</span></td><td>Selected Error Record Miscellaneous Register 3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxpfgcdn_el1.html unchanged">ERXPFGCDN_EL1</span></td><td>Selected Pseudo-fault Generation Countdown Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxpfgctl_el1.html unchanged">ERXPFGCTL_EL1</span></td><td>Selected Pseudo-fault Generation Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxpfgf_el1.html unchanged">ERXPFGF_EL1</span></td><td>Selected Pseudo-fault Generation Feature Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-erxstatus_el1.html unchanged">ERXSTATUS_EL1</span></td><td>Selected Error Record Primary Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mfar_el3.html unchanged">MFAR_EL3</span></td><td>Physical Fault Address Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vdisr_el2.html unchanged">VDISR_EL2</span></td><td>Virtual Deferred Interrupt Status Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-vsesr_el2.html unchanged">VSESR_EL2</span></td><td>Virtual SError Exception Syndrome Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnaddr.html">ERR&lt;n>ADDR</a></span></td><td>Error Record &lt;n> Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a></span></td><td>Error Record &lt;n> Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnfr.html">ERR&lt;n>FR</a></span></td><td>Error Record &lt;n> Feature Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnmisc0.html">ERR&lt;n>MISC0</a></span></td><td>Error Record &lt;n> Miscellaneous Register 0</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnmisc1.html">ERR&lt;n>MISC1</a></span></td><td>Error Record &lt;n> Miscellaneous Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnmisc2.html">ERR&lt;n>MISC2</a></span></td><td>Error Record &lt;n> Miscellaneous Register 2</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a></span></td><td>Error Record &lt;n> Miscellaneous Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errnpfgcdn.html unchanged">ERR&lt;n>PFGCDN</span></td><td>Error Record &lt;n> Pseudo-fault Generation Countdown Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errnpfgctl.html unchanged">ERR&lt;n>PFGCTL</span></td><td>Error Record &lt;n> Pseudo-fault Generation Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errnpfgf.html unchanged">ERR&lt;n>PFGF</span></td><td>Error Record &lt;n> Pseudo-fault Generation Feature Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errnstatus.html">ERR&lt;n>STATUS</a></span></td><td>Error Record &lt;n> Primary Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-erracr.html unchanged">ERRACR</span></td><td>Access Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcidr0.html unchanged">ERRCIDR0</span></td><td>Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcidr1.html unchanged">ERRCIDR1</span></td><td>Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcidr2.html unchanged">ERRCIDR2</span></td><td>Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcidr3.html unchanged">ERRCIDR3</span></td><td>Component Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcricr0.html unchanged">ERRCRICR0</span></td><td>Critical Error Interrupt Configuration Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errcricr1.html unchanged">ERRCRICR1</span></td><td>Critical Error Interrupt Configuration Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errcricr2.html">ERRCRICR2</a></span></td><td>Critical Error Interrupt Configuration Register 2</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errdevaff.html">ERRDEVAFF</a></span></td><td>Device Affinity Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errdevarch.html unchanged">ERRDEVARCH</span></td><td>Device Architecture Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errdevid.html unchanged">ERRDEVID</span></td><td>Device Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errericr0.html unchanged">ERRERICR0</span></td><td>Error Recovery Interrupt Configuration Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errericr1.html unchanged">ERRERICR1</span></td><td>Error Recovery Interrupt Configuration Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errericr2.html">ERRERICR2</a></span></td><td>Error Recovery Interrupt Configuration Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errfhicr0.html unchanged">ERRFHICR0</span></td><td>Fault Handling Interrupt Configuration Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errfhicr1.html unchanged">ERRFHICR1</span></td><td>Fault Handling Interrupt Configuration Register 1</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-errfhicr2.html">ERRFHICR2</a></span></td><td>Fault Handling Interrupt Configuration Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errgsr.html unchanged">ERRGSR</span></td><td>Error Group Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-erriidr.html">ERRIIDR</a></span></td><td>Implementation Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errimpdefn.html unchanged">ERRIMPDEF&lt;n></span></td><td>IMPLEMENTATION DEFINED Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errirqcrn.html unchanged">ERRIRQCR&lt;n></span></td><td>Generic Error Interrupt Configuration Register &lt;n></td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errirqsr.html unchanged">ERRIRQSR</span></td><td>Error Interrupt Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errpidr0.html unchanged">ERRPIDR0</span></td><td>Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errpidr1.html unchanged">ERRPIDR1</span></td><td>Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errpidr2.html unchanged">ERRPIDR2</span></td><td>Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errpidr3.html unchanged">ERRPIDR3</span></td><td>Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-errpidr4.html unchanged">ERRPIDR4</span></td><td>Peripheral Identification Register 4</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAM">
		        In the MPAM functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpam0_el1.html unchanged">MPAM0_EL1</span></td><td>MPAM0 Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpam1_el1.html unchanged">MPAM1_EL1</span></td><td>MPAM1 Register (EL1)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpam2_el2.html unchanged">MPAM2_EL2</span></td><td>MPAM2 Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpam3_el3.html unchanged">MPAM3_EL3</span></td><td>MPAM3 Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamhcr_el2.html unchanged">MPAMHCR_EL2</span></td><td>MPAM Hypervisor Control Register (EL2)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamsm_el1.html unchanged">MPAMSM_EL1</span></td><td>MPAM Streaming Mode Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm0_el2.html unchanged">MPAMVPM0_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm1_el2.html unchanged">MPAMVPM1_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm2_el2.html unchanged">MPAMVPM2_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 2</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm3_el2.html unchanged">MPAMVPM3_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 3</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm4_el2.html unchanged">MPAMVPM4_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 4</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm5_el2.html unchanged">MPAMVPM5_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 5</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm6_el2.html unchanged">MPAMVPM6_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 6</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpm7_el2.html unchanged">MPAMVPM7_EL2</span></td><td>MPAM Virtual PARTID Mapping Register 7</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-mpamvpmv_el2.html unchanged">MPAMVPMV_EL2</span></td><td>MPAM Virtual Partition Mapping Valid Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span></td><td>MPAM Partition Configuration Disable Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span></td><td>MPAM Partition Configuration Enable Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span></td><td>MPAM Partition Configuration Enable Flags Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span></td><td>MPAM Architecture Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span></td><td>MPAM Error Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span></td><td>MPAM Error MSI High-part Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span></td><td>MPAM Error MSI Low-part Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span></td><td>MPAM Error MSI Write Attributes Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span></td><td>MPAM Error MSI Data Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span></td><td>MPAM Error MSI Write MPAM Information Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span></td><td>MPAM Error Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span></td><td>MPAM Implementation Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-mpamf_sidr.html">MPAMF_SIDR</a></span></td><td>MPAM Features Secure Identification Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span></td><td>MPAM CSU Monitor Overflow Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span></td><td>MPAM MBWU Monitor Overflow Status Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span></td><td>MPAM Monitor Overflow MSI Write Data Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td></tr><tr><td>External</td><td><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span></td><td>MPAM Monitor Overflow Status Register</td></tr></tbody></table><h2 class="sysregindex"><a id="Pointerauthentication">
		        In the Pointer authentication functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apdakeyhi_el1.html unchanged">APDAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Data (bits[127:64]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apdakeylo_el1.html unchanged">APDAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Data (bits[63:0]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apdbkeyhi_el1.html unchanged">APDBKeyHi_EL1</span></td><td>Pointer Authentication Key B for Data (bits[127:64]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apdbkeylo_el1.html unchanged">APDBKeyLo_EL1</span></td><td>Pointer Authentication Key B for Data (bits[63:0]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apgakeyhi_el1.html unchanged">APGAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Code (bits[127:64]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apgakeylo_el1.html unchanged">APGAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Code (bits[63:0]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apiakeyhi_el1.html unchanged">APIAKeyHi_EL1</span></td><td>Pointer Authentication Key A for Instruction (bits[127:64]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apiakeylo_el1.html unchanged">APIAKeyLo_EL1</span></td><td>Pointer Authentication Key A for Instruction (bits[63:0]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apibkeyhi_el1.html unchanged">APIBKeyHi_EL1</span></td><td>Pointer Authentication Key B for Instruction (bits[127:64]) </td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-apibkeylo_el1.html unchanged">APIBKeyLo_EL1</span></td><td>Pointer Authentication Key B for Instruction (bits[63:0]) </td></tr></tbody></table><h2 class="sysregindex"><a id="AMU">
		        In the AMU functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcfgr.html unchanged">AMCFGR</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcgcr.html unchanged">AMCGCR</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcntenclr0.html unchanged">AMCNTENCLR0</span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcntenclr1.html unchanged">AMCNTENCLR1</span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcntenset0.html unchanged">AMCNTENSET0</span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcntenset1.html unchanged">AMCNTENSET1</span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amcr.html unchanged">AMCR</span></td><td>Activity Monitors Control Register</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amevcntr0n.html unchanged">AMEVCNTR0&lt;n></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amevcntr1n.html unchanged">AMEVCNTR1&lt;n></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td>AArch32</td><td><span class="brokenlink" title="file AArch32-amuserenr.html unchanged">AMUSERENR</span></td><td>Activity Monitors User Enable Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcfgr_el0.html unchanged">AMCFGR_EL0</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcg1idr_el0.html unchanged">AMCG1IDR_EL0</span></td><td>Activity Monitors Counter Group 1 Identification Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcgcr_el0.html unchanged">AMCGCR_EL0</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcntenclr0_el0.html unchanged">AMCNTENCLR0_EL0</span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcntenclr1_el0.html unchanged">AMCNTENCLR1_EL0</span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcntenset0_el0.html unchanged">AMCNTENSET0_EL0</span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcntenset1_el0.html unchanged">AMCNTENSET1_EL0</span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amcr_el0.html unchanged">AMCR_EL0</span></td><td>Activity Monitors Control Register</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevcntr0n_el0.html unchanged">AMEVCNTR0&lt;n>_EL0</span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevcntr1n_el0.html unchanged">AMEVCNTR1&lt;n>_EL0</span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevcntvoff0n_el2.html unchanged">AMEVCNTVOFF0&lt;n>_EL2</span></td><td>Activity Monitors Event Counter Virtual Offset Registers 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevcntvoff1n_el2.html unchanged">AMEVCNTVOFF1&lt;n>_EL2</span></td><td>Activity Monitors Event Counter Virtual Offset Registers 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevtyper0n_el0.html unchanged">AMEVTYPER0&lt;n>_EL0</span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amevtyper1n_el0.html unchanged">AMEVTYPER1&lt;n>_EL0</span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-amuserenr_el0.html unchanged">AMUSERENR_EL0</span></td><td>Activity Monitors User Enable Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcfgr.html unchanged">AMCFGR</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcgcr.html unchanged">AMCGCR</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcidr0.html unchanged">AMCIDR0</span></td><td>Activity Monitors Component Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcidr1.html unchanged">AMCIDR1</span></td><td>Activity Monitors Component Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcidr2.html unchanged">AMCIDR2</span></td><td>Activity Monitors Component Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcidr3.html unchanged">AMCIDR3</span></td><td>Activity Monitors Component Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcntenclr0.html unchanged">AMCNTENCLR0</span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcntenclr1.html unchanged">AMCNTENCLR1</span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcntenset0.html unchanged">AMCNTENSET0</span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcntenset1.html unchanged">AMCNTENSET1</span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amcr.html unchanged">AMCR</span></td><td>Activity Monitors Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amdevaff0.html unchanged">AMDEVAFF0</span></td><td>Activity Monitors Device Affinity Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amdevaff1.html unchanged">AMDEVAFF1</span></td><td>Activity Monitors Device Affinity Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amdevarch.html unchanged">AMDEVARCH</span></td><td>Activity Monitors Device Architecture Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amdevtype.html unchanged">AMDEVTYPE</span></td><td>Activity Monitors Device Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amevcntr0n.html unchanged">AMEVCNTR0&lt;n></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amevcntr1n.html unchanged">AMEVCNTR1&lt;n></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-amiidr.html unchanged">AMIIDR</span></td><td>Activity Monitors Implementation Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ampidr0.html unchanged">AMPIDR0</span></td><td>Activity Monitors Peripheral Identification Register 0</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ampidr1.html unchanged">AMPIDR1</span></td><td>Activity Monitors Peripheral Identification Register 1</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ampidr2.html unchanged">AMPIDR2</span></td><td>Activity Monitors Peripheral Identification Register 2</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ampidr3.html unchanged">AMPIDR3</span></td><td>Activity Monitors Peripheral Identification Register 3</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-ampidr4.html unchanged">AMPIDR4</span></td><td>Activity Monitors Peripheral Identification Register 4</td></tr></tbody></table><h2 class="sysregindex"><a id="Root">
		        In the Root functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-gpccr_el3.html unchanged">GPCCR_EL3</span></td><td>Granule Protection Check Control Register (EL3)</td></tr><tr><td>AArch64</td><td><span class="brokenlink" title="file AArch64-gptbr_el3.html unchanged">GPTBR_EL3</span></td><td>Granule Protection Table Base Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GICITSregisters">
		        In the GIC ITS registers functional group:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Exec state</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_basern.html unchanged">GITS_BASER&lt;n></span></td><td>ITS Translation Table Descriptors</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_cbaser.html unchanged">GITS_CBASER</span></td><td>ITS Command Queue Descriptor</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_creadr.html unchanged">GITS_CREADR</span></td><td>ITS Read Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_ctlr.html unchanged">GITS_CTLR</span></td><td>ITS Control Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_cwriter.html unchanged">GITS_CWRITER</span></td><td>ITS Write Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_iidr.html unchanged">GITS_IIDR</span></td><td>ITS Identification Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_mpamidr.html unchanged">GITS_MPAMIDR</span></td><td>Report maximum PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_mpidr.html unchanged">GITS_MPIDR</span></td><td>Report ITS's affinity.</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_partidr.html unchanged">GITS_PARTIDR</span></td><td>Set PARTID and PMG Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_sgir.html unchanged">GITS_SGIR</span></td><td>ITS SGI Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_statusr.html unchanged">GITS_STATUSR</span></td><td>ITS Error Reporting Status Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_translater.html unchanged">GITS_TRANSLATER</span></td><td>ITS Translation Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_typer.html unchanged">GITS_TYPER</span></td><td>ITS Type Register</td></tr><tr><td>External</td><td><span class="brokenlink" title="file ext-gits_umsir.html unchanged">GITS_UMSIR</span></td><td>ITS Unmapped MSI register</td></tr></tbody></table><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>16</ins><del>10</del></p><p class="copyconf">Copyright  2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>