<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC17XX/40XX microcontrollers: LPC_TIMER_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC17XX/40XX microcontrollers
   &#160;<span id="projectnumber">17XX40XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC17XX/40XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_TIMER_T Struct Reference<div class="ingroups"><a class="el" href="group___t_i_m_e_r__17_x_x__40_x_x.html">CHIP: LPc17xx/40xx 16/32-bit Timer driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>32-bit Standard timer register block structure </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00047">47</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6615bc39cfcd7131bdc8662583cc6714"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a6615bc39cfcd7131bdc8662583cc6714">IR</a></td></tr>
<tr class="separator:a6615bc39cfcd7131bdc8662583cc6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dd9282fab299d0cd6e119564688e53"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a></td></tr>
<tr class="separator:ae9dd9282fab299d0cd6e119564688e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0bc781f4dc091c913978e313c03d25"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#abb0bc781f4dc091c913978e313c03d25">TC</a></td></tr>
<tr class="separator:abb0bc781f4dc091c913978e313c03d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d25514079514d38c104402f46470af"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#af8d25514079514d38c104402f46470af">PR</a></td></tr>
<tr class="separator:af8d25514079514d38c104402f46470af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84724e7860a32fe120a1627483dfa5c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a84724e7860a32fe120a1627483dfa5c5">PC</a></td></tr>
<tr class="separator:a84724e7860a32fe120a1627483dfa5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf8dd14680194ee82a55d1cf9dd299c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR</a> [4]</td></tr>
<tr class="separator:a3cf8dd14680194ee82a55d1cf9dd299c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea47130033090cb973776372977b302b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#aea47130033090cb973776372977b302b">CR</a> [4]</td></tr>
<tr class="separator:aea47130033090cb973776372977b302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6034c7458d8e6030f6dacecf0f1a3a89"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a></td></tr>
<tr class="separator:a6034c7458d8e6030f6dacecf0f1a3a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870db4ca47c36cc0c7c2c01c36ae5de1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a870db4ca47c36cc0c7c2c01c36ae5de1">RESERVED0</a> [12]</td></tr>
<tr class="separator:a870db4ca47c36cc0c7c2c01c36ae5de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cde523b810fab496eb0619abc06764d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m_e_r___t.html#a5cde523b810fab496eb0619abc06764d">CTCR</a></td></tr>
<tr class="separator:a5cde523b810fab496eb0619abc06764d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a5e1322e27c40bf91d172f9673f205c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00055">55</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea47130033090cb973776372977b302b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture Register. CR is loaded with the value of TC when there is an event on the CAPn.0 input. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00056">56</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5cde523b810fab496eb0619abc06764d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00059">59</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6034c7458d8e6030f6dacecf0f1a3a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External Match Register. The EMR controls the external match pins MATn.0-3 (MAT0.0-3 and MAT1.0-3 respectively). </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00057">57</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6615bc39cfcd7131bdc8662583cc6714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; TIMERn Structure Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00048">48</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00053">53</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf8dd14680194ee82a55d1cf9dd299c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00054">54</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84724e7860a32fe120a1627483dfa5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00052">52</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af8d25514079514d38c104402f46470af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00051">51</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a870db4ca47c36cc0c7c2c01c36ae5de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RESERVED0[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00058">58</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb0bc781f4dc091c913978e313c03d25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00050">50</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9dd9282fab299d0cd6e119564688e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR. </p>

<p>Definition at line <a class="el" href="timer__17xx__40xx_8h_source.html#l00049">49</a> of file <a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="timer__17xx__40xx_8h_source.html">timer_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 12 2014 13:32:12 for LPCOpen Platform for LPC17XX/40XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
