<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-21T20:25:09.858-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:59.332-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.280-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.251-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.224-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.189-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.160-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.131-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.110-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.089-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.056-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.039-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:57.012-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:56.995-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc4_ir3_Pipeline_VITIS_LOOP_482_13/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:28:56.951-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:36.028-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.998-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.972-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.945-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.927-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.901-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.884-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.866-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.843-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.826-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.791-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:27:35.771-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:26:33.514-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:26:33.411-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:26:33.378-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7' (loop 'VITIS_LOOP_454_5_VITIS_LOOP_455_6_VITIS_LOOP_456_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:463) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:26:33.350-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_21', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:25:32.790-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_7', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:25:32.645-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_5', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:25:32.523-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_3', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:25:32.485-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc4_ir3_Pipeline_VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3' (loop 'VITIS_LOOP_436_1_VITIS_LOOP_437_2_VITIS_LOOP_438_3'): Unable to schedule 'load' operation ('out3_ir2_load_1', lane_seg_hls/lane_seg_support.cpp:437) on array 'out3_ir2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out3_ir2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:25:32.450-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_7', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:23:30.538-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_5', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:23:30.435-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_3', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:23:30.406-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7' (loop 'VITIS_LOOP_356_5_VITIS_LOOP_358_6_VITIS_LOOP_359_7'): Unable to schedule 'load' operation ('exp_out_1_load_1', lane_seg_hls/lane_seg_support.cpp:366) on array 'exp_out_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:23:30.377-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_21', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:22:29.588-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_7', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:22:29.419-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_5', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:22:29.300-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_3', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:22:29.263-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc3_ir2_Pipeline_VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3' (loop 'VITIS_LOOP_336_1_VITIS_LOOP_338_2_VITIS_LOOP_340_3'): Unable to schedule 'load' operation ('out2_ir1_load_1', lane_seg_hls/lane_seg_support.cpp:338) on array 'out2_ir1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out2_ir1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:22:29.229-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_7', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:20:26.879-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_5', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:20:26.795-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_3', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:20:26.738-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc2_ir1_Pipeline_VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7' (loop 'VITIS_LOOP_255_5_VITIS_LOOP_256_6_VITIS_LOOP_260_7'): Unable to schedule 'load' operation ('exp_out_2_load_1', lane_seg_hls/lane_seg_support.cpp:267) on array 'exp_out_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out_2'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:20:26.706-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_284_12' (lane_seg_hls/lane_seg_support.cpp:284:32) in function 'enc2_ir1' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:08:51.763-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_384_12' (lane_seg_hls/lane_seg_support.cpp:384:32) in function 'enc3_ir2' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:08:51.659-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_480_12' (lane_seg_hls/lane_seg_support.cpp:480:32) in function 'enc4_ir3' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-20T17:08:51.560-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
