// Seed: 876423076
`celldefine `timescale 1ps / 1ps
module module_0;
  type_2(
      (1), 0, 1, id_0
  );
  logic id_1;
  assign id_0 = id_1;
endmodule
