{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555955043088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555955043093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 18:44:02 2019 " "Processing started: Mon Apr 22 18:44:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555955043093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955043093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955043093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555955043983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555955043984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "D:/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "D:/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053961 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053961 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053961 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "D:/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "D:/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(22) " "Verilog HDL Declaration information at FPGA_MiniProject.v(22): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555955053967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "D:/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "D:/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555955053973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955053973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "D:/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555955053974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "waveSigIn2 FPGA_MiniProject.v(46) " "Verilog HDL Implicit Net warning at FPGA_MiniProject.v(46): created implicit net for \"waveSigIn2\"" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555955053974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555955054055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPGA_MiniProject.v(67) " "Verilog HDL assignment warning at FPGA_MiniProject.v(67): truncated value with size 32 to match size of target (3)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555955054057 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "waveSigIn2 0 FPGA_MiniProject.v(46) " "Net \"waveSigIn2\" at FPGA_MiniProject.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 "|FPGA_MiniProject"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[10\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[10\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FPGA_MiniProject.v(29) " "Constant driver at FPGA_MiniProject.v(29)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[9\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[9\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[8\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[8\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[7\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[7\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[6\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[6\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[5\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[5\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[4\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[4\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[3\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[3\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[2\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[2\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[1\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[1\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sX\[0\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sX\[0\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054058 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[10\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[10\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "FPGA_MiniProject.v(30) " "Constant driver at FPGA_MiniProject.v(30)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[9\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[9\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[8\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[8\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[7\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[7\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[6\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[6\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sY\[5\] FPGA_MiniProject.v(56) " "Can't resolve multiple constant drivers for net \"sY\[5\]\" at FPGA_MiniProject.v(56)" {  } { { "FPGA_MiniProject.v" "" { Text "D:/FPGA_MiniProject/FPGA_MiniProject.v" 56 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555955054059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file D:/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555955054118 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 18:44:14 2019 " "Processing ended: Mon Apr 22 18:44:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555955054118 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555955054118 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555955054118 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054118 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 22 s 5 s " "Quartus Prime Flow was unsuccessful. 22 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555955054734 ""}
