<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >109</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >219</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >107</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >75</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >182</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >216</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >216</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >179</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thefir_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0|thei_llvm_fpga_pop_token_i1_wt_limpop_fir1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_fir0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1|thei_llvm_fpga_push_token_i1_wt_limpush_fir1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_fir1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region|thefir_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thebb_fir_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce|thefir_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thefir_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0|thei_llvm_fpga_ffwd_dest_i32_add3_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0|thei_llvm_fpga_ffwd_dest_i32_add3_fir1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add3_fir0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_iowr_bl_return_fir_unnamed_fir11_fir1</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir2_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2|thei_llvm_fpga_push_token_i1_throttle_push_fir1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_fir2</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thebb_fir_B3_stall_region</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3|thefir_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >136</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >136</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x|theiord</TD>
<TD >169</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >132</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_iord_bl_call_fir_unnamed_fir2_fir2_aunroll_x</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir3_fir6</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_fir4_fir7</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_fir1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_firs_c0_exit_fir1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2|thei_llvm_fpga_push_i1_notexitcond7_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2|thei_llvm_fpga_push_i1_notexitcond7_fir1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_fir2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1|thei_llvm_fpga_pipeline_keep_going6_fir1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_fir1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_firs_c0_enter1_fir0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region|thefir_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thebb_fir_B1_start_stall_region</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thefir_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start|thefir_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B1_start</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|theloop_limiter_fir0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thei_llvm_fpga_mem_unnamed_fir7_fir1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3|thereaddata_reg_unnamed_fir7_fir0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir7_fir3</TD>
<TD >105</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1</TD>
<TD >263</TD>
<TD >125</TD>
<TD >0</TD>
<TD >125</TD>
<TD >260</TD>
<TD >125</TD>
<TD >125</TD>
<TD >125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_firs_c0_exit11_fir1_aunroll_x</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast21241_fir14</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast232_fir18</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12|thei_llvm_fpga_pop_i32_i_019_pop8_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12|thei_llvm_fpga_pop_i32_i_019_pop8_fir1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i32_i_019_pop8_fir12</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21|thei_llvm_fpga_push_i32_i_019_push8_fir1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i32_i_019_push8_fir21</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|i_masked_fir32_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|thei_llvm_fpga_pop_i4_cleanups_pop10_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2|thei_llvm_fpga_pop_i4_cleanups_pop10_fir1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_fir2</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29|thei_llvm_fpga_push_i4_cleanups_push10_fir1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_fir29</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6|thei_llvm_fpga_pipeline_keep_going_fir1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_fir6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11|thei_llvm_fpga_push_i1_lastiniteration_fir1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_fir11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7|thei_llvm_fpga_pop_i4_initerations_pop9_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7|thei_llvm_fpga_pop_i4_initerations_pop9_fir1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_fir7</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9|thei_llvm_fpga_push_i4_initerations_push9_fir1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_fir9</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26|thei_llvm_fpga_push_i1_notexitcond_fir1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_fir26</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir1</TD>
<TD >39</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_fir22</TD>
<TD >34</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >12</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|fifo</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >20</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_fir31</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_firs_c0_enter92_fir0_aunroll_x</TD>
<TD >135</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thefir_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thei_llvm_fpga_mem_unnamed_fir8_fir1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4|thereaddata_reg_unnamed_fir8_fir1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_llvm_fpga_mem_unnamed_fir8_fir4</TD>
<TD >105</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_firs_c0_enter92_fir1_aunroll_x_out_c0_exit11_5_tpl_37_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_firs_c1_exit_fir1_aunroll_x</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_fir9_fir6</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|i_mul_fir2_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_pop_i32_tmp_020_pop7_fir3</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5|thei_llvm_fpga_push_i32_tmp_020_push7_fir1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x|thei_llvm_fpga_push_i32_tmp_020_push7_fir5</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_firs_c1_enter_fir0_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thei_sfc_s_c1_in_for_body_firs_c1_enter_fir6_aunroll_x</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thebb_fir_B2_stall_region</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >182</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thefir_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2|thefir_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B2</TD>
<TD >208</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thebb_fir_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going_fir6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function|thei_llvm_fpga_pipeline_keep_going6_fir1_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal|thefir_function</TD>
<TD >461</TD>
<TD >1</TD>
<TD >257</TD>
<TD >1</TD>
<TD >179</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst|fir_internal</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst|fir_internal_inst</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >fir_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
