Jianfeng Zhu , Dong Wu , Yaru Yan , Xiao Yu , Hu He , Liyang Pan, A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only), Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA
Manu Jose , Yu Hu , Rupak Majumdar, On power and fault-tolerance optimization in FPGA physical synthesis, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
