
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.15

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.96    0.01    0.10    0.10 v counter[5]$_SDFFE_PN0P_/Q (DFF_X2)
                                         counter[5] (net)
                  0.01    0.00    0.10 v _0695_/A2 (NAND2_X1)
     1    1.72    0.01    0.02    0.11 ^ _0695_/ZN (NAND2_X1)
                                         _0100_ (net)
                  0.01    0.00    0.11 ^ _0699_/B1 (AOI21_X1)
     1    1.15    0.01    0.01    0.12 v _0699_/ZN (AOI21_X1)
                                         _0005_ (net)
                  0.01    0.00    0.12 v counter[5]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.94    0.00    0.00    0.20 ^ deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X2)
     4   14.79    0.02    0.03    0.23 ^ input1/Z (BUF_X2)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _0930_/A (HA_X1)
     2    5.65    0.02    0.04    0.28 ^ _0930_/CO (HA_X1)
                                         _0363_ (net)
                  0.02    0.00    0.28 ^ _0615_/A (INV_X1)
     2    6.30    0.01    0.02    0.29 v _0615_/ZN (INV_X1)
                                         _0325_ (net)
                  0.01    0.00    0.29 v _0919_/CI (FA_X1)
     2    6.95    0.02    0.08    0.37 v _0919_/CO (FA_X1)
                                         _0326_ (net)
                  0.02    0.00    0.37 v _0663_/A2 (NOR2_X1)
     2    5.78    0.03    0.05    0.43 ^ _0663_/ZN (NOR2_X1)
                                         _0077_ (net)
                  0.03    0.00    0.43 ^ _0664_/B1 (OAI21_X1)
     1    1.62    0.01    0.02    0.44 v _0664_/ZN (OAI21_X1)
                                         _0078_ (net)
                  0.01    0.00    0.44 v _0665_/A2 (NAND2_X1)
     1    5.16    0.02    0.03    0.47 ^ _0665_/ZN (NAND2_X1)
                                         _0079_ (net)
                  0.02    0.00    0.47 ^ _0666_/B (XNOR2_X2)
     3   11.91    0.04    0.05    0.52 ^ _0666_/ZN (XNOR2_X2)
                                         _0404_ (net)
                  0.04    0.00    0.52 ^ _0985_/B (HA_X1)
     1    1.69    0.02    0.05    0.57 ^ _0985_/S (HA_X1)
                                         _0504_ (net)
                  0.02    0.00    0.57 ^ _0828_/B2 (OAI21_X1)
     2    2.61    0.01    0.02    0.60 v _0828_/ZN (OAI21_X1)
                                         _0228_ (net)
                  0.01    0.00    0.60 v _0829_/A2 (OR2_X1)
     1    1.78    0.01    0.05    0.65 v _0829_/ZN (OR2_X1)
                                         _0229_ (net)
                  0.01    0.00    0.65 v _0833_/A (AOI21_X1)
     1    2.05    0.02    0.04    0.69 ^ _0833_/ZN (AOI21_X1)
                                         _0233_ (net)
                  0.02    0.00    0.69 ^ _0836_/A2 (NOR3_X1)
     2    3.83    0.01    0.02    0.71 v _0836_/ZN (NOR3_X1)
                                         _0236_ (net)
                  0.01    0.00    0.71 v _0838_/B2 (OAI21_X1)
     2    3.51    0.03    0.04    0.75 ^ _0838_/ZN (OAI21_X1)
                                         _0238_ (net)
                  0.03    0.00    0.75 ^ _0841_/B2 (AOI21_X1)
     1    1.56    0.01    0.02    0.76 v _0841_/ZN (AOI21_X1)
                                         _0241_ (net)
                  0.01    0.00    0.76 v _0872_/B1 (OAI221_X1)
     1    2.38    0.04    0.05    0.81 ^ _0872_/ZN (OAI221_X1)
                                         _0010_ (net)
                  0.04    0.00    0.81 ^ pwm_n_reg[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.81   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.94    0.00    0.00    0.20 ^ deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X2)
     4   14.79    0.02    0.03    0.23 ^ input1/Z (BUF_X2)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _0930_/A (HA_X1)
     2    5.65    0.02    0.04    0.28 ^ _0930_/CO (HA_X1)
                                         _0363_ (net)
                  0.02    0.00    0.28 ^ _0615_/A (INV_X1)
     2    6.30    0.01    0.02    0.29 v _0615_/ZN (INV_X1)
                                         _0325_ (net)
                  0.01    0.00    0.29 v _0919_/CI (FA_X1)
     2    6.95    0.02    0.08    0.37 v _0919_/CO (FA_X1)
                                         _0326_ (net)
                  0.02    0.00    0.37 v _0663_/A2 (NOR2_X1)
     2    5.78    0.03    0.05    0.43 ^ _0663_/ZN (NOR2_X1)
                                         _0077_ (net)
                  0.03    0.00    0.43 ^ _0664_/B1 (OAI21_X1)
     1    1.62    0.01    0.02    0.44 v _0664_/ZN (OAI21_X1)
                                         _0078_ (net)
                  0.01    0.00    0.44 v _0665_/A2 (NAND2_X1)
     1    5.16    0.02    0.03    0.47 ^ _0665_/ZN (NAND2_X1)
                                         _0079_ (net)
                  0.02    0.00    0.47 ^ _0666_/B (XNOR2_X2)
     3   11.91    0.04    0.05    0.52 ^ _0666_/ZN (XNOR2_X2)
                                         _0404_ (net)
                  0.04    0.00    0.52 ^ _0985_/B (HA_X1)
     1    1.69    0.02    0.05    0.57 ^ _0985_/S (HA_X1)
                                         _0504_ (net)
                  0.02    0.00    0.57 ^ _0828_/B2 (OAI21_X1)
     2    2.61    0.01    0.02    0.60 v _0828_/ZN (OAI21_X1)
                                         _0228_ (net)
                  0.01    0.00    0.60 v _0829_/A2 (OR2_X1)
     1    1.78    0.01    0.05    0.65 v _0829_/ZN (OR2_X1)
                                         _0229_ (net)
                  0.01    0.00    0.65 v _0833_/A (AOI21_X1)
     1    2.05    0.02    0.04    0.69 ^ _0833_/ZN (AOI21_X1)
                                         _0233_ (net)
                  0.02    0.00    0.69 ^ _0836_/A2 (NOR3_X1)
     2    3.83    0.01    0.02    0.71 v _0836_/ZN (NOR3_X1)
                                         _0236_ (net)
                  0.01    0.00    0.71 v _0838_/B2 (OAI21_X1)
     2    3.51    0.03    0.04    0.75 ^ _0838_/ZN (OAI21_X1)
                                         _0238_ (net)
                  0.03    0.00    0.75 ^ _0841_/B2 (AOI21_X1)
     1    1.56    0.01    0.02    0.76 v _0841_/ZN (AOI21_X1)
                                         _0241_ (net)
                  0.01    0.00    0.76 v _0872_/B1 (OAI221_X1)
     1    2.38    0.04    0.05    0.81 ^ _0872_/ZN (OAI221_X1)
                                         _0010_ (net)
                  0.04    0.00    0.81 ^ pwm_n_reg[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.81   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09691976010799408

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4882

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
3.8139166831970215

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3322

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.14    0.14 ^ counter[1]$_SDFFE_PN0P_/Q (DFF_X2)
   0.06    0.20 ^ _0957_/CO (HA_X1)
   0.03    0.23 v _0583_/ZN (OAI21_X2)
   0.04    0.27 v _0592_/ZN (XNOR2_X2)
   0.03    0.30 ^ _0593_/ZN (INV_X2)
   0.06    0.36 ^ _0967_/S (HA_X1)
   0.04    0.40 v _0775_/ZN (NAND3_X1)
   0.04    0.44 ^ _0780_/ZN (OAI21_X1)
   0.04    0.48 v _0785_/ZN (OAI222_X2)
   0.08    0.56 ^ _0806_/ZN (AOI221_X1)
   0.02    0.58 v _0809_/ZN (AOI21_X1)
   0.03    0.61 ^ _0826_/ZN (OAI22_X1)
   0.00    0.61 ^ pwm_n_reg[1]$_SDFF_PN0_/D (DFF_X1)
           0.61   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.35   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.10 v counter[5]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.11 ^ _0695_/ZN (NAND2_X1)
   0.01    0.12 v _0699_/ZN (AOI21_X1)
   0.00    0.12 v counter[5]$_SDFFE_PN0P_/D (DFF_X2)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.8147

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1457

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
17.883884

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.73e-05   9.13e-06   1.35e-06   1.08e-04  17.1%
Combinational          2.69e-04   2.38e-04   1.70e-05   5.24e-04  82.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.67e-04   2.47e-04   1.83e-05   6.32e-04 100.0%
                          58.1%      39.0%       2.9%
