// Seed: 3908549055
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5
);
  assign id_3 = 1'b0;
  assign id_3 = 1;
  assign id_3 = id_1 | -1;
  assign id_3 = id_1;
  assign id_3 = -1;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd40,
    parameter id_7 = 32'd26
) (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    output wand id_3,
    output wor id_4,
    input wor _id_5,
    input uwire id_6,
    inout uwire _id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_8,
      id_3,
      id_1,
      id_11
  );
  assign modCall_1.id_4 = 0;
  wire [-1  ^  id_5  <->  id_7 : 1] id_15;
  wire id_16;
endmodule
