Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jul 24 15:46:49 2018
| Host         : Gaahung running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiCPU_control_sets_placed.rpt
| Design       : multiCPU
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------+----------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal             |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------+----------------------+------------------+----------------+
|  P2/L1/CLK          |                                       |                      |                1 |              2 |
|  P1/U1/curPC_reg[1] | P1/U0/FSM_sequential_state[2]_i_1_n_0 | P1/U2/curPC_reg[1]_0 |                1 |              3 |
|  P1/U1/curPC_reg[1] | P1/U0/E[0]                            | P1/U2/curPC_reg[1]_0 |                2 |              7 |
|  P2/L1/x_reg[1]     |                                       |                      |                3 |             14 |
|  clk_IBUF_BUFG      |                                       | keyin_IBUF           |                6 |             22 |
|  clk_IBUF_BUFG      |                                       | P1/U1/clear          |                6 |             22 |
|  clk_IBUF_BUFG      |                                       |                      |                8 |             27 |
+---------------------+---------------------------------------+----------------------+------------------+----------------+


