
SLEEP_EXT_WAKEUP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002780  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080029cc  080029cc  000039cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029dc  080029dc  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080029dc  080029dc  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029dc  080029dc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029dc  080029dc  000039dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080029e0  080029e0  000039e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080029e4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  080029f0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  080029f0  0000407c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d208  00000000  00000000  00004042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000174d  00000000  00000000  0001124a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  00012998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000908  00000000  00000000  00013550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000301bb  00000000  00000000  00013e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc27  00000000  00000000  00044013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00139a52  00000000  00000000  00050c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018a68c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031e0  00000000  00000000  0018a6d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0018d8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	2000000c 	.word	0x2000000c
 8000268:	00000000 	.word	0x00000000
 800026c:	080029b4 	.word	0x080029b4

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000010 	.word	0x20000010
 8000288:	080029b4 	.word	0x080029b4

0800028c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000290:	f000 fa60 	bl	8000754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000294:	f000 f806 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000298:	f000 f8bc 	bl	8000414 <MX_GPIO_Init>
  MX_TIM3_Init();
 800029c:	f000 f862 	bl	8000364 <MX_TIM3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)

  {
	  if(count == 600)//60*10 10 minutes of inactivity counter
 80002a0:	e7fe      	b.n	80002a0 <main+0x14>
	...

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b09c      	sub	sp, #112	@ 0x70
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0320 	add.w	r3, r7, #32
 80002ae:	2250      	movs	r2, #80	@ 0x50
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 fb52 	bl	800295c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	f107 0308 	add.w	r3, r7, #8
 80002bc:	2200      	movs	r2, #0
 80002be:	601a      	str	r2, [r3, #0]
 80002c0:	605a      	str	r2, [r3, #4]
 80002c2:	609a      	str	r2, [r3, #8]
 80002c4:	60da      	str	r2, [r3, #12]
 80002c6:	611a      	str	r2, [r3, #16]
 80002c8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80002ca:	4b24      	ldr	r3, [pc, #144]	@ (800035c <SystemClock_Config+0xb8>)
 80002cc:	691b      	ldr	r3, [r3, #16]
 80002ce:	4a23      	ldr	r2, [pc, #140]	@ (800035c <SystemClock_Config+0xb8>)
 80002d0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80002d4:	6113      	str	r3, [r2, #16]
 80002d6:	4b21      	ldr	r3, [pc, #132]	@ (800035c <SystemClock_Config+0xb8>)
 80002d8:	691b      	ldr	r3, [r3, #16]
 80002da:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80002e2:	bf00      	nop
 80002e4:	4b1d      	ldr	r3, [pc, #116]	@ (800035c <SystemClock_Config+0xb8>)
 80002e6:	695b      	ldr	r3, [r3, #20]
 80002e8:	f003 0308 	and.w	r3, r3, #8
 80002ec:	2b08      	cmp	r3, #8
 80002ee:	d1f9      	bne.n	80002e4 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002f0:	2302      	movs	r3, #2
 80002f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f4:	2301      	movs	r3, #1
 80002f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80002f8:	2308      	movs	r3, #8
 80002fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002fc:	2340      	movs	r3, #64	@ 0x40
 80002fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000300:	2300      	movs	r3, #0
 8000302:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000304:	f107 0320 	add.w	r3, r7, #32
 8000308:	4618      	mov	r0, r3
 800030a:	f000 fe1d 	bl	8000f48 <HAL_RCC_OscConfig>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000314:	f000 f900 	bl	8000518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000318:	231f      	movs	r3, #31
 800031a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800031c:	2300      	movs	r3, #0
 800031e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000324:	2300      	movs	r3, #0
 8000326:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000328:	2300      	movs	r3, #0
 800032a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000330:	f107 0308 	add.w	r3, r7, #8
 8000334:	2101      	movs	r1, #1
 8000336:	4618      	mov	r0, r3
 8000338:	f001 fa3e 	bl	80017b8 <HAL_RCC_ClockConfig>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000342:	f000 f8e9 	bl	8000518 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000346:	4b06      	ldr	r3, [pc, #24]	@ (8000360 <SystemClock_Config+0xbc>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a05      	ldr	r2, [pc, #20]	@ (8000360 <SystemClock_Config+0xbc>)
 800034c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000350:	6013      	str	r3, [r2, #0]
}
 8000352:	bf00      	nop
 8000354:	3770      	adds	r7, #112	@ 0x70
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	44020800 	.word	0x44020800
 8000360:	40022000 	.word	0x40022000

08000364 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b088      	sub	sp, #32
 8000368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800036a:	f107 0310 	add.w	r3, r7, #16
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
 800037e:	605a      	str	r2, [r3, #4]
 8000380:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000382:	4b21      	ldr	r3, [pc, #132]	@ (8000408 <MX_TIM3_Init+0xa4>)
 8000384:	4a21      	ldr	r2, [pc, #132]	@ (800040c <MX_TIM3_Init+0xa8>)
 8000386:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 8000388:	4b1f      	ldr	r3, [pc, #124]	@ (8000408 <MX_TIM3_Init+0xa4>)
 800038a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800038e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000390:	4b1d      	ldr	r3, [pc, #116]	@ (8000408 <MX_TIM3_Init+0xa4>)
 8000392:	2200      	movs	r2, #0
 8000394:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 24999;//adjusted to give interupt every 1 sec
 8000396:	4b1c      	ldr	r3, [pc, #112]	@ (8000408 <MX_TIM3_Init+0xa4>)
 8000398:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 800039c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800039e:	4b1a      	ldr	r3, [pc, #104]	@ (8000408 <MX_TIM3_Init+0xa4>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003a4:	4b18      	ldr	r3, [pc, #96]	@ (8000408 <MX_TIM3_Init+0xa4>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003aa:	4817      	ldr	r0, [pc, #92]	@ (8000408 <MX_TIM3_Init+0xa4>)
 80003ac:	f001 fd04 	bl	8001db8 <HAL_TIM_Base_Init>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d007      	beq.n	80003c6 <MX_TIM3_Init+0x62>
  {
  count++;
 80003b6:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <MX_TIM3_Init+0xac>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	3301      	adds	r3, #1
 80003bc:	b2da      	uxtb	r2, r3
 80003be:	4b14      	ldr	r3, [pc, #80]	@ (8000410 <MX_TIM3_Init+0xac>)
 80003c0:	701a      	strb	r2, [r3, #0]
    Error_Handler();
 80003c2:	f000 f8a9 	bl	8000518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	4619      	mov	r1, r3
 80003d2:	480d      	ldr	r0, [pc, #52]	@ (8000408 <MX_TIM3_Init+0xa4>)
 80003d4:	f001 fe96 	bl	8002104 <HAL_TIM_ConfigClockSource>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80003de:	f000 f89b 	bl	8000518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003e2:	2300      	movs	r3, #0
 80003e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003e6:	2300      	movs	r3, #0
 80003e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	4619      	mov	r1, r3
 80003ee:	4806      	ldr	r0, [pc, #24]	@ (8000408 <MX_TIM3_Init+0xa4>)
 80003f0:	f002 f99e 	bl	8002730 <HAL_TIMEx_MasterConfigSynchronization>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80003fa:	f000 f88d 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80003fe:	bf00      	nop
 8000400:	3720      	adds	r7, #32
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}
 8000406:	bf00      	nop
 8000408:	20000028 	.word	0x20000028
 800040c:	40000400 	.word	0x40000400
 8000410:	20000074 	.word	0x20000074

08000414 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b088      	sub	sp, #32
 8000418:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800041a:	f107 030c 	add.w	r3, r7, #12
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]
 8000428:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800042a:	4b2c      	ldr	r3, [pc, #176]	@ (80004dc <MX_GPIO_Init+0xc8>)
 800042c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000430:	4a2a      	ldr	r2, [pc, #168]	@ (80004dc <MX_GPIO_Init+0xc8>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800043a:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <MX_GPIO_Init+0xc8>)
 800043c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000440:	f003 0304 	and.w	r3, r3, #4
 8000444:	60bb      	str	r3, [r7, #8]
 8000446:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000448:	4b24      	ldr	r3, [pc, #144]	@ (80004dc <MX_GPIO_Init+0xc8>)
 800044a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800044e:	4a23      	ldr	r2, [pc, #140]	@ (80004dc <MX_GPIO_Init+0xc8>)
 8000450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000454:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000458:	4b20      	ldr	r3, [pc, #128]	@ (80004dc <MX_GPIO_Init+0xc8>)
 800045a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800045e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000466:	4b1d      	ldr	r3, [pc, #116]	@ (80004dc <MX_GPIO_Init+0xc8>)
 8000468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800046c:	4a1b      	ldr	r2, [pc, #108]	@ (80004dc <MX_GPIO_Init+0xc8>)
 800046e:	f043 0302 	orr.w	r3, r3, #2
 8000472:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000476:	4b19      	ldr	r3, [pc, #100]	@ (80004dc <MX_GPIO_Init+0xc8>)
 8000478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800047c:	f003 0302 	and.w	r3, r3, #2
 8000480:	603b      	str	r3, [r7, #0]
 8000482:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2101      	movs	r1, #1
 8000488:	4815      	ldr	r0, [pc, #84]	@ (80004e0 <MX_GPIO_Init+0xcc>)
 800048a:	f000 fd13 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800048e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000492:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000494:	4b13      	ldr	r3, [pc, #76]	@ (80004e4 <MX_GPIO_Init+0xd0>)
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800049c:	f107 030c 	add.w	r3, r7, #12
 80004a0:	4619      	mov	r1, r3
 80004a2:	4811      	ldr	r0, [pc, #68]	@ (80004e8 <MX_GPIO_Init+0xd4>)
 80004a4:	f000 fbb4 	bl	8000c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004a8:	2301      	movs	r3, #1
 80004aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ac:	2301      	movs	r3, #1
 80004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b4:	2300      	movs	r3, #0
 80004b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b8:	f107 030c 	add.w	r3, r7, #12
 80004bc:	4619      	mov	r1, r3
 80004be:	4808      	ldr	r0, [pc, #32]	@ (80004e0 <MX_GPIO_Init+0xcc>)
 80004c0:	f000 fba6 	bl	8000c10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2100      	movs	r1, #0
 80004c8:	2018      	movs	r0, #24
 80004ca:	f000 fac9 	bl	8000a60 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 80004ce:	2018      	movs	r0, #24
 80004d0:	f000 fae0 	bl	8000a94 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004d4:	bf00      	nop
 80004d6:	3720      	adds	r7, #32
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	44020c00 	.word	0x44020c00
 80004e0:	42020400 	.word	0x42020400
 80004e4:	10110000 	.word	0x10110000
 80004e8:	42020800 	.word	0x42020800

080004ec <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	4603      	mov	r3, r0
 80004f4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 80004f6:	88fb      	ldrh	r3, [r7, #6]
 80004f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004fc:	d106      	bne.n	800050c <HAL_GPIO_EXTI_Rising_Callback+0x20>
	{
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,1);//led ON to indicate external interrupt
 80004fe:	2201      	movs	r2, #1
 8000500:	2101      	movs	r1, #1
 8000502:	4804      	ldr	r0, [pc, #16]	@ (8000514 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 8000504:	f000 fcd6 	bl	8000eb4 <HAL_GPIO_WritePin>

		 HAL_ResumeTick();//waking up from the sleep mode resume to the routine
 8000508:	f000 f9e2 	bl	80008d0 <HAL_ResumeTick>
	}

}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	42020400 	.word	0x42020400

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800051c:	b672      	cpsid	i
}
 800051e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <Error_Handler+0x8>

08000524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
	...

08000534 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a0e      	ldr	r2, [pc, #56]	@ (800057c <HAL_TIM_Base_MspInit+0x48>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d116      	bne.n	8000574 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000546:	4b0e      	ldr	r3, [pc, #56]	@ (8000580 <HAL_TIM_Base_MspInit+0x4c>)
 8000548:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800054c:	4a0c      	ldr	r2, [pc, #48]	@ (8000580 <HAL_TIM_Base_MspInit+0x4c>)
 800054e:	f043 0302 	orr.w	r3, r3, #2
 8000552:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000556:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <HAL_TIM_Base_MspInit+0x4c>)
 8000558:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800055c:	f003 0302 	and.w	r3, r3, #2
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000564:	2200      	movs	r2, #0
 8000566:	2100      	movs	r1, #0
 8000568:	202e      	movs	r0, #46	@ 0x2e
 800056a:	f000 fa79 	bl	8000a60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800056e:	202e      	movs	r0, #46	@ 0x2e
 8000570:	f000 fa90 	bl	8000a94 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000574:	bf00      	nop
 8000576:	3710      	adds	r7, #16
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40000400 	.word	0x40000400
 8000580:	44020c00 	.word	0x44020c00

08000584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000588:	bf00      	nop
 800058a:	e7fd      	b.n	8000588 <NMI_Handler+0x4>

0800058c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <HardFault_Handler+0x4>

08000594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <MemManage_Handler+0x4>

0800059c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <UsageFault_Handler+0x4>

080005ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr

080005ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005be:	bf00      	nop
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr

080005d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005da:	f000 f959 	bl	8000890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005e6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80005ea:	f000 fc7b 	bl	8000ee4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
	...

080005f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80005f8:	4802      	ldr	r0, [pc, #8]	@ (8000604 <TIM3_IRQHandler+0x10>)
 80005fa:	f001 fc34 	bl	8001e66 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000028 	.word	0x20000028

08000608 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800060e:	4b35      	ldr	r3, [pc, #212]	@ (80006e4 <SystemInit+0xdc>)
 8000610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000614:	4a33      	ldr	r2, [pc, #204]	@ (80006e4 <SystemInit+0xdc>)
 8000616:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800061a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800061e:	4b32      	ldr	r3, [pc, #200]	@ (80006e8 <SystemInit+0xe0>)
 8000620:	2201      	movs	r2, #1
 8000622:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000624:	4b30      	ldr	r3, [pc, #192]	@ (80006e8 <SystemInit+0xe0>)
 8000626:	2200      	movs	r2, #0
 8000628:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800062a:	4b2f      	ldr	r3, [pc, #188]	@ (80006e8 <SystemInit+0xe0>)
 800062c:	2200      	movs	r2, #0
 800062e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000630:	4b2d      	ldr	r3, [pc, #180]	@ (80006e8 <SystemInit+0xe0>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	492c      	ldr	r1, [pc, #176]	@ (80006e8 <SystemInit+0xe0>)
 8000636:	4b2d      	ldr	r3, [pc, #180]	@ (80006ec <SystemInit+0xe4>)
 8000638:	4013      	ands	r3, r2
 800063a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800063c:	4b2a      	ldr	r3, [pc, #168]	@ (80006e8 <SystemInit+0xe0>)
 800063e:	2200      	movs	r2, #0
 8000640:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000642:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <SystemInit+0xe0>)
 8000644:	2200      	movs	r2, #0
 8000646:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000648:	4b27      	ldr	r3, [pc, #156]	@ (80006e8 <SystemInit+0xe0>)
 800064a:	2200      	movs	r2, #0
 800064c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800064e:	4b26      	ldr	r3, [pc, #152]	@ (80006e8 <SystemInit+0xe0>)
 8000650:	4a27      	ldr	r2, [pc, #156]	@ (80006f0 <SystemInit+0xe8>)
 8000652:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000654:	4b24      	ldr	r3, [pc, #144]	@ (80006e8 <SystemInit+0xe0>)
 8000656:	2200      	movs	r2, #0
 8000658:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800065a:	4b23      	ldr	r3, [pc, #140]	@ (80006e8 <SystemInit+0xe0>)
 800065c:	4a24      	ldr	r2, [pc, #144]	@ (80006f0 <SystemInit+0xe8>)
 800065e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000660:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <SystemInit+0xe0>)
 8000662:	2200      	movs	r2, #0
 8000664:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000666:	4b20      	ldr	r3, [pc, #128]	@ (80006e8 <SystemInit+0xe0>)
 8000668:	4a21      	ldr	r2, [pc, #132]	@ (80006f0 <SystemInit+0xe8>)
 800066a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800066c:	4b1e      	ldr	r3, [pc, #120]	@ (80006e8 <SystemInit+0xe0>)
 800066e:	2200      	movs	r2, #0
 8000670:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <SystemInit+0xe0>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a1c      	ldr	r2, [pc, #112]	@ (80006e8 <SystemInit+0xe0>)
 8000678:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800067c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800067e:	4b1a      	ldr	r3, [pc, #104]	@ (80006e8 <SystemInit+0xe0>)
 8000680:	2200      	movs	r2, #0
 8000682:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000684:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <SystemInit+0xdc>)
 8000686:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800068a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <SystemInit+0xec>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000694:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800069c:	d003      	beq.n	80006a6 <SystemInit+0x9e>
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80006a4:	d117      	bne.n	80006d6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <SystemInit+0xec>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d005      	beq.n	80006be <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80006b2:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <SystemInit+0xec>)
 80006b4:	4a10      	ldr	r2, [pc, #64]	@ (80006f8 <SystemInit+0xf0>)
 80006b6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80006b8:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <SystemInit+0xec>)
 80006ba:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <SystemInit+0xf4>)
 80006bc:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80006be:	4b0d      	ldr	r3, [pc, #52]	@ (80006f4 <SystemInit+0xec>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	4a0c      	ldr	r2, [pc, #48]	@ (80006f4 <SystemInit+0xec>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80006ca:	4b0a      	ldr	r3, [pc, #40]	@ (80006f4 <SystemInit+0xec>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	4a09      	ldr	r2, [pc, #36]	@ (80006f4 <SystemInit+0xec>)
 80006d0:	f043 0301 	orr.w	r3, r3, #1
 80006d4:	61d3      	str	r3, [r2, #28]
  }
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	e000ed00 	.word	0xe000ed00
 80006e8:	44020c00 	.word	0x44020c00
 80006ec:	eae2eae3 	.word	0xeae2eae3
 80006f0:	01010280 	.word	0x01010280
 80006f4:	40022000 	.word	0x40022000
 80006f8:	08192a3b 	.word	0x08192a3b
 80006fc:	4c5d6e7f 	.word	0x4c5d6e7f

08000700 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000700:	480d      	ldr	r0, [pc, #52]	@ (8000738 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000702:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000704:	f7ff ff80 	bl	8000608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000708:	480c      	ldr	r0, [pc, #48]	@ (800073c <LoopForever+0x6>)
  ldr r1, =_edata
 800070a:	490d      	ldr	r1, [pc, #52]	@ (8000740 <LoopForever+0xa>)
  ldr r2, =_sidata
 800070c:	4a0d      	ldr	r2, [pc, #52]	@ (8000744 <LoopForever+0xe>)
  movs r3, #0
 800070e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000710:	e002      	b.n	8000718 <LoopCopyDataInit>

08000712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000716:	3304      	adds	r3, #4

08000718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800071a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800071c:	d3f9      	bcc.n	8000712 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071e:	4a0a      	ldr	r2, [pc, #40]	@ (8000748 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000720:	4c0a      	ldr	r4, [pc, #40]	@ (800074c <LoopForever+0x16>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000724:	e001      	b.n	800072a <LoopFillZerobss>

08000726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000728:	3204      	adds	r2, #4

0800072a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800072a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800072c:	d3fb      	bcc.n	8000726 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800072e:	f002 f91d 	bl	800296c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000732:	f7ff fdab 	bl	800028c <main>

08000736 <LoopForever>:

LoopForever:
    b LoopForever
 8000736:	e7fe      	b.n	8000736 <LoopForever>
  ldr   r0, =_estack
 8000738:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800073c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000740:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000744:	080029e4 	.word	0x080029e4
  ldr r2, =_sbss
 8000748:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800074c:	2000007c 	.word	0x2000007c

08000750 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000750:	e7fe      	b.n	8000750 <ADC1_IRQHandler>
	...

08000754 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000758:	2003      	movs	r0, #3
 800075a:	f000 f976 	bl	8000a4a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800075e:	f001 f9e3 	bl	8001b28 <HAL_RCC_GetSysClockFreq>
 8000762:	4602      	mov	r2, r0
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <HAL_Init+0x44>)
 8000766:	6a1b      	ldr	r3, [r3, #32]
 8000768:	f003 030f 	and.w	r3, r3, #15
 800076c:	490b      	ldr	r1, [pc, #44]	@ (800079c <HAL_Init+0x48>)
 800076e:	5ccb      	ldrb	r3, [r1, r3]
 8000770:	fa22 f303 	lsr.w	r3, r2, r3
 8000774:	4a0a      	ldr	r2, [pc, #40]	@ (80007a0 <HAL_Init+0x4c>)
 8000776:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000778:	2004      	movs	r0, #4
 800077a:	f000 f9bb 	bl	8000af4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800077e:	200f      	movs	r0, #15
 8000780:	f000 f810 	bl	80007a4 <HAL_InitTick>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
 800078c:	e002      	b.n	8000794 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800078e:	f7ff fec9 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
}
 8000794:	4618      	mov	r0, r3
 8000796:	bd80      	pop	{r7, pc}
 8000798:	44020c00 	.word	0x44020c00
 800079c:	080029cc 	.word	0x080029cc
 80007a0:	20000000 	.word	0x20000000

080007a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80007b0:	4b33      	ldr	r3, [pc, #204]	@ (8000880 <HAL_InitTick+0xdc>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d101      	bne.n	80007bc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80007b8:	2301      	movs	r3, #1
 80007ba:	e05c      	b.n	8000876 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80007bc:	4b31      	ldr	r3, [pc, #196]	@ (8000884 <HAL_InitTick+0xe0>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f003 0304 	and.w	r3, r3, #4
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d10c      	bne.n	80007e2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80007c8:	4b2f      	ldr	r3, [pc, #188]	@ (8000888 <HAL_InitTick+0xe4>)
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000880 <HAL_InitTick+0xdc>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	4619      	mov	r1, r3
 80007d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007da:	fbb2 f3f3 	udiv	r3, r2, r3
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	e037      	b.n	8000852 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80007e2:	f000 f9df 	bl	8000ba4 <HAL_SYSTICK_GetCLKSourceConfig>
 80007e6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	2b02      	cmp	r3, #2
 80007ec:	d023      	beq.n	8000836 <HAL_InitTick+0x92>
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d82d      	bhi.n	8000850 <HAL_InitTick+0xac>
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d003      	beq.n	8000802 <HAL_InitTick+0x5e>
 80007fa:	68bb      	ldr	r3, [r7, #8]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d00d      	beq.n	800081c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000800:	e026      	b.n	8000850 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000802:	4b21      	ldr	r3, [pc, #132]	@ (8000888 <HAL_InitTick+0xe4>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4b1e      	ldr	r3, [pc, #120]	@ (8000880 <HAL_InitTick+0xdc>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	4619      	mov	r1, r3
 800080c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000810:	fbb3 f3f1 	udiv	r3, r3, r1
 8000814:	fbb2 f3f3 	udiv	r3, r2, r3
 8000818:	60fb      	str	r3, [r7, #12]
        break;
 800081a:	e01a      	b.n	8000852 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800081c:	4b18      	ldr	r3, [pc, #96]	@ (8000880 <HAL_InitTick+0xdc>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	461a      	mov	r2, r3
 8000822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000826:	fbb3 f3f2 	udiv	r3, r3, r2
 800082a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800082e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000832:	60fb      	str	r3, [r7, #12]
        break;
 8000834:	e00d      	b.n	8000852 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000836:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <HAL_InitTick+0xdc>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	461a      	mov	r2, r3
 800083c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000840:	fbb3 f3f2 	udiv	r3, r3, r2
 8000844:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000848:	fbb2 f3f3 	udiv	r3, r2, r3
 800084c:	60fb      	str	r3, [r7, #12]
        break;
 800084e:	e000      	b.n	8000852 <HAL_InitTick+0xae>
        break;
 8000850:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000852:	68f8      	ldr	r0, [r7, #12]
 8000854:	f000 f92c 	bl	8000ab0 <HAL_SYSTICK_Config>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800085e:	2301      	movs	r3, #1
 8000860:	e009      	b.n	8000876 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000862:	2200      	movs	r2, #0
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	f04f 30ff 	mov.w	r0, #4294967295
 800086a:	f000 f8f9 	bl	8000a60 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800086e:	4a07      	ldr	r2, [pc, #28]	@ (800088c <HAL_InitTick+0xe8>)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000008 	.word	0x20000008
 8000884:	e000e010 	.word	0xe000e010
 8000888:	20000000 	.word	0x20000000
 800088c:	20000004 	.word	0x20000004

08000890 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000894:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <HAL_IncTick+0x20>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <HAL_IncTick+0x24>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4413      	add	r3, r2
 80008a0:	4a04      	ldr	r2, [pc, #16]	@ (80008b4 <HAL_IncTick+0x24>)
 80008a2:	6013      	str	r3, [r2, #0]
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20000008 	.word	0x20000008
 80008b4:	20000078 	.word	0x20000078

080008b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return uwTick;
 80008bc:	4b03      	ldr	r3, [pc, #12]	@ (80008cc <HAL_GetTick+0x14>)
 80008be:	681b      	ldr	r3, [r3, #0]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	20000078 	.word	0x20000078

080008d0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80008d4:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <HAL_ResumeTick+0x1c>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a04      	ldr	r2, [pc, #16]	@ (80008ec <HAL_ResumeTick+0x1c>)
 80008da:	f043 0302 	orr.w	r3, r3, #2
 80008de:	6013      	str	r3, [r2, #0]
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <__NVIC_SetPriorityGrouping+0x44>)
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000906:	68ba      	ldr	r2, [r7, #8]
 8000908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800090c:	4013      	ands	r3, r2
 800090e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800091c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000922:	4a04      	ldr	r2, [pc, #16]	@ (8000934 <__NVIC_SetPriorityGrouping+0x44>)
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	60d3      	str	r3, [r2, #12]
}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	e000ed00 	.word	0xe000ed00

08000938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800093c:	4b04      	ldr	r3, [pc, #16]	@ (8000950 <__NVIC_GetPriorityGrouping+0x18>)
 800093e:	68db      	ldr	r3, [r3, #12]
 8000940:	0a1b      	lsrs	r3, r3, #8
 8000942:	f003 0307 	and.w	r3, r3, #7
}
 8000946:	4618      	mov	r0, r3
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800095e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000962:	2b00      	cmp	r3, #0
 8000964:	db0b      	blt.n	800097e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000966:	88fb      	ldrh	r3, [r7, #6]
 8000968:	f003 021f 	and.w	r2, r3, #31
 800096c:	4907      	ldr	r1, [pc, #28]	@ (800098c <__NVIC_EnableIRQ+0x38>)
 800096e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000972:	095b      	lsrs	r3, r3, #5
 8000974:	2001      	movs	r0, #1
 8000976:	fa00 f202 	lsl.w	r2, r0, r2
 800097a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	e000e100 	.word	0xe000e100

08000990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	6039      	str	r1, [r7, #0]
 800099a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800099c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	db0a      	blt.n	80009ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	490c      	ldr	r1, [pc, #48]	@ (80009dc <__NVIC_SetPriority+0x4c>)
 80009aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009ae:	0112      	lsls	r2, r2, #4
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	440b      	add	r3, r1
 80009b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009b8:	e00a      	b.n	80009d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	4908      	ldr	r1, [pc, #32]	@ (80009e0 <__NVIC_SetPriority+0x50>)
 80009c0:	88fb      	ldrh	r3, [r7, #6]
 80009c2:	f003 030f 	and.w	r3, r3, #15
 80009c6:	3b04      	subs	r3, #4
 80009c8:	0112      	lsls	r2, r2, #4
 80009ca:	b2d2      	uxtb	r2, r2
 80009cc:	440b      	add	r3, r1
 80009ce:	761a      	strb	r2, [r3, #24]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	e000e100 	.word	0xe000e100
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b089      	sub	sp, #36	@ 0x24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f003 0307 	and.w	r3, r3, #7
 80009f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	f1c3 0307 	rsb	r3, r3, #7
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	bf28      	it	cs
 8000a02:	2304      	movcs	r3, #4
 8000a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a06:	69fb      	ldr	r3, [r7, #28]
 8000a08:	3304      	adds	r3, #4
 8000a0a:	2b06      	cmp	r3, #6
 8000a0c:	d902      	bls.n	8000a14 <NVIC_EncodePriority+0x30>
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3b03      	subs	r3, #3
 8000a12:	e000      	b.n	8000a16 <NVIC_EncodePriority+0x32>
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43da      	mvns	r2, r3
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	401a      	ands	r2, r3
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	fa01 f303 	lsl.w	r3, r1, r3
 8000a36:	43d9      	mvns	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a3c:	4313      	orrs	r3, r2
         );
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3724      	adds	r7, #36	@ 0x24
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr

08000a4a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff ff4c 	bl	80008f0 <__NVIC_SetPriorityGrouping>
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
 8000a6c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a6e:	f7ff ff63 	bl	8000938 <__NVIC_GetPriorityGrouping>
 8000a72:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a74:	687a      	ldr	r2, [r7, #4]
 8000a76:	68b9      	ldr	r1, [r7, #8]
 8000a78:	6978      	ldr	r0, [r7, #20]
 8000a7a:	f7ff ffb3 	bl	80009e4 <NVIC_EncodePriority>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a84:	4611      	mov	r1, r2
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff ff82 	bl	8000990 <__NVIC_SetPriority>
}
 8000a8c:	bf00      	nop
 8000a8e:	3718      	adds	r7, #24
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff ff56 	bl	8000954 <__NVIC_EnableIRQ>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ac0:	d301      	bcc.n	8000ac6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e00d      	b.n	8000ae2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8000af0 <HAL_SYSTICK_Config+0x40>)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000ace:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <HAL_SYSTICK_Config+0x40>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000ad4:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <HAL_SYSTICK_Config+0x40>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a05      	ldr	r2, [pc, #20]	@ (8000af0 <HAL_SYSTICK_Config+0x40>)
 8000ada:	f043 0303 	orr.w	r3, r3, #3
 8000ade:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000e010 	.word	0xe000e010

08000af4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	d844      	bhi.n	8000b8c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000b02:	a201      	add	r2, pc, #4	@ (adr r2, 8000b08 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b08:	08000b2b 	.word	0x08000b2b
 8000b0c:	08000b49 	.word	0x08000b49
 8000b10:	08000b6b 	.word	0x08000b6b
 8000b14:	08000b8d 	.word	0x08000b8d
 8000b18:	08000b1d 	.word	0x08000b1d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a1e      	ldr	r2, [pc, #120]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b22:	f043 0304 	orr.w	r3, r3, #4
 8000b26:	6013      	str	r3, [r2, #0]
      break;
 8000b28:	e031      	b.n	8000b8e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b30:	f023 0304 	bic.w	r3, r3, #4
 8000b34:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000b36:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b38:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000b3c:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b3e:	f023 030c 	bic.w	r3, r3, #12
 8000b42:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000b46:	e022      	b.n	8000b8e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000b48:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a13      	ldr	r2, [pc, #76]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b4e:	f023 0304 	bic.w	r3, r3, #4
 8000b52:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000b54:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000b5a:	f023 030c 	bic.w	r3, r3, #12
 8000b5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b60:	f043 0304 	orr.w	r3, r3, #4
 8000b64:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000b68:	e011      	b.n	8000b8e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b9c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b70:	f023 0304 	bic.w	r3, r3, #4
 8000b74:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000b76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000b7c:	f023 030c 	bic.w	r3, r3, #12
 8000b80:	4a07      	ldr	r2, [pc, #28]	@ (8000ba0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000b82:	f043 0308 	orr.w	r3, r3, #8
 8000b86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000b8a:	e000      	b.n	8000b8e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000b8c:	bf00      	nop
  }
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000e010 	.word	0xe000e010
 8000ba0:	44020c00 	.word	0x44020c00

08000ba4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000baa:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 0304 	and.w	r3, r3, #4
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d002      	beq.n	8000bbc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000bb6:	2304      	movs	r3, #4
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	e01e      	b.n	8000bfa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000bbc:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000bbe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000bc2:	f003 030c 	and.w	r3, r3, #12
 8000bc6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b08      	cmp	r3, #8
 8000bcc:	d00f      	beq.n	8000bee <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	2b08      	cmp	r3, #8
 8000bd2:	d80f      	bhi.n	8000bf4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d003      	beq.n	8000be2 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d003      	beq.n	8000be8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000be0:	e008      	b.n	8000bf4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
        break;
 8000be6:	e008      	b.n	8000bfa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000be8:	2301      	movs	r3, #1
 8000bea:	607b      	str	r3, [r7, #4]
        break;
 8000bec:	e005      	b.n	8000bfa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	607b      	str	r3, [r7, #4]
        break;
 8000bf2:	e002      	b.n	8000bfa <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	607b      	str	r3, [r7, #4]
        break;
 8000bf8:	bf00      	nop
    }
  }
  return systick_source;
 8000bfa:	687b      	ldr	r3, [r7, #4]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	e000e010 	.word	0xe000e010
 8000c0c:	44020c00 	.word	0x44020c00

08000c10 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b087      	sub	sp, #28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000c1e:	e136      	b.n	8000e8e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	2101      	movs	r1, #1
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8128 	beq.w	8000e88 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d003      	beq.n	8000c48 <HAL_GPIO_Init+0x38>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b12      	cmp	r3, #18
 8000c46:	d125      	bne.n	8000c94 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	08da      	lsrs	r2, r3, #3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3208      	adds	r2, #8
 8000c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c54:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	f003 0307 	and.w	r3, r3, #7
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	220f      	movs	r2, #15
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	f003 020f 	and.w	r2, r3, #15
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	4313      	orrs	r3, r2
 8000c84:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	08da      	lsrs	r2, r3, #3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3208      	adds	r2, #8
 8000c8e:	6979      	ldr	r1, [r7, #20]
 8000c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	2203      	movs	r2, #3
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f003 0203 	and.w	r2, r3, #3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d00b      	beq.n	8000ce8 <HAL_GPIO_Init+0xd8>
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d007      	beq.n	8000ce8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cdc:	2b11      	cmp	r3, #17
 8000cde:	d003      	beq.n	8000ce8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	2b12      	cmp	r3, #18
 8000ce6:	d130      	bne.n	8000d4a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	697a      	ldr	r2, [r7, #20]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	697a      	ldr	r2, [r7, #20]
 8000d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d1e:	2201      	movs	r2, #1
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43db      	mvns	r3, r3
 8000d28:	697a      	ldr	r2, [r7, #20]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	091b      	lsrs	r3, r3, #4
 8000d34:	f003 0201 	and.w	r2, r3, #1
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	697a      	ldr	r2, [r7, #20]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	697a      	ldr	r2, [r7, #20]
 8000d48:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b03      	cmp	r3, #3
 8000d50:	d017      	beq.n	8000d82 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	4013      	ands	r3, r2
 8000d68:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	689a      	ldr	r2, [r3, #8]
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	697a      	ldr	r2, [r7, #20]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d07c      	beq.n	8000e88 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000d8e:	4a47      	ldr	r2, [pc, #284]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	089b      	lsrs	r3, r3, #2
 8000d94:	3318      	adds	r3, #24
 8000d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d9a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	f003 0303 	and.w	r3, r3, #3
 8000da2:	00db      	lsls	r3, r3, #3
 8000da4:	220f      	movs	r2, #15
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	4013      	ands	r3, r2
 8000db0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	0a9a      	lsrs	r2, r3, #10
 8000db6:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb0 <HAL_GPIO_Init+0x2a0>)
 8000db8:	4013      	ands	r3, r2
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	f002 0203 	and.w	r2, r2, #3
 8000dc0:	00d2      	lsls	r2, r2, #3
 8000dc2:	4093      	lsls	r3, r2
 8000dc4:	697a      	ldr	r2, [r7, #20]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000dca:	4938      	ldr	r1, [pc, #224]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	089b      	lsrs	r3, r3, #2
 8000dd0:	3318      	adds	r3, #24
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000dd8:	4b34      	ldr	r3, [pc, #208]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	43db      	mvns	r3, r3
 8000de2:	697a      	ldr	r2, [r7, #20]
 8000de4:	4013      	ands	r3, r2
 8000de6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d003      	beq.n	8000dfc <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000dfc:	4a2b      	ldr	r2, [pc, #172]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000e02:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	697a      	ldr	r2, [r7, #20]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000e26:	4a21      	ldr	r2, [pc, #132]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000e32:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	43db      	mvns	r3, r3
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d003      	beq.n	8000e52 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8000e4a:	697a      	ldr	r2, [r7, #20]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000e52:	4a16      	ldr	r2, [pc, #88]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8000e5a:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000e60:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	697a      	ldr	r2, [r7, #20]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8000e78:	697a      	ldr	r2, [r7, #20]
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000e80:	4a0a      	ldr	r2, [pc, #40]	@ (8000eac <HAL_GPIO_Init+0x29c>)
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	fa22 f303 	lsr.w	r3, r2, r3
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f47f aec1 	bne.w	8000c20 <HAL_GPIO_Init+0x10>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
 8000ea2:	371c      	adds	r7, #28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	44022000 	.word	0x44022000
 8000eb0:	002f7f7f 	.word	0x002f7f7f

08000eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	807b      	strh	r3, [r7, #2]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ec4:	787b      	ldrb	r3, [r7, #1]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000eca:	887a      	ldrh	r2, [r7, #2]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ed0:	e002      	b.n	8000ed8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ed2:	887a      	ldrh	r2, [r7, #2]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8000eee:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000ef0:	68da      	ldr	r2, [r3, #12]
 8000ef2:	88fb      	ldrh	r3, [r7, #6]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d006      	beq.n	8000f08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000efa:	4a0c      	ldr	r2, [pc, #48]	@ (8000f2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000efc:	88fb      	ldrh	r3, [r7, #6]
 8000efe:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000f00:	88fb      	ldrh	r3, [r7, #6]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff faf2 	bl	80004ec <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8000f08:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	88fb      	ldrh	r3, [r7, #6]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000f14:	4a05      	ldr	r2, [pc, #20]	@ (8000f2c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000f1a:	88fb      	ldrh	r3, [r7, #6]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 f807 	bl	8000f30 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	44022000 	.word	0x44022000

08000f30 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d102      	bne.n	8000f5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	f000 bc28 	b.w	80017ac <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f5c:	4b94      	ldr	r3, [pc, #592]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000f5e:	69db      	ldr	r3, [r3, #28]
 8000f60:	f003 0318 	and.w	r3, r3, #24
 8000f64:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8000f66:	4b92      	ldr	r3, [pc, #584]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0310 	and.w	r3, r3, #16
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d05b      	beq.n	8001034 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	2b08      	cmp	r3, #8
 8000f80:	d005      	beq.n	8000f8e <HAL_RCC_OscConfig+0x46>
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	2b18      	cmp	r3, #24
 8000f86:	d114      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d111      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d102      	bne.n	8000f9c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f000 bc08 	b.w	80017ac <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8000f9c:	4b84      	ldr	r3, [pc, #528]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	041b      	lsls	r3, r3, #16
 8000faa:	4981      	ldr	r1, [pc, #516]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000fac:	4313      	orrs	r3, r2
 8000fae:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8000fb0:	e040      	b.n	8001034 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d023      	beq.n	8001002 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000fba:	4b7d      	ldr	r3, [pc, #500]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fc6:	f7ff fc77 	bl	80008b8 <HAL_GetTick>
 8000fca:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8000fce:	f7ff fc73 	bl	80008b8 <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e3e5      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000fe0:	4b73      	ldr	r3, [pc, #460]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8000fec:	4b70      	ldr	r3, [pc, #448]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a1b      	ldr	r3, [r3, #32]
 8000ff8:	041b      	lsls	r3, r3, #16
 8000ffa:	496d      	ldr	r1, [pc, #436]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	618b      	str	r3, [r1, #24]
 8001000:	e018      	b.n	8001034 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001002:	4b6b      	ldr	r3, [pc, #428]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a6a      	ldr	r2, [pc, #424]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800100c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800100e:	f7ff fc53 	bl	80008b8 <HAL_GetTick>
 8001012:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001016:	f7ff fc4f 	bl	80008b8 <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e3c1      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001028:	4b61      	ldr	r3, [pc, #388]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1f0      	bne.n	8001016 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	f000 80a0 	beq.w	8001182 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	2b10      	cmp	r3, #16
 8001046:	d005      	beq.n	8001054 <HAL_RCC_OscConfig+0x10c>
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	2b18      	cmp	r3, #24
 800104c:	d109      	bne.n	8001062 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	2b03      	cmp	r3, #3
 8001052:	d106      	bne.n	8001062 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	f040 8092 	bne.w	8001182 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e3a4      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800106a:	d106      	bne.n	800107a <HAL_RCC_OscConfig+0x132>
 800106c:	4b50      	ldr	r3, [pc, #320]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a4f      	ldr	r2, [pc, #316]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	e058      	b.n	800112c <HAL_RCC_OscConfig+0x1e4>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d112      	bne.n	80010a8 <HAL_RCC_OscConfig+0x160>
 8001082:	4b4b      	ldr	r3, [pc, #300]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a4a      	ldr	r2, [pc, #296]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800108c:	6013      	str	r3, [r2, #0]
 800108e:	4b48      	ldr	r3, [pc, #288]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a47      	ldr	r2, [pc, #284]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001094:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001098:	6013      	str	r3, [r2, #0]
 800109a:	4b45      	ldr	r3, [pc, #276]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a44      	ldr	r2, [pc, #272]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010a4:	6013      	str	r3, [r2, #0]
 80010a6:	e041      	b.n	800112c <HAL_RCC_OscConfig+0x1e4>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010b0:	d112      	bne.n	80010d8 <HAL_RCC_OscConfig+0x190>
 80010b2:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a3e      	ldr	r2, [pc, #248]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010bc:	6013      	str	r3, [r2, #0]
 80010be:	4b3c      	ldr	r3, [pc, #240]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a3b      	ldr	r2, [pc, #236]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	4b39      	ldr	r3, [pc, #228]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a38      	ldr	r2, [pc, #224]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	e029      	b.n	800112c <HAL_RCC_OscConfig+0x1e4>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80010e0:	d112      	bne.n	8001108 <HAL_RCC_OscConfig+0x1c0>
 80010e2:	4b33      	ldr	r3, [pc, #204]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a32      	ldr	r2, [pc, #200]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	4b30      	ldr	r3, [pc, #192]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a2f      	ldr	r2, [pc, #188]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	4b2d      	ldr	r3, [pc, #180]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a2c      	ldr	r2, [pc, #176]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	e011      	b.n	800112c <HAL_RCC_OscConfig+0x1e4>
 8001108:	4b29      	ldr	r3, [pc, #164]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a28      	ldr	r2, [pc, #160]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800110e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	4b26      	ldr	r3, [pc, #152]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a25      	ldr	r2, [pc, #148]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 800111a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	4b23      	ldr	r3, [pc, #140]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a22      	ldr	r2, [pc, #136]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001126:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800112a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d013      	beq.n	800115c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001134:	f7ff fbc0 	bl	80008b8 <HAL_GetTick>
 8001138:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800113c:	f7ff fbbc 	bl	80008b8 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b64      	cmp	r3, #100	@ 0x64
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e32e      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800114e:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0f0      	beq.n	800113c <HAL_RCC_OscConfig+0x1f4>
 800115a:	e012      	b.n	8001182 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800115c:	f7ff fbac 	bl	80008b8 <HAL_GetTick>
 8001160:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001162:	e008      	b.n	8001176 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001164:	f7ff fba8 	bl	80008b8 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b64      	cmp	r3, #100	@ 0x64
 8001170:	d901      	bls.n	8001176 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e31a      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001176:	4b0e      	ldr	r3, [pc, #56]	@ (80011b0 <HAL_RCC_OscConfig+0x268>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f0      	bne.n	8001164 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	2b00      	cmp	r3, #0
 800118c:	f000 809a 	beq.w	80012c4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d005      	beq.n	80011a2 <HAL_RCC_OscConfig+0x25a>
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	2b18      	cmp	r3, #24
 800119a:	d149      	bne.n	8001230 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d146      	bne.n	8001230 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d104      	bne.n	80011b4 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e2fe      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
 80011ae:	bf00      	nop
 80011b0:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d11c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80011ba:	4b9a      	ldr	r3, [pc, #616]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0218 	and.w	r2, r3, #24
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d014      	beq.n	80011f4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80011ca:	4b96      	ldr	r3, [pc, #600]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f023 0218 	bic.w	r2, r3, #24
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	691b      	ldr	r3, [r3, #16]
 80011d6:	4993      	ldr	r1, [pc, #588]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80011dc:	f000 fdd0 	bl	8001d80 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011e0:	4b91      	ldr	r3, [pc, #580]	@ (8001428 <HAL_RCC_OscConfig+0x4e0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fadd 	bl	80007a4 <HAL_InitTick>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e2db      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f4:	f7ff fb60 	bl	80008b8 <HAL_GetTick>
 80011f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80011fc:	f7ff fb5c 	bl	80008b8 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e2ce      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120e:	4b85      	ldr	r3, [pc, #532]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d0f0      	beq.n	80011fc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800121a:	4b82      	ldr	r3, [pc, #520]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800121c:	691b      	ldr	r3, [r3, #16]
 800121e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	041b      	lsls	r3, r3, #16
 8001228:	497e      	ldr	r1, [pc, #504]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800122a:	4313      	orrs	r3, r2
 800122c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800122e:	e049      	b.n	80012c4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d02c      	beq.n	8001292 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001238:	4b7a      	ldr	r3, [pc, #488]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f023 0218 	bic.w	r2, r3, #24
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	691b      	ldr	r3, [r3, #16]
 8001244:	4977      	ldr	r1, [pc, #476]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 800124a:	4b76      	ldr	r3, [pc, #472]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a75      	ldr	r2, [pc, #468]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001256:	f7ff fb2f 	bl	80008b8 <HAL_GetTick>
 800125a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800125e:	f7ff fb2b 	bl	80008b8 <HAL_GetTick>
 8001262:	4602      	mov	r2, r0
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e29d      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001270:	4b6c      	ldr	r3, [pc, #432]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0f0      	beq.n	800125e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 800127c:	4b69      	ldr	r3, [pc, #420]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800127e:	691b      	ldr	r3, [r3, #16]
 8001280:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	041b      	lsls	r3, r3, #16
 800128a:	4966      	ldr	r1, [pc, #408]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800128c:	4313      	orrs	r3, r2
 800128e:	610b      	str	r3, [r1, #16]
 8001290:	e018      	b.n	80012c4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001292:	4b64      	ldr	r3, [pc, #400]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a63      	ldr	r2, [pc, #396]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001298:	f023 0301 	bic.w	r3, r3, #1
 800129c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800129e:	f7ff fb0b 	bl	80008b8 <HAL_GetTick>
 80012a2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80012a6:	f7ff fb07 	bl	80008b8 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e279      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012b8:	4b5a      	ldr	r3, [pc, #360]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d1f0      	bne.n	80012a6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d03c      	beq.n	800134a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d01c      	beq.n	8001312 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012d8:	4b52      	ldr	r3, [pc, #328]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80012da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012de:	4a51      	ldr	r2, [pc, #324]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80012e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80012e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012e8:	f7ff fae6 	bl	80008b8 <HAL_GetTick>
 80012ec:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80012f0:	f7ff fae2 	bl	80008b8 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e254      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001302:	4b48      	ldr	r3, [pc, #288]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001304:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800130c:	2b00      	cmp	r3, #0
 800130e:	d0ef      	beq.n	80012f0 <HAL_RCC_OscConfig+0x3a8>
 8001310:	e01b      	b.n	800134a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001312:	4b44      	ldr	r3, [pc, #272]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001314:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001318:	4a42      	ldr	r2, [pc, #264]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800131a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800131e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001322:	f7ff fac9 	bl	80008b8 <HAL_GetTick>
 8001326:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800132a:	f7ff fac5 	bl	80008b8 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e237      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800133c:	4b39      	ldr	r3, [pc, #228]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800133e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001342:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1ef      	bne.n	800132a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0304 	and.w	r3, r3, #4
 8001352:	2b00      	cmp	r3, #0
 8001354:	f000 80d2 	beq.w	80014fc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001358:	4b34      	ldr	r3, [pc, #208]	@ (800142c <HAL_RCC_OscConfig+0x4e4>)
 800135a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	2b00      	cmp	r3, #0
 8001362:	d118      	bne.n	8001396 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001364:	4b31      	ldr	r3, [pc, #196]	@ (800142c <HAL_RCC_OscConfig+0x4e4>)
 8001366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001368:	4a30      	ldr	r2, [pc, #192]	@ (800142c <HAL_RCC_OscConfig+0x4e4>)
 800136a:	f043 0301 	orr.w	r3, r3, #1
 800136e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001370:	f7ff faa2 	bl	80008b8 <HAL_GetTick>
 8001374:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001378:	f7ff fa9e 	bl	80008b8 <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e210      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800138a:	4b28      	ldr	r3, [pc, #160]	@ (800142c <HAL_RCC_OscConfig+0x4e4>)
 800138c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	d0f0      	beq.n	8001378 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d108      	bne.n	80013b0 <HAL_RCC_OscConfig+0x468>
 800139e:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013ae:	e074      	b.n	800149a <HAL_RCC_OscConfig+0x552>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d118      	bne.n	80013ea <HAL_RCC_OscConfig+0x4a2>
 80013b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013be:	4a19      	ldr	r2, [pc, #100]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013c8:	4b16      	ldr	r3, [pc, #88]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013ce:	4a15      	ldr	r2, [pc, #84]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80013d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013de:	4a11      	ldr	r2, [pc, #68]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013e0:	f023 0304 	bic.w	r3, r3, #4
 80013e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013e8:	e057      	b.n	800149a <HAL_RCC_OscConfig+0x552>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d11e      	bne.n	8001430 <HAL_RCC_OscConfig+0x4e8>
 80013f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001402:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001408:	4a06      	ldr	r2, [pc, #24]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800140a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800140e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001412:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 8001414:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001418:	4a02      	ldr	r2, [pc, #8]	@ (8001424 <HAL_RCC_OscConfig+0x4dc>)
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001422:	e03a      	b.n	800149a <HAL_RCC_OscConfig+0x552>
 8001424:	44020c00 	.word	0x44020c00
 8001428:	20000004 	.word	0x20000004
 800142c:	44020800 	.word	0x44020800
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2b85      	cmp	r3, #133	@ 0x85
 8001436:	d118      	bne.n	800146a <HAL_RCC_OscConfig+0x522>
 8001438:	4ba2      	ldr	r3, [pc, #648]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800143a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800143e:	4aa1      	ldr	r2, [pc, #644]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001448:	4b9e      	ldr	r3, [pc, #632]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800144a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800144e:	4a9d      	ldr	r2, [pc, #628]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001454:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001458:	4b9a      	ldr	r3, [pc, #616]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800145a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800145e:	4a99      	ldr	r2, [pc, #612]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001468:	e017      	b.n	800149a <HAL_RCC_OscConfig+0x552>
 800146a:	4b96      	ldr	r3, [pc, #600]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800146c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001470:	4a94      	ldr	r2, [pc, #592]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001472:	f023 0301 	bic.w	r3, r3, #1
 8001476:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800147a:	4b92      	ldr	r3, [pc, #584]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800147c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001480:	4a90      	ldr	r2, [pc, #576]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001482:	f023 0304 	bic.w	r3, r3, #4
 8001486:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800148a:	4b8e      	ldr	r3, [pc, #568]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800148c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001490:	4a8c      	ldr	r2, [pc, #560]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001492:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001496:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d016      	beq.n	80014d0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a2:	f7ff fa09 	bl	80008b8 <HAL_GetTick>
 80014a6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014a8:	e00a      	b.n	80014c0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014aa:	f7ff fa05 	bl	80008b8 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e175      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014c0:	4b80      	ldr	r3, [pc, #512]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80014c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0ed      	beq.n	80014aa <HAL_RCC_OscConfig+0x562>
 80014ce:	e015      	b.n	80014fc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d0:	f7ff f9f2 	bl	80008b8 <HAL_GetTick>
 80014d4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014d6:	e00a      	b.n	80014ee <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d8:	f7ff f9ee 	bl	80008b8 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e15e      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ee:	4b75      	ldr	r3, [pc, #468]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80014f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1ed      	bne.n	80014d8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0320 	and.w	r3, r3, #32
 8001504:	2b00      	cmp	r3, #0
 8001506:	d036      	beq.n	8001576 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150c:	2b00      	cmp	r3, #0
 800150e:	d019      	beq.n	8001544 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001510:	4b6c      	ldr	r3, [pc, #432]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a6b      	ldr	r2, [pc, #428]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001516:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800151a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800151c:	f7ff f9cc 	bl	80008b8 <HAL_GetTick>
 8001520:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001524:	f7ff f9c8 	bl	80008b8 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e13a      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001536:	4b63      	ldr	r3, [pc, #396]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x5dc>
 8001542:	e018      	b.n	8001576 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001544:	4b5f      	ldr	r3, [pc, #380]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a5e      	ldr	r2, [pc, #376]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800154a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800154e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001550:	f7ff f9b2 	bl	80008b8 <HAL_GetTick>
 8001554:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001558:	f7ff f9ae 	bl	80008b8 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e120      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800156a:	4b56      	ldr	r3, [pc, #344]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f0      	bne.n	8001558 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8115 	beq.w	80017aa <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	2b18      	cmp	r3, #24
 8001584:	f000 80af 	beq.w	80016e6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800158c:	2b02      	cmp	r3, #2
 800158e:	f040 8086 	bne.w	800169e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001592:	4b4c      	ldr	r3, [pc, #304]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a4b      	ldr	r2, [pc, #300]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001598:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800159c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159e:	f7ff f98b 	bl	80008b8 <HAL_GetTick>
 80015a2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80015a6:	f7ff f987 	bl	80008b8 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e0f9      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80015b8:	4b42      	ldr	r3, [pc, #264]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1f0      	bne.n	80015a6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80015c4:	4b3f      	ldr	r3, [pc, #252]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80015c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80015cc:	f023 0303 	bic.w	r3, r3, #3
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80015d8:	0212      	lsls	r2, r2, #8
 80015da:	430a      	orrs	r2, r1
 80015dc:	4939      	ldr	r1, [pc, #228]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	628b      	str	r3, [r1, #40]	@ 0x28
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e6:	3b01      	subs	r3, #1
 80015e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015f0:	3b01      	subs	r3, #1
 80015f2:	025b      	lsls	r3, r3, #9
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015fc:	3b01      	subs	r3, #1
 80015fe:	041b      	lsls	r3, r3, #16
 8001600:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	3b01      	subs	r3, #1
 800160c:	061b      	lsls	r3, r3, #24
 800160e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001612:	492c      	ldr	r1, [pc, #176]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001614:	4313      	orrs	r3, r2
 8001616:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001618:	4b2a      	ldr	r3, [pc, #168]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800161a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161c:	4a29      	ldr	r2, [pc, #164]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800161e:	f023 0310 	bic.w	r3, r3, #16
 8001622:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001628:	4a26      	ldr	r2, [pc, #152]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800162e:	4b25      	ldr	r3, [pc, #148]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001632:	4a24      	ldr	r2, [pc, #144]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001634:	f043 0310 	orr.w	r3, r3, #16
 8001638:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800163a:	4b22      	ldr	r3, [pc, #136]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800163c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163e:	f023 020c 	bic.w	r2, r3, #12
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001646:	491f      	ldr	r1, [pc, #124]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001648:	4313      	orrs	r3, r2
 800164a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800164c:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800164e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001650:	f023 0220 	bic.w	r2, r3, #32
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001658:	491a      	ldr	r1, [pc, #104]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800165a:	4313      	orrs	r3, r2
 800165c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 800165e:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001662:	4a18      	ldr	r2, [pc, #96]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001668:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800166a:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a15      	ldr	r2, [pc, #84]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001670:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001676:	f7ff f91f 	bl	80008b8 <HAL_GetTick>
 800167a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800167e:	f7ff f91b 	bl	80008b8 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e08d      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001690:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d0f0      	beq.n	800167e <HAL_RCC_OscConfig+0x736>
 800169c:	e085      	b.n	80017aa <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800169e:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <HAL_RCC_OscConfig+0x77c>)
 80016a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016aa:	f7ff f905 	bl	80008b8 <HAL_GetTick>
 80016ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80016b2:	f7ff f901 	bl	80008b8 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d903      	bls.n	80016c8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e073      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
 80016c4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80016c8:	4b3a      	ldr	r3, [pc, #232]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1ee      	bne.n	80016b2 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80016d4:	4b37      	ldr	r3, [pc, #220]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80016d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d8:	4a36      	ldr	r2, [pc, #216]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80016da:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80016de:	f023 0303 	bic.w	r3, r3, #3
 80016e2:	6293      	str	r3, [r2, #40]	@ 0x28
 80016e4:	e061      	b.n	80017aa <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80016e6:	4b33      	ldr	r3, [pc, #204]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80016e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ea:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80016ec:	4b31      	ldr	r3, [pc, #196]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80016ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d031      	beq.n	800175e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	f003 0203 	and.w	r2, r3, #3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001704:	429a      	cmp	r2, r3
 8001706:	d12a      	bne.n	800175e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	0a1b      	lsrs	r3, r3, #8
 800170c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001714:	429a      	cmp	r2, r3
 8001716:	d122      	bne.n	800175e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001722:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001724:	429a      	cmp	r2, r3
 8001726:	d11a      	bne.n	800175e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	0a5b      	lsrs	r3, r3, #9
 800172c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001734:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001736:	429a      	cmp	r2, r3
 8001738:	d111      	bne.n	800175e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	0c1b      	lsrs	r3, r3, #16
 800173e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001746:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001748:	429a      	cmp	r2, r3
 800174a:	d108      	bne.n	800175e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	0e1b      	lsrs	r3, r3, #24
 8001750:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001758:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800175a:	429a      	cmp	r2, r3
 800175c:	d001      	beq.n	8001762 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e024      	b.n	80017ac <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001762:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 8001764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001766:	08db      	lsrs	r3, r3, #3
 8001768:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001770:	429a      	cmp	r2, r3
 8001772:	d01a      	beq.n	80017aa <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001774:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 8001776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001778:	4a0e      	ldr	r2, [pc, #56]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 800177a:	f023 0310 	bic.w	r3, r3, #16
 800177e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001780:	f7ff f89a 	bl	80008b8 <HAL_GetTick>
 8001784:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001786:	bf00      	nop
 8001788:	f7ff f896 	bl	80008b8 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	4293      	cmp	r3, r2
 8001792:	d0f9      	beq.n	8001788 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001798:	4a06      	ldr	r2, [pc, #24]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 800179e:	4b05      	ldr	r3, [pc, #20]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80017a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a2:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <HAL_RCC_OscConfig+0x86c>)
 80017a4:	f043 0310 	orr.w	r3, r3, #16
 80017a8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	44020c00 	.word	0x44020c00

080017b8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e19e      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017cc:	4b83      	ldr	r3, [pc, #524]	@ (80019dc <HAL_RCC_ClockConfig+0x224>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 030f 	and.w	r3, r3, #15
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d910      	bls.n	80017fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017da:	4b80      	ldr	r3, [pc, #512]	@ (80019dc <HAL_RCC_ClockConfig+0x224>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f023 020f 	bic.w	r2, r3, #15
 80017e2:	497e      	ldr	r1, [pc, #504]	@ (80019dc <HAL_RCC_ClockConfig+0x224>)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ea:	4b7c      	ldr	r3, [pc, #496]	@ (80019dc <HAL_RCC_ClockConfig+0x224>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 030f 	and.w	r3, r3, #15
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d001      	beq.n	80017fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e186      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0310 	and.w	r3, r3, #16
 8001804:	2b00      	cmp	r3, #0
 8001806:	d012      	beq.n	800182e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	695a      	ldr	r2, [r3, #20]
 800180c:	4b74      	ldr	r3, [pc, #464]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001816:	429a      	cmp	r2, r3
 8001818:	d909      	bls.n	800182e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800181a:	4b71      	ldr	r3, [pc, #452]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	496d      	ldr	r1, [pc, #436]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800182a:	4313      	orrs	r3, r2
 800182c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0308 	and.w	r3, r3, #8
 8001836:	2b00      	cmp	r3, #0
 8001838:	d012      	beq.n	8001860 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691a      	ldr	r2, [r3, #16]
 800183e:	4b68      	ldr	r3, [pc, #416]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001840:	6a1b      	ldr	r3, [r3, #32]
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001848:	429a      	cmp	r2, r3
 800184a:	d909      	bls.n	8001860 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800184c:	4b64      	ldr	r3, [pc, #400]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800184e:	6a1b      	ldr	r3, [r3, #32]
 8001850:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	4961      	ldr	r1, [pc, #388]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800185c:	4313      	orrs	r3, r2
 800185e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	2b00      	cmp	r3, #0
 800186a:	d010      	beq.n	800188e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	68da      	ldr	r2, [r3, #12]
 8001870:	4b5b      	ldr	r3, [pc, #364]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001878:	429a      	cmp	r2, r3
 800187a:	d908      	bls.n	800188e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800187c:	4b58      	ldr	r3, [pc, #352]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	4955      	ldr	r1, [pc, #340]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800188a:	4313      	orrs	r3, r2
 800188c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d010      	beq.n	80018bc <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	4b50      	ldr	r3, [pc, #320]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d908      	bls.n	80018bc <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80018aa:	4b4d      	ldr	r3, [pc, #308]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	f023 020f 	bic.w	r2, r3, #15
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	494a      	ldr	r1, [pc, #296]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 8093 	beq.w	80019f0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d107      	bne.n	80018e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80018d2:	4b43      	ldr	r3, [pc, #268]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d121      	bne.n	8001922 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e113      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d107      	bne.n	80018fa <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018ea:	4b3d      	ldr	r3, [pc, #244]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d115      	bne.n	8001922 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e107      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d107      	bne.n	8001912 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001902:	4b37      	ldr	r3, [pc, #220]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800190a:	2b00      	cmp	r3, #0
 800190c:	d109      	bne.n	8001922 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e0fb      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001912:	4b33      	ldr	r3, [pc, #204]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e0f3      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8001922:	4b2f      	ldr	r3, [pc, #188]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	f023 0203 	bic.w	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	492c      	ldr	r1, [pc, #176]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 8001930:	4313      	orrs	r3, r2
 8001932:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001934:	f7fe ffc0 	bl	80008b8 <HAL_GetTick>
 8001938:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b03      	cmp	r3, #3
 8001940:	d112      	bne.n	8001968 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001942:	e00a      	b.n	800195a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001944:	f7fe ffb8 	bl	80008b8 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e0d7      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 0318 	and.w	r3, r3, #24
 8001962:	2b18      	cmp	r3, #24
 8001964:	d1ee      	bne.n	8001944 <HAL_RCC_ClockConfig+0x18c>
 8001966:	e043      	b.n	80019f0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d112      	bne.n	8001996 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001970:	e00a      	b.n	8001988 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001972:	f7fe ffa1 	bl	80008b8 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001980:	4293      	cmp	r3, r2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e0c0      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001988:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	f003 0318 	and.w	r3, r3, #24
 8001990:	2b10      	cmp	r3, #16
 8001992:	d1ee      	bne.n	8001972 <HAL_RCC_ClockConfig+0x1ba>
 8001994:	e02c      	b.n	80019f0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d122      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800199e:	e00a      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80019a0:	f7fe ff8a 	bl	80008b8 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e0a9      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80019b6:	4b0a      	ldr	r3, [pc, #40]	@ (80019e0 <HAL_RCC_ClockConfig+0x228>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 0318 	and.w	r3, r3, #24
 80019be:	2b08      	cmp	r3, #8
 80019c0:	d1ee      	bne.n	80019a0 <HAL_RCC_ClockConfig+0x1e8>
 80019c2:	e015      	b.n	80019f0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80019c4:	f7fe ff78 	bl	80008b8 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d906      	bls.n	80019e4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e097      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
 80019da:	bf00      	nop
 80019dc:	40022000 	.word	0x40022000
 80019e0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f003 0318 	and.w	r3, r3, #24
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1e9      	bne.n	80019c4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d010      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	4b44      	ldr	r3, [pc, #272]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	f003 030f 	and.w	r3, r3, #15
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d208      	bcs.n	8001a1e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001a0c:	4b41      	ldr	r3, [pc, #260]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	f023 020f 	bic.w	r2, r3, #15
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	493e      	ldr	r1, [pc, #248]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b18 <HAL_RCC_ClockConfig+0x360>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 030f 	and.w	r3, r3, #15
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d210      	bcs.n	8001a4e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b18 <HAL_RCC_ClockConfig+0x360>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f023 020f 	bic.w	r2, r3, #15
 8001a34:	4938      	ldr	r1, [pc, #224]	@ (8001b18 <HAL_RCC_ClockConfig+0x360>)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a3c:	4b36      	ldr	r3, [pc, #216]	@ (8001b18 <HAL_RCC_ClockConfig+0x360>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 030f 	and.w	r3, r3, #15
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d001      	beq.n	8001a4e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e05d      	b.n	8001b0a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d010      	beq.n	8001a7c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68da      	ldr	r2, [r3, #12]
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d208      	bcs.n	8001a7c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001a6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	4927      	ldr	r1, [pc, #156]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0308 	and.w	r3, r3, #8
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d012      	beq.n	8001aae <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	691a      	ldr	r2, [r3, #16]
 8001a8c:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a8e:	6a1b      	ldr	r3, [r3, #32]
 8001a90:	091b      	lsrs	r3, r3, #4
 8001a92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d209      	bcs.n	8001aae <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001a9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001a9c:	6a1b      	ldr	r3, [r3, #32]
 8001a9e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	491a      	ldr	r1, [pc, #104]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d012      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	0a1b      	lsrs	r3, r3, #8
 8001ac4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d209      	bcs.n	8001ae0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	695b      	ldr	r3, [r3, #20]
 8001ad8:	021b      	lsls	r3, r3, #8
 8001ada:	490e      	ldr	r1, [pc, #56]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001ae0:	f000 f822 	bl	8001b28 <HAL_RCC_GetSysClockFreq>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <HAL_RCC_ClockConfig+0x35c>)
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	490b      	ldr	r1, [pc, #44]	@ (8001b1c <HAL_RCC_ClockConfig+0x364>)
 8001af0:	5ccb      	ldrb	r3, [r1, r3]
 8001af2:	fa22 f303 	lsr.w	r3, r2, r3
 8001af6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <HAL_RCC_ClockConfig+0x368>)
 8001af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001afa:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <HAL_RCC_ClockConfig+0x36c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe fe50 	bl	80007a4 <HAL_InitTick>
 8001b04:	4603      	mov	r3, r0
 8001b06:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8001b08:	7afb      	ldrb	r3, [r7, #11]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	44020c00 	.word	0x44020c00
 8001b18:	40022000 	.word	0x40022000
 8001b1c:	080029cc 	.word	0x080029cc
 8001b20:	20000000 	.word	0x20000000
 8001b24:	20000004 	.word	0x20000004

08001b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8001b2e:	4b8c      	ldr	r3, [pc, #560]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	f003 0318 	and.w	r3, r3, #24
 8001b36:	2b08      	cmp	r3, #8
 8001b38:	d102      	bne.n	8001b40 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001b3a:	4b8a      	ldr	r3, [pc, #552]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x23c>)
 8001b3c:	61fb      	str	r3, [r7, #28]
 8001b3e:	e107      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b40:	4b87      	ldr	r3, [pc, #540]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b42:	69db      	ldr	r3, [r3, #28]
 8001b44:	f003 0318 	and.w	r3, r3, #24
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d112      	bne.n	8001b72 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001b4c:	4b84      	ldr	r3, [pc, #528]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0320 	and.w	r3, r3, #32
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d009      	beq.n	8001b6c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b58:	4b81      	ldr	r3, [pc, #516]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	08db      	lsrs	r3, r3, #3
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	4a81      	ldr	r2, [pc, #516]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x240>)
 8001b64:	fa22 f303 	lsr.w	r3, r2, r3
 8001b68:	61fb      	str	r3, [r7, #28]
 8001b6a:	e0f1      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8001b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x240>)
 8001b6e:	61fb      	str	r3, [r7, #28]
 8001b70:	e0ee      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b72:	4b7b      	ldr	r3, [pc, #492]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	f003 0318 	and.w	r3, r3, #24
 8001b7a:	2b10      	cmp	r3, #16
 8001b7c:	d102      	bne.n	8001b84 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d6c <HAL_RCC_GetSysClockFreq+0x244>)
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	e0e5      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b84:	4b76      	ldr	r3, [pc, #472]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	f003 0318 	and.w	r3, r3, #24
 8001b8c:	2b18      	cmp	r3, #24
 8001b8e:	f040 80dd 	bne.w	8001d4c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001b92:	4b73      	ldr	r3, [pc, #460]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001b9c:	4b70      	ldr	r3, [pc, #448]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ba6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001ba8:	4b6d      	ldr	r3, [pc, #436]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bac:	091b      	lsrs	r3, r3, #4
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001bb4:	4b6a      	ldr	r3, [pc, #424]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8001bb8:	08db      	lsrs	r3, r3, #3
 8001bba:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	ee07 3a90 	vmov	s15, r3
 8001bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bcc:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f000 80b7 	beq.w	8001d46 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d003      	beq.n	8001be6 <HAL_RCC_GetSysClockFreq+0xbe>
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d056      	beq.n	8001c92 <HAL_RCC_GetSysClockFreq+0x16a>
 8001be4:	e077      	b.n	8001cd6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001be6:	4b5e      	ldr	r3, [pc, #376]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d02d      	beq.n	8001c4e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001bf2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	08db      	lsrs	r3, r3, #3
 8001bf8:	f003 0303 	and.w	r3, r3, #3
 8001bfc:	4a5a      	ldr	r2, [pc, #360]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x240>)
 8001bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8001c02:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	ee07 3a90 	vmov	s15, r3
 8001c14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c1c:	4b50      	ldr	r3, [pc, #320]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001c1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c30:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8001d70 <HAL_RCC_GetSysClockFreq+0x248>
 8001c34:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c40:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c48:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8001c4c:	e065      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c58:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001d74 <HAL_RCC_GetSysClockFreq+0x24c>
 8001c5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001c60:	4b3f      	ldr	r3, [pc, #252]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c68:	ee07 3a90 	vmov	s15, r3
 8001c6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c70:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c74:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8001d70 <HAL_RCC_GetSysClockFreq+0x248>
 8001c78:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001c80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c84:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c8c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8001c90:	e043      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c9c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8001d78 <HAL_RCC_GetSysClockFreq+0x250>
 8001ca0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cac:	ee07 3a90 	vmov	s15, r3
 8001cb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001cb4:	ed97 6a02 	vldr	s12, [r7, #8]
 8001cb8:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8001d70 <HAL_RCC_GetSysClockFreq+0x248>
 8001cbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001cc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001cc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001cc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8001cd4:	e021      	b.n	8001d1a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	ee07 3a90 	vmov	s15, r3
 8001cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ce0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001d7c <HAL_RCC_GetSysClockFreq+0x254>
 8001ce4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cf0:	ee07 3a90 	vmov	s15, r3
 8001cf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001cf8:	ed97 6a02 	vldr	s12, [r7, #8]
 8001cfc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8001d70 <HAL_RCC_GetSysClockFreq+0x248>
 8001d00:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001d04:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001d08:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001d0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d14:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8001d18:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8001d1a:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x238>)
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d1e:	0a5b      	lsrs	r3, r3, #9
 8001d20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d24:	3301      	adds	r3, #1
 8001d26:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	ee07 3a90 	vmov	s15, r3
 8001d2e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d32:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d3e:	ee17 3a90 	vmov	r3, s15
 8001d42:	61fb      	str	r3, [r7, #28]
 8001d44:	e004      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	e001      	b.n	8001d50 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x240>)
 8001d4e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8001d50:	69fb      	ldr	r3, [r7, #28]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	44020c00 	.word	0x44020c00
 8001d64:	003d0900 	.word	0x003d0900
 8001d68:	03d09000 	.word	0x03d09000
 8001d6c:	017d7840 	.word	0x017d7840
 8001d70:	46000000 	.word	0x46000000
 8001d74:	4c742400 	.word	0x4c742400
 8001d78:	4bbebc20 	.word	0x4bbebc20
 8001d7c:	4a742400 	.word	0x4a742400

08001d80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001d84:	f7ff fed0 	bl	8001b28 <HAL_RCC_GetSysClockFreq>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <HAL_RCC_GetHCLKFreq+0x2c>)
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8001d8e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001d92:	4907      	ldr	r1, [pc, #28]	@ (8001db0 <HAL_RCC_GetHCLKFreq+0x30>)
 8001d94:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8001d96:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	4a05      	ldr	r2, [pc, #20]	@ (8001db4 <HAL_RCC_GetHCLKFreq+0x34>)
 8001da0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8001da2:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <HAL_RCC_GetHCLKFreq+0x34>)
 8001da4:	681b      	ldr	r3, [r3, #0]
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	44020c00 	.word	0x44020c00
 8001db0:	080029cc 	.word	0x080029cc
 8001db4:	20000000 	.word	0x20000000

08001db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e049      	b.n	8001e5e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d106      	bne.n	8001de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f7fe fba8 	bl	8000534 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2202      	movs	r2, #2
 8001de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3304      	adds	r3, #4
 8001df4:	4619      	mov	r1, r3
 8001df6:	4610      	mov	r0, r2
 8001df8:	f000 fad4 	bl	80023a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b084      	sub	sp, #16
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d020      	beq.n	8001eca <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d01b      	beq.n	8001eca <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f06f 0202 	mvn.w	r2, #2
 8001e9a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 fa59 	bl	8002368 <HAL_TIM_IC_CaptureCallback>
 8001eb6:	e005      	b.n	8001ec4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f000 fa4b 	bl	8002354 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f000 fa5c 	bl	800237c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d020      	beq.n	8001f16 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01b      	beq.n	8001f16 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f06f 0204 	mvn.w	r2, #4
 8001ee6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2202      	movs	r2, #2
 8001eec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 fa33 	bl	8002368 <HAL_TIM_IC_CaptureCallback>
 8001f02:	e005      	b.n	8001f10 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 fa25 	bl	8002354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 fa36 	bl	800237c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	f003 0308 	and.w	r3, r3, #8
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d020      	beq.n	8001f62 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d01b      	beq.n	8001f62 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f06f 0208 	mvn.w	r2, #8
 8001f32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2204      	movs	r2, #4
 8001f38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 fa0d 	bl	8002368 <HAL_TIM_IC_CaptureCallback>
 8001f4e:	e005      	b.n	8001f5c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f9ff 	bl	8002354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 fa10 	bl	800237c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	f003 0310 	and.w	r3, r3, #16
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d020      	beq.n	8001fae <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f003 0310 	and.w	r3, r3, #16
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d01b      	beq.n	8001fae <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f06f 0210 	mvn.w	r2, #16
 8001f7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2208      	movs	r2, #8
 8001f84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f9e7 	bl	8002368 <HAL_TIM_IC_CaptureCallback>
 8001f9a:	e005      	b.n	8001fa8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f000 f9d9 	bl	8002354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f9ea 	bl	800237c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d00c      	beq.n	8001fd2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f06f 0201 	mvn.w	r2, #1
 8001fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f000 f9b7 	bl	8002340 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d104      	bne.n	8001fe6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00c      	beq.n	8002000 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d007      	beq.n	8002000 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 fc72 	bl	80028e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00c      	beq.n	8002024 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002010:	2b00      	cmp	r3, #0
 8002012:	d007      	beq.n	8002024 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800201c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fc6a 	bl	80028f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00c      	beq.n	8002048 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002034:	2b00      	cmp	r3, #0
 8002036:	d007      	beq.n	8002048 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f9a4 	bl	8002390 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00c      	beq.n	800206c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f003 0320 	and.w	r3, r3, #32
 8002058:	2b00      	cmp	r3, #0
 800205a:	d007      	beq.n	800206c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f06f 0220 	mvn.w	r2, #32
 8002064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 fc32 	bl	80028d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00c      	beq.n	8002090 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d007      	beq.n	8002090 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f000 fc3e 	bl	800290c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00c      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d007      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80020ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 fc36 	bl	8002920 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00c      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80020d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 fc2e 	bl	8002934 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 fc26 	bl	8002948 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020fc:	bf00      	nop
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002118:	2b01      	cmp	r3, #1
 800211a:	d101      	bne.n	8002120 <HAL_TIM_ConfigClockSource+0x1c>
 800211c:	2302      	movs	r3, #2
 800211e:	e0fe      	b.n	800231e <HAL_TIM_ConfigClockSource+0x21a>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800213e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800214a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800215c:	f000 80c9 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002160:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002164:	f200 80ce 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002168:	4a6f      	ldr	r2, [pc, #444]	@ (8002328 <HAL_TIM_ConfigClockSource+0x224>)
 800216a:	4293      	cmp	r3, r2
 800216c:	f000 80c1 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002170:	4a6d      	ldr	r2, [pc, #436]	@ (8002328 <HAL_TIM_ConfigClockSource+0x224>)
 8002172:	4293      	cmp	r3, r2
 8002174:	f200 80c6 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002178:	4a6c      	ldr	r2, [pc, #432]	@ (800232c <HAL_TIM_ConfigClockSource+0x228>)
 800217a:	4293      	cmp	r3, r2
 800217c:	f000 80b9 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002180:	4a6a      	ldr	r2, [pc, #424]	@ (800232c <HAL_TIM_ConfigClockSource+0x228>)
 8002182:	4293      	cmp	r3, r2
 8002184:	f200 80be 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002188:	4a69      	ldr	r2, [pc, #420]	@ (8002330 <HAL_TIM_ConfigClockSource+0x22c>)
 800218a:	4293      	cmp	r3, r2
 800218c:	f000 80b1 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002190:	4a67      	ldr	r2, [pc, #412]	@ (8002330 <HAL_TIM_ConfigClockSource+0x22c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	f200 80b6 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002198:	4a66      	ldr	r2, [pc, #408]	@ (8002334 <HAL_TIM_ConfigClockSource+0x230>)
 800219a:	4293      	cmp	r3, r2
 800219c:	f000 80a9 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 80021a0:	4a64      	ldr	r2, [pc, #400]	@ (8002334 <HAL_TIM_ConfigClockSource+0x230>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	f200 80ae 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021a8:	4a63      	ldr	r2, [pc, #396]	@ (8002338 <HAL_TIM_ConfigClockSource+0x234>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	f000 80a1 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 80021b0:	4a61      	ldr	r2, [pc, #388]	@ (8002338 <HAL_TIM_ConfigClockSource+0x234>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	f200 80a6 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021b8:	4a60      	ldr	r2, [pc, #384]	@ (800233c <HAL_TIM_ConfigClockSource+0x238>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	f000 8099 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 80021c0:	4a5e      	ldr	r2, [pc, #376]	@ (800233c <HAL_TIM_ConfigClockSource+0x238>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	f200 809e 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80021cc:	f000 8091 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 80021d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80021d4:	f200 8096 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021dc:	f000 8089 	beq.w	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 80021e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021e4:	f200 808e 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021ec:	d03e      	beq.n	800226c <HAL_TIM_ConfigClockSource+0x168>
 80021ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021f2:	f200 8087 	bhi.w	8002304 <HAL_TIM_ConfigClockSource+0x200>
 80021f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021fa:	f000 8086 	beq.w	800230a <HAL_TIM_ConfigClockSource+0x206>
 80021fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002202:	d87f      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002204:	2b70      	cmp	r3, #112	@ 0x70
 8002206:	d01a      	beq.n	800223e <HAL_TIM_ConfigClockSource+0x13a>
 8002208:	2b70      	cmp	r3, #112	@ 0x70
 800220a:	d87b      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 800220c:	2b60      	cmp	r3, #96	@ 0x60
 800220e:	d050      	beq.n	80022b2 <HAL_TIM_ConfigClockSource+0x1ae>
 8002210:	2b60      	cmp	r3, #96	@ 0x60
 8002212:	d877      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002214:	2b50      	cmp	r3, #80	@ 0x50
 8002216:	d03c      	beq.n	8002292 <HAL_TIM_ConfigClockSource+0x18e>
 8002218:	2b50      	cmp	r3, #80	@ 0x50
 800221a:	d873      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 800221c:	2b40      	cmp	r3, #64	@ 0x40
 800221e:	d058      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0x1ce>
 8002220:	2b40      	cmp	r3, #64	@ 0x40
 8002222:	d86f      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002224:	2b30      	cmp	r3, #48	@ 0x30
 8002226:	d064      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002228:	2b30      	cmp	r3, #48	@ 0x30
 800222a:	d86b      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 800222c:	2b20      	cmp	r3, #32
 800222e:	d060      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002230:	2b20      	cmp	r3, #32
 8002232:	d867      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
 8002234:	2b00      	cmp	r3, #0
 8002236:	d05c      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 8002238:	2b10      	cmp	r3, #16
 800223a:	d05a      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x1ee>
 800223c:	e062      	b.n	8002304 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800224e:	f000 fa4f 	bl	80026f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002260:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	609a      	str	r2, [r3, #8]
      break;
 800226a:	e04f      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800227c:	f000 fa38 	bl	80026f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800228e:	609a      	str	r2, [r3, #8]
      break;
 8002290:	e03c      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800229e:	461a      	mov	r2, r3
 80022a0:	f000 f9aa 	bl	80025f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2150      	movs	r1, #80	@ 0x50
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 fa03 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80022b0:	e02c      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022be:	461a      	mov	r2, r3
 80022c0:	f000 f9c9 	bl	8002656 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2160      	movs	r1, #96	@ 0x60
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 f9f3 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80022d0:	e01c      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022de:	461a      	mov	r2, r3
 80022e0:	f000 f98a 	bl	80025f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2140      	movs	r1, #64	@ 0x40
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f9e3 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80022f0:	e00c      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4619      	mov	r1, r3
 80022fc:	4610      	mov	r0, r2
 80022fe:	f000 f9da 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 8002302:	e003      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	73fb      	strb	r3, [r7, #15]
      break;
 8002308:	e000      	b.n	800230c <HAL_TIM_ConfigClockSource+0x208>
      break;
 800230a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	00100070 	.word	0x00100070
 800232c:	00100060 	.word	0x00100060
 8002330:	00100050 	.word	0x00100050
 8002334:	00100040 	.word	0x00100040
 8002338:	00100030 	.word	0x00100030
 800233c:	00100020 	.word	0x00100020

08002340 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a7a      	ldr	r2, [pc, #488]	@ (80025a0 <TIM_Base_SetConfig+0x1fc>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d02b      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a79      	ldr	r2, [pc, #484]	@ (80025a4 <TIM_Base_SetConfig+0x200>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d027      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ca:	d023      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023d2:	d01f      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a74      	ldr	r2, [pc, #464]	@ (80025a8 <TIM_Base_SetConfig+0x204>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d01b      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a73      	ldr	r2, [pc, #460]	@ (80025ac <TIM_Base_SetConfig+0x208>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d017      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a72      	ldr	r2, [pc, #456]	@ (80025b0 <TIM_Base_SetConfig+0x20c>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d013      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a71      	ldr	r2, [pc, #452]	@ (80025b4 <TIM_Base_SetConfig+0x210>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00f      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a70      	ldr	r2, [pc, #448]	@ (80025b8 <TIM_Base_SetConfig+0x214>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d00b      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a6f      	ldr	r2, [pc, #444]	@ (80025bc <TIM_Base_SetConfig+0x218>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d007      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a6e      	ldr	r2, [pc, #440]	@ (80025c0 <TIM_Base_SetConfig+0x21c>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d003      	beq.n	8002414 <TIM_Base_SetConfig+0x70>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a6d      	ldr	r2, [pc, #436]	@ (80025c4 <TIM_Base_SetConfig+0x220>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d108      	bne.n	8002426 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a5d      	ldr	r2, [pc, #372]	@ (80025a0 <TIM_Base_SetConfig+0x1fc>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d05b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a5c      	ldr	r2, [pc, #368]	@ (80025a4 <TIM_Base_SetConfig+0x200>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d057      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800243c:	d053      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002444:	d04f      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a57      	ldr	r2, [pc, #348]	@ (80025a8 <TIM_Base_SetConfig+0x204>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d04b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a56      	ldr	r2, [pc, #344]	@ (80025ac <TIM_Base_SetConfig+0x208>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d047      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a55      	ldr	r2, [pc, #340]	@ (80025b0 <TIM_Base_SetConfig+0x20c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d043      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a54      	ldr	r2, [pc, #336]	@ (80025b4 <TIM_Base_SetConfig+0x210>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d03f      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a53      	ldr	r2, [pc, #332]	@ (80025b8 <TIM_Base_SetConfig+0x214>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d03b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a52      	ldr	r2, [pc, #328]	@ (80025bc <TIM_Base_SetConfig+0x218>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d037      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a51      	ldr	r2, [pc, #324]	@ (80025c0 <TIM_Base_SetConfig+0x21c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d033      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a50      	ldr	r2, [pc, #320]	@ (80025c4 <TIM_Base_SetConfig+0x220>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d02f      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a4f      	ldr	r2, [pc, #316]	@ (80025c8 <TIM_Base_SetConfig+0x224>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d02b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a4e      	ldr	r2, [pc, #312]	@ (80025cc <TIM_Base_SetConfig+0x228>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d027      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a4d      	ldr	r2, [pc, #308]	@ (80025d0 <TIM_Base_SetConfig+0x22c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d023      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a4c      	ldr	r2, [pc, #304]	@ (80025d4 <TIM_Base_SetConfig+0x230>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d01f      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a4b      	ldr	r2, [pc, #300]	@ (80025d8 <TIM_Base_SetConfig+0x234>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d01b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a4a      	ldr	r2, [pc, #296]	@ (80025dc <TIM_Base_SetConfig+0x238>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d017      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a49      	ldr	r2, [pc, #292]	@ (80025e0 <TIM_Base_SetConfig+0x23c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a48      	ldr	r2, [pc, #288]	@ (80025e4 <TIM_Base_SetConfig+0x240>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d00f      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a47      	ldr	r2, [pc, #284]	@ (80025e8 <TIM_Base_SetConfig+0x244>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00b      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a46      	ldr	r2, [pc, #280]	@ (80025ec <TIM_Base_SetConfig+0x248>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d007      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a45      	ldr	r2, [pc, #276]	@ (80025f0 <TIM_Base_SetConfig+0x24c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d003      	beq.n	80024e6 <TIM_Base_SetConfig+0x142>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a44      	ldr	r2, [pc, #272]	@ (80025f4 <TIM_Base_SetConfig+0x250>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d108      	bne.n	80024f8 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	4313      	orrs	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a20      	ldr	r2, [pc, #128]	@ (80025a0 <TIM_Base_SetConfig+0x1fc>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d023      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a1f      	ldr	r2, [pc, #124]	@ (80025a4 <TIM_Base_SetConfig+0x200>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d01f      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a24      	ldr	r2, [pc, #144]	@ (80025c0 <TIM_Base_SetConfig+0x21c>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d01b      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a23      	ldr	r2, [pc, #140]	@ (80025c4 <TIM_Base_SetConfig+0x220>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d017      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a28      	ldr	r2, [pc, #160]	@ (80025e0 <TIM_Base_SetConfig+0x23c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d013      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a27      	ldr	r2, [pc, #156]	@ (80025e4 <TIM_Base_SetConfig+0x240>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d00f      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a26      	ldr	r2, [pc, #152]	@ (80025e8 <TIM_Base_SetConfig+0x244>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d00b      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a25      	ldr	r2, [pc, #148]	@ (80025ec <TIM_Base_SetConfig+0x248>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d007      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a24      	ldr	r2, [pc, #144]	@ (80025f0 <TIM_Base_SetConfig+0x24c>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d003      	beq.n	800256c <TIM_Base_SetConfig+0x1c8>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a23      	ldr	r2, [pc, #140]	@ (80025f4 <TIM_Base_SetConfig+0x250>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d103      	bne.n	8002574 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b01      	cmp	r3, #1
 8002584:	d105      	bne.n	8002592 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f023 0201 	bic.w	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	611a      	str	r2, [r3, #16]
  }
}
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40012c00 	.word	0x40012c00
 80025a4:	50012c00 	.word	0x50012c00
 80025a8:	40000400 	.word	0x40000400
 80025ac:	50000400 	.word	0x50000400
 80025b0:	40000800 	.word	0x40000800
 80025b4:	50000800 	.word	0x50000800
 80025b8:	40000c00 	.word	0x40000c00
 80025bc:	50000c00 	.word	0x50000c00
 80025c0:	40013400 	.word	0x40013400
 80025c4:	50013400 	.word	0x50013400
 80025c8:	40001800 	.word	0x40001800
 80025cc:	50001800 	.word	0x50001800
 80025d0:	40001c00 	.word	0x40001c00
 80025d4:	50001c00 	.word	0x50001c00
 80025d8:	40002000 	.word	0x40002000
 80025dc:	50002000 	.word	0x50002000
 80025e0:	40014000 	.word	0x40014000
 80025e4:	50014000 	.word	0x50014000
 80025e8:	40014400 	.word	0x40014400
 80025ec:	50014400 	.word	0x50014400
 80025f0:	40014800 	.word	0x40014800
 80025f4:	50014800 	.word	0x50014800

080025f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b087      	sub	sp, #28
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	f023 0201 	bic.w	r2, r3, #1
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f023 030a 	bic.w	r3, r3, #10
 8002634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4313      	orrs	r3, r2
 800263c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	621a      	str	r2, [r3, #32]
}
 800264a:	bf00      	nop
 800264c:	371c      	adds	r7, #28
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002656:	b480      	push	{r7}
 8002658:	b087      	sub	sp, #28
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a1b      	ldr	r3, [r3, #32]
 800266c:	f023 0210 	bic.w	r2, r3, #16
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002680:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	031b      	lsls	r3, r3, #12
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002692:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	4313      	orrs	r3, r2
 800269c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	621a      	str	r2, [r3, #32]
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b085      	sub	sp, #20
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80026cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f043 0307 	orr.w	r3, r3, #7
 80026dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	609a      	str	r2, [r3, #8]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b087      	sub	sp, #28
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
 80026fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800270a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	021a      	lsls	r2, r3, #8
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	431a      	orrs	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	bf00      	nop
 8002726:	371c      	adds	r7, #28
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002740:	2b01      	cmp	r3, #1
 8002742:	d101      	bne.n	8002748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002744:	2302      	movs	r3, #2
 8002746:	e0a1      	b.n	800288c <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2202      	movs	r2, #2
 8002754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a4a      	ldr	r2, [pc, #296]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00e      	beq.n	8002790 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a49      	ldr	r2, [pc, #292]	@ (800289c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d009      	beq.n	8002790 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a47      	ldr	r2, [pc, #284]	@ (80028a0 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d004      	beq.n	8002790 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a46      	ldr	r2, [pc, #280]	@ (80028a4 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d108      	bne.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002796:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	4313      	orrs	r3, r2
 80027a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a34      	ldr	r2, [pc, #208]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d04a      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a33      	ldr	r2, [pc, #204]	@ (800289c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d045      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027dc:	d040      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027e6:	d03b      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a2e      	ldr	r2, [pc, #184]	@ (80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d036      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a2d      	ldr	r2, [pc, #180]	@ (80028ac <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d031      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a2b      	ldr	r2, [pc, #172]	@ (80028b0 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d02c      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a2a      	ldr	r2, [pc, #168]	@ (80028b4 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d027      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a28      	ldr	r2, [pc, #160]	@ (80028b8 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d022      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a27      	ldr	r2, [pc, #156]	@ (80028bc <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d01d      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a1d      	ldr	r2, [pc, #116]	@ (80028a0 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d018      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1c      	ldr	r2, [pc, #112]	@ (80028a4 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d013      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a20      	ldr	r2, [pc, #128]	@ (80028c0 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00e      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a1d      	ldr	r2, [pc, #116]	@ (80028c8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d004      	beq.n	8002860 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a1c      	ldr	r2, [pc, #112]	@ (80028cc <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d10c      	bne.n	800287a <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002866:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	4313      	orrs	r3, r2
 8002870:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00
 800289c:	50012c00 	.word	0x50012c00
 80028a0:	40013400 	.word	0x40013400
 80028a4:	50013400 	.word	0x50013400
 80028a8:	40000400 	.word	0x40000400
 80028ac:	50000400 	.word	0x50000400
 80028b0:	40000800 	.word	0x40000800
 80028b4:	50000800 	.word	0x50000800
 80028b8:	40000c00 	.word	0x40000c00
 80028bc:	50000c00 	.word	0x50000c00
 80028c0:	40001800 	.word	0x40001800
 80028c4:	50001800 	.word	0x50001800
 80028c8:	40014000 	.word	0x40014000
 80028cc:	50014000 	.word	0x50014000

080028d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <memset>:
 800295c:	4402      	add	r2, r0
 800295e:	4603      	mov	r3, r0
 8002960:	4293      	cmp	r3, r2
 8002962:	d100      	bne.n	8002966 <memset+0xa>
 8002964:	4770      	bx	lr
 8002966:	f803 1b01 	strb.w	r1, [r3], #1
 800296a:	e7f9      	b.n	8002960 <memset+0x4>

0800296c <__libc_init_array>:
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	4d0d      	ldr	r5, [pc, #52]	@ (80029a4 <__libc_init_array+0x38>)
 8002970:	2600      	movs	r6, #0
 8002972:	4c0d      	ldr	r4, [pc, #52]	@ (80029a8 <__libc_init_array+0x3c>)
 8002974:	1b64      	subs	r4, r4, r5
 8002976:	10a4      	asrs	r4, r4, #2
 8002978:	42a6      	cmp	r6, r4
 800297a:	d109      	bne.n	8002990 <__libc_init_array+0x24>
 800297c:	4d0b      	ldr	r5, [pc, #44]	@ (80029ac <__libc_init_array+0x40>)
 800297e:	2600      	movs	r6, #0
 8002980:	4c0b      	ldr	r4, [pc, #44]	@ (80029b0 <__libc_init_array+0x44>)
 8002982:	f000 f817 	bl	80029b4 <_init>
 8002986:	1b64      	subs	r4, r4, r5
 8002988:	10a4      	asrs	r4, r4, #2
 800298a:	42a6      	cmp	r6, r4
 800298c:	d105      	bne.n	800299a <__libc_init_array+0x2e>
 800298e:	bd70      	pop	{r4, r5, r6, pc}
 8002990:	f855 3b04 	ldr.w	r3, [r5], #4
 8002994:	3601      	adds	r6, #1
 8002996:	4798      	blx	r3
 8002998:	e7ee      	b.n	8002978 <__libc_init_array+0xc>
 800299a:	f855 3b04 	ldr.w	r3, [r5], #4
 800299e:	3601      	adds	r6, #1
 80029a0:	4798      	blx	r3
 80029a2:	e7f2      	b.n	800298a <__libc_init_array+0x1e>
 80029a4:	080029dc 	.word	0x080029dc
 80029a8:	080029dc 	.word	0x080029dc
 80029ac:	080029dc 	.word	0x080029dc
 80029b0:	080029e0 	.word	0x080029e0

080029b4 <_init>:
 80029b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b6:	bf00      	nop
 80029b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ba:	bc08      	pop	{r3}
 80029bc:	469e      	mov	lr, r3
 80029be:	4770      	bx	lr

080029c0 <_fini>:
 80029c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029c2:	bf00      	nop
 80029c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029c6:	bc08      	pop	{r3}
 80029c8:	469e      	mov	lr, r3
 80029ca:	4770      	bx	lr
