//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_35
.address_size 64

	// .globl	_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_ has been demoted
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_ has been demoted
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200247_34_non_const_mrFet1_ has been demoted
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200248_34_non_const_mrDelta1_ has been demoted
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200249_41_non_const_miNneigh1_ has been demoted
// _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200250_34_non_const_vrDc1_ has been demoted

.visible .entry _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f(
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_0,
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_1,
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_2,
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_3,
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_4,
	.param .u64 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_5,
	.param .f32 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_6
)
{
	.reg .pred 	%p<134>;
	.reg .f32 	%f<370>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<101>;
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_[64];
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_[64];
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200247_34_non_const_mrFet1_[2880];
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200248_34_non_const_mrDelta1_[8192];
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200249_41_non_const_miNneigh1_[8192];
	// demoted variable
	.shared .align 4 .b8 _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200250_34_non_const_vrDc1_[64];

	ld.param.u64 	%rd24, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_2];
	ld.param.u64 	%rd25, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_3];
	ld.param.u64 	%rd26, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_4];
	ld.param.u64 	%rd27, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_5];
	ld.param.f32 	%f142, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_6];
	cvta.to.global.u64 	%rd1, %rd26;
	cvta.to.global.u64 	%rd2, %rd25;
	cvta.to.global.u64 	%rd3, %rd24;
	mov.u32 	%r153, %nctaid.x;
	mov.u32 	%r154, %ctaid.y;
	mov.u32 	%r155, %ctaid.x;
	mad.lo.s32 	%r156, %r153, %r154, %r155;
	shl.b32 	%r252, %r156, 4;
	mov.u32 	%r233, %tid.x;
	add.s32 	%r3, %r252, %r233;
	cvta.to.global.u64 	%rd28, %rd27;
	ld.global.u32 	%r4, [%rd28];
	ld.global.u32 	%r5, [%rd28+4];
	ld.global.u32 	%r6, [%rd28+12];
	ld.global.u32 	%r7, [%rd28+16];
	ld.global.u32 	%r8, [%rd28+8];
	setp.ge.s32	%p1, %r233, %r8;
	@%p1 bra 	BB0_34;

	mov.f32 	%f143, 0f00000000;
	setp.ge.s32	%p2, %r252, %r4;
	mov.f32 	%f296, %f143;
	@%p2 bra 	BB0_3;

	mad.lo.s32 	%r157, %r252, %r8, %r233;
	mul.wide.s32 	%rd29, %r157, 4;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.f32 	%f1, [%rd30];
	mov.f32 	%f296, %f1;

BB0_3:
	mov.f32 	%f2, %f296;
	mul.wide.s32 	%rd31, %r233, 64;
	mov.u64 	%rd32, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200247_34_non_const_mrFet1_;
	add.s64 	%rd4, %rd32, %rd31;
	st.shared.f32 	[%rd4], %f2;
	add.s32 	%r9, %r252, 1;
	setp.ge.s32	%p3, %r9, %r4;
	mov.f32 	%f295, %f143;
	@%p3 bra 	BB0_5;

	mad.lo.s32 	%r158, %r9, %r8, %r233;
	mul.wide.s32 	%rd33, %r158, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.f32 	%f295, [%rd34];

BB0_5:
	st.shared.f32 	[%rd4+4], %f295;
	add.s32 	%r10, %r252, 2;
	setp.ge.s32	%p4, %r10, %r4;
	mov.f32 	%f294, %f143;
	@%p4 bra 	BB0_7;

	mad.lo.s32 	%r159, %r10, %r8, %r233;
	mul.wide.s32 	%rd35, %r159, 4;
	add.s64 	%rd36, %rd3, %rd35;
	ld.global.f32 	%f294, [%rd36];

BB0_7:
	st.shared.f32 	[%rd4+8], %f294;
	add.s32 	%r11, %r252, 3;
	setp.ge.s32	%p5, %r11, %r4;
	mov.f32 	%f293, %f143;
	@%p5 bra 	BB0_9;

	mad.lo.s32 	%r160, %r11, %r8, %r233;
	mul.wide.s32 	%rd37, %r160, 4;
	add.s64 	%rd38, %rd3, %rd37;
	ld.global.f32 	%f293, [%rd38];

BB0_9:
	st.shared.f32 	[%rd4+12], %f293;
	add.s32 	%r12, %r252, 4;
	setp.ge.s32	%p6, %r12, %r4;
	mov.f32 	%f292, %f143;
	@%p6 bra 	BB0_11;

	mad.lo.s32 	%r161, %r12, %r8, %r233;
	mul.wide.s32 	%rd39, %r161, 4;
	add.s64 	%rd40, %rd3, %rd39;
	ld.global.f32 	%f292, [%rd40];

BB0_11:
	st.shared.f32 	[%rd4+16], %f292;
	add.s32 	%r13, %r252, 5;
	setp.ge.s32	%p7, %r13, %r4;
	mov.f32 	%f291, %f143;
	@%p7 bra 	BB0_13;

	mad.lo.s32 	%r162, %r13, %r8, %r233;
	mul.wide.s32 	%rd41, %r162, 4;
	add.s64 	%rd42, %rd3, %rd41;
	ld.global.f32 	%f291, [%rd42];

BB0_13:
	st.shared.f32 	[%rd4+20], %f291;
	add.s32 	%r14, %r252, 6;
	setp.ge.s32	%p8, %r14, %r4;
	mov.f32 	%f290, %f143;
	@%p8 bra 	BB0_15;

	mad.lo.s32 	%r163, %r14, %r8, %r233;
	mul.wide.s32 	%rd43, %r163, 4;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.f32 	%f290, [%rd44];

BB0_15:
	st.shared.f32 	[%rd4+24], %f290;
	add.s32 	%r15, %r252, 7;
	setp.ge.s32	%p9, %r15, %r4;
	mov.f32 	%f289, %f143;
	@%p9 bra 	BB0_17;

	mad.lo.s32 	%r164, %r15, %r8, %r233;
	mul.wide.s32 	%rd45, %r164, 4;
	add.s64 	%rd46, %rd3, %rd45;
	ld.global.f32 	%f289, [%rd46];

BB0_17:
	st.shared.f32 	[%rd4+28], %f289;
	add.s32 	%r16, %r252, 8;
	setp.ge.s32	%p10, %r16, %r4;
	mov.f32 	%f288, %f143;
	@%p10 bra 	BB0_19;

	mad.lo.s32 	%r165, %r16, %r8, %r233;
	mul.wide.s32 	%rd47, %r165, 4;
	add.s64 	%rd48, %rd3, %rd47;
	ld.global.f32 	%f288, [%rd48];

BB0_19:
	st.shared.f32 	[%rd4+32], %f288;
	add.s32 	%r17, %r252, 9;
	setp.ge.s32	%p11, %r17, %r4;
	mov.f32 	%f287, %f143;
	@%p11 bra 	BB0_21;

	mad.lo.s32 	%r166, %r17, %r8, %r233;
	mul.wide.s32 	%rd49, %r166, 4;
	add.s64 	%rd50, %rd3, %rd49;
	ld.global.f32 	%f287, [%rd50];

BB0_21:
	st.shared.f32 	[%rd4+36], %f287;
	add.s32 	%r18, %r252, 10;
	setp.ge.s32	%p12, %r18, %r4;
	mov.f32 	%f286, %f143;
	@%p12 bra 	BB0_23;

	mad.lo.s32 	%r167, %r18, %r8, %r233;
	mul.wide.s32 	%rd51, %r167, 4;
	add.s64 	%rd52, %rd3, %rd51;
	ld.global.f32 	%f286, [%rd52];

BB0_23:
	st.shared.f32 	[%rd4+40], %f286;
	add.s32 	%r19, %r252, 11;
	setp.ge.s32	%p13, %r19, %r4;
	mov.f32 	%f285, %f143;
	@%p13 bra 	BB0_25;

	mad.lo.s32 	%r168, %r19, %r8, %r233;
	mul.wide.s32 	%rd53, %r168, 4;
	add.s64 	%rd54, %rd3, %rd53;
	ld.global.f32 	%f285, [%rd54];

BB0_25:
	st.shared.f32 	[%rd4+44], %f285;
	add.s32 	%r20, %r252, 12;
	setp.ge.s32	%p14, %r20, %r4;
	mov.f32 	%f284, %f143;
	@%p14 bra 	BB0_27;

	mad.lo.s32 	%r169, %r20, %r8, %r233;
	mul.wide.s32 	%rd55, %r169, 4;
	add.s64 	%rd56, %rd3, %rd55;
	ld.global.f32 	%f284, [%rd56];

BB0_27:
	st.shared.f32 	[%rd4+48], %f284;
	add.s32 	%r21, %r252, 13;
	setp.ge.s32	%p15, %r21, %r4;
	mov.f32 	%f283, %f143;
	@%p15 bra 	BB0_29;

	mad.lo.s32 	%r170, %r21, %r8, %r233;
	mul.wide.s32 	%rd57, %r170, 4;
	add.s64 	%rd58, %rd3, %rd57;
	ld.global.f32 	%f283, [%rd58];

BB0_29:
	st.shared.f32 	[%rd4+52], %f283;
	add.s32 	%r22, %r252, 14;
	setp.ge.s32	%p16, %r22, %r4;
	mov.f32 	%f282, %f143;
	@%p16 bra 	BB0_31;

	mad.lo.s32 	%r171, %r22, %r8, %r233;
	mul.wide.s32 	%rd59, %r171, 4;
	add.s64 	%rd60, %rd3, %rd59;
	ld.global.f32 	%f282, [%rd60];

BB0_31:
	st.shared.f32 	[%rd4+56], %f282;
	add.s32 	%r23, %r252, 15;
	setp.ge.s32	%p17, %r23, %r4;
	mov.f32 	%f281, %f143;
	@%p17 bra 	BB0_33;

	mad.lo.s32 	%r172, %r23, %r8, %r233;
	mul.wide.s32 	%rd61, %r172, 4;
	add.s64 	%rd62, %rd3, %rd61;
	ld.global.f32 	%f281, [%rd62];

BB0_33:
	st.shared.f32 	[%rd4+60], %f281;

BB0_34:
	setp.lt.s32	%p18, %r233, 16;
	setp.lt.s32	%p19, %r3, %r4;
	and.pred  	%p20, %p18, %p19;
	@!%p20 bra 	BB0_36;
	bra.uni 	BB0_35;

BB0_35:
	mul.wide.s32 	%rd63, %r3, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.u32 	%r173, [%rd64];
	mul.wide.s32 	%rd65, %r233, 4;
	mov.u64 	%rd66, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_;
	add.s64 	%rd67, %rd66, %rd65;
	st.shared.u32 	[%rd67], %r173;
	add.s64 	%rd68, %rd1, %rd63;
	ld.global.u32 	%r174, [%rd68];
	mov.u64 	%rd69, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_;
	add.s64 	%rd70, %rd69, %rd65;
	st.shared.u32 	[%rd70], %r174;

BB0_36:
	add.s32 	%r251, %r252, 1;
	setp.eq.s32	%p22, %r7, 1;
	and.pred  	%p23, %p18, %p22;
	cvt.s64.s32	%rd5, %r233;
	mul.wide.s32 	%rd71, %r233, 4;
	mov.u64 	%rd72, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200250_34_non_const_vrDc1_;
	add.s64 	%rd6, %rd72, %rd71;
	@!%p23 bra 	BB0_42;
	bra.uni 	BB0_37;

BB0_37:
	mov.u32 	%r232, 0;
	st.shared.u32 	[%rd6], %r232;
	mov.f32 	%f297, 0f00000000;
	setp.lt.s32	%p24, %r8, 1;
	@%p24 bra 	BB0_41;

	mov.u64 	%rd74, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200247_34_non_const_mrFet1_;
	add.s64 	%rd96, %rd74, %rd71;
	mov.f32 	%f297, 0f00000000;

BB0_39:
	ld.shared.f32 	%f161, [%rd96];
	fma.rn.f32 	%f297, %f161, %f161, %f297;
	add.s64 	%rd96, %rd96, 64;
	add.s32 	%r232, %r232, 1;
	setp.lt.s32	%p25, %r232, %r8;
	@%p25 bra 	BB0_39;

	st.shared.f32 	[%rd6], %f297;

BB0_41:
	mul.f32 	%f162, %f297, %f142;
	st.shared.f32 	[%rd6], %f162;

BB0_42:
	bar.sync 	0;
	add.s32 	%r250, %r252, 2;
	add.s32 	%r249, %r252, 3;
	add.s32 	%r248, %r252, 4;
	add.s32 	%r247, %r252, 5;
	add.s32 	%r246, %r252, 6;
	add.s32 	%r245, %r252, 7;
	add.s32 	%r244, %r252, 8;
	add.s32 	%r243, %r252, 9;
	add.s32 	%r242, %r252, 10;
	add.s32 	%r241, %r252, 11;
	add.s32 	%r240, %r252, 12;
	add.s32 	%r239, %r252, 13;
	add.s32 	%r238, %r252, 14;
	add.s32 	%r237, %r252, 15;
	mov.f32 	%f361, 0f7F7FF023;
	mov.f32 	%f360, %f361;
	mov.f32 	%f359, %f361;
	mov.f32 	%f358, %f361;
	mov.f32 	%f357, %f361;
	mov.f32 	%f356, %f361;
	mov.f32 	%f355, %f361;
	mov.f32 	%f354, %f361;
	mov.f32 	%f353, %f361;
	mov.f32 	%f352, %f361;
	mov.f32 	%f351, %f361;
	mov.f32 	%f350, %f361;
	mov.f32 	%f349, %f361;
	mov.f32 	%f348, %f361;
	mov.f32 	%f347, %f361;
	mov.f32 	%f346, %f361;
	setp.ge.s32	%p26, %r233, %r5;
	@%p26 bra 	BB0_47;

	mov.u32 	%r41, %ntid.x;
	ld.shared.u32 	%r42, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_];
	ld.shared.u32 	%r43, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_];
	ld.shared.u32 	%r44, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+4];
	ld.shared.u32 	%r45, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+4];
	ld.shared.u32 	%r46, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+8];
	ld.shared.u32 	%r47, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+8];
	ld.shared.u32 	%r48, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+12];
	ld.shared.u32 	%r49, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+12];
	ld.shared.u32 	%r50, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+16];
	ld.shared.u32 	%r51, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+16];
	ld.shared.u32 	%r52, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+20];
	ld.shared.u32 	%r53, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+20];
	ld.shared.u32 	%r54, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+24];
	ld.shared.u32 	%r55, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+24];
	ld.shared.u32 	%r56, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+28];
	ld.shared.u32 	%r57, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+28];
	ld.shared.u32 	%r58, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+32];
	ld.shared.u32 	%r59, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+32];
	ld.shared.u32 	%r60, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+36];
	ld.shared.u32 	%r61, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+36];
	ld.shared.u32 	%r62, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+40];
	ld.shared.u32 	%r63, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+40];
	ld.shared.u32 	%r64, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+44];
	ld.shared.u32 	%r65, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+44];
	ld.shared.u32 	%r66, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+48];
	ld.shared.u32 	%r67, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+48];
	ld.shared.u32 	%r68, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+52];
	ld.shared.u32 	%r69, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+52];
	ld.shared.u32 	%r70, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+56];
	ld.shared.u32 	%r71, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+56];
	ld.shared.u32 	%r72, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200246_32_non_const_viiRho1_ord_+60];
	ld.shared.u32 	%r73, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200245_32_non_const_viiSpk1_ord_+60];
	mul.lo.s32 	%r74, %r41, %r8;
	mul.lo.s32 	%r75, %r233, %r8;
	add.s32 	%r250, %r252, 2;
	add.s32 	%r249, %r252, 3;
	add.s32 	%r248, %r252, 4;
	add.s32 	%r247, %r252, 5;
	add.s32 	%r246, %r252, 6;
	add.s32 	%r245, %r252, 7;
	add.s32 	%r244, %r252, 8;
	add.s32 	%r243, %r252, 9;
	add.s32 	%r242, %r252, 10;
	add.s32 	%r241, %r252, 11;
	add.s32 	%r240, %r252, 12;
	add.s32 	%r239, %r252, 13;
	add.s32 	%r238, %r252, 14;
	add.s32 	%r237, %r252, 15;
	mov.f32 	%f361, 0f7F7FF023;
	mov.f32 	%f360, %f361;
	mov.f32 	%f359, %f361;
	mov.f32 	%f358, %f361;
	mov.f32 	%f357, %f361;
	mov.f32 	%f356, %f361;
	mov.f32 	%f355, %f361;
	mov.f32 	%f354, %f361;
	mov.f32 	%f353, %f361;
	mov.f32 	%f352, %f361;
	mov.f32 	%f351, %f361;
	mov.f32 	%f350, %f361;
	mov.f32 	%f349, %f361;
	mov.f32 	%f348, %f361;
	mov.f32 	%f347, %f361;
	mov.f32 	%f346, %f361;
	mov.u32 	%r177, 0;
	mov.u32 	%r236, %r177;

BB0_44:
	mad.lo.s32 	%r179, %r74, %r236, %r75;
	mul.wide.s32 	%rd76, %r179, 4;
	add.s64 	%rd98, %rd3, %rd76;
	mul.wide.s32 	%rd77, %r233, 4;
	add.s64 	%rd78, %rd2, %rd77;
	add.s64 	%rd79, %rd1, %rd77;
	ld.global.u32 	%r108, [%rd79];
	ld.global.u32 	%r109, [%rd78];
	mov.f32 	%f344, 0f00000000;
	mov.f32 	%f341, %f344;
	mov.f32 	%f338, %f344;
	mov.f32 	%f335, %f344;
	mov.f32 	%f332, %f344;
	mov.f32 	%f329, %f344;
	mov.f32 	%f326, %f344;
	mov.f32 	%f323, %f344;
	mov.f32 	%f320, %f344;
	mov.f32 	%f317, %f344;
	mov.f32 	%f314, %f344;
	mov.f32 	%f311, %f344;
	mov.f32 	%f308, %f344;
	mov.f32 	%f305, %f344;
	mov.f32 	%f302, %f344;
	mov.f32 	%f299, %f344;
	mov.f32 	%f345, %f344;
	mov.f32 	%f342, %f344;
	mov.f32 	%f339, %f344;
	mov.f32 	%f336, %f344;
	mov.f32 	%f333, %f344;
	mov.f32 	%f330, %f344;
	mov.f32 	%f327, %f344;
	mov.f32 	%f324, %f344;
	mov.f32 	%f321, %f344;
	mov.f32 	%f318, %f344;
	mov.f32 	%f315, %f344;
	mov.f32 	%f312, %f344;
	mov.f32 	%f309, %f344;
	mov.f32 	%f306, %f344;
	mov.f32 	%f303, %f344;
	mov.f32 	%f300, %f344;
	mov.u64 	%rd97, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200247_34_non_const_mrFet1_;
	setp.lt.s32	%p27, %r8, 1;
	mov.u32 	%r235, %r177;
	@%p27 bra 	BB0_46;

BB0_45:
	mov.u32 	%r110, %r235;
	ld.shared.f32 	%f227, [%rd97];
	ld.global.f32 	%f228, [%rd98];
	sub.f32 	%f229, %f228, %f227;
	fma.rn.f32 	%f345, %f229, %f229, %f345;
	ld.shared.f32 	%f230, [%rd97+4];
	sub.f32 	%f231, %f228, %f230;
	fma.rn.f32 	%f342, %f231, %f231, %f342;
	ld.shared.f32 	%f232, [%rd97+8];
	sub.f32 	%f233, %f228, %f232;
	fma.rn.f32 	%f339, %f233, %f233, %f339;
	ld.shared.f32 	%f234, [%rd97+12];
	sub.f32 	%f235, %f228, %f234;
	fma.rn.f32 	%f336, %f235, %f235, %f336;
	ld.shared.f32 	%f236, [%rd97+16];
	sub.f32 	%f237, %f228, %f236;
	fma.rn.f32 	%f333, %f237, %f237, %f333;
	ld.shared.f32 	%f238, [%rd97+20];
	sub.f32 	%f239, %f228, %f238;
	fma.rn.f32 	%f330, %f239, %f239, %f330;
	ld.shared.f32 	%f240, [%rd97+24];
	sub.f32 	%f241, %f228, %f240;
	fma.rn.f32 	%f327, %f241, %f241, %f327;
	ld.shared.f32 	%f242, [%rd97+28];
	sub.f32 	%f243, %f228, %f242;
	fma.rn.f32 	%f324, %f243, %f243, %f324;
	ld.shared.f32 	%f244, [%rd97+32];
	sub.f32 	%f245, %f228, %f244;
	fma.rn.f32 	%f321, %f245, %f245, %f321;
	ld.shared.f32 	%f246, [%rd97+36];
	sub.f32 	%f247, %f228, %f246;
	fma.rn.f32 	%f318, %f247, %f247, %f318;
	ld.shared.f32 	%f248, [%rd97+40];
	sub.f32 	%f249, %f228, %f248;
	fma.rn.f32 	%f315, %f249, %f249, %f315;
	ld.shared.f32 	%f250, [%rd97+44];
	sub.f32 	%f251, %f228, %f250;
	fma.rn.f32 	%f312, %f251, %f251, %f312;
	ld.shared.f32 	%f252, [%rd97+48];
	sub.f32 	%f253, %f228, %f252;
	fma.rn.f32 	%f309, %f253, %f253, %f309;
	ld.shared.f32 	%f254, [%rd97+52];
	sub.f32 	%f255, %f228, %f254;
	fma.rn.f32 	%f306, %f255, %f255, %f306;
	ld.shared.f32 	%f256, [%rd97+56];
	sub.f32 	%f257, %f228, %f256;
	fma.rn.f32 	%f303, %f257, %f257, %f303;
	ld.shared.f32 	%f258, [%rd97+60];
	sub.f32 	%f259, %f228, %f258;
	fma.rn.f32 	%f300, %f259, %f259, %f300;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 64;
	add.s32 	%r111, %r110, 1;
	setp.lt.s32	%p28, %r111, %r8;
	mov.u32 	%r235, %r111;
	mov.f32 	%f299, %f300;
	mov.f32 	%f302, %f303;
	mov.f32 	%f305, %f306;
	mov.f32 	%f308, %f309;
	mov.f32 	%f311, %f312;
	mov.f32 	%f314, %f315;
	mov.f32 	%f317, %f318;
	mov.f32 	%f320, %f321;
	mov.f32 	%f323, %f324;
	mov.f32 	%f326, %f327;
	mov.f32 	%f329, %f330;
	mov.f32 	%f332, %f333;
	mov.f32 	%f335, %f336;
	mov.f32 	%f338, %f339;
	mov.f32 	%f341, %f342;
	mov.f32 	%f344, %f345;
	@%p28 bra 	BB0_45;

BB0_46:
	setp.lt.s32	%p29, %r108, %r42;
	sub.s32 	%r180, %r43, %r109;
	setp.lt.s32	%p30, %r180, 0;
	sub.s32 	%r181, %r109, %r43;
	selp.b32	%r182, %r181, %r180, %p30;
	setp.le.s32	%p31, %r182, %r6;
	and.pred  	%p32, %p29, %p31;
	setp.lt.s32	%p33, %r108, %r44;
	sub.s32 	%r183, %r45, %r109;
	setp.lt.s32	%p34, %r183, 0;
	sub.s32 	%r184, %r109, %r45;
	selp.b32	%r185, %r184, %r183, %p34;
	setp.le.s32	%p35, %r185, %r6;
	and.pred  	%p36, %p33, %p35;
	setp.lt.s32	%p37, %r108, %r46;
	sub.s32 	%r186, %r47, %r109;
	setp.lt.s32	%p38, %r186, 0;
	sub.s32 	%r187, %r109, %r47;
	selp.b32	%r188, %r187, %r186, %p38;
	setp.le.s32	%p39, %r188, %r6;
	and.pred  	%p40, %p37, %p39;
	setp.lt.s32	%p41, %r108, %r48;
	sub.s32 	%r189, %r49, %r109;
	setp.lt.s32	%p42, %r189, 0;
	sub.s32 	%r190, %r109, %r49;
	selp.b32	%r191, %r190, %r189, %p42;
	setp.le.s32	%p43, %r191, %r6;
	and.pred  	%p44, %p41, %p43;
	setp.lt.s32	%p45, %r108, %r50;
	sub.s32 	%r192, %r51, %r109;
	setp.lt.s32	%p46, %r192, 0;
	sub.s32 	%r193, %r109, %r51;
	selp.b32	%r194, %r193, %r192, %p46;
	setp.le.s32	%p47, %r194, %r6;
	and.pred  	%p48, %p45, %p47;
	setp.lt.s32	%p49, %r108, %r52;
	sub.s32 	%r195, %r53, %r109;
	setp.lt.s32	%p50, %r195, 0;
	sub.s32 	%r196, %r109, %r53;
	selp.b32	%r197, %r196, %r195, %p50;
	setp.le.s32	%p51, %r197, %r6;
	and.pred  	%p52, %p49, %p51;
	setp.lt.s32	%p53, %r108, %r54;
	sub.s32 	%r198, %r55, %r109;
	setp.lt.s32	%p54, %r198, 0;
	sub.s32 	%r199, %r109, %r55;
	selp.b32	%r200, %r199, %r198, %p54;
	setp.le.s32	%p55, %r200, %r6;
	and.pred  	%p56, %p53, %p55;
	setp.lt.s32	%p57, %r108, %r56;
	sub.s32 	%r201, %r57, %r109;
	setp.lt.s32	%p58, %r201, 0;
	sub.s32 	%r202, %r109, %r57;
	selp.b32	%r203, %r202, %r201, %p58;
	setp.le.s32	%p59, %r203, %r6;
	and.pred  	%p60, %p57, %p59;
	setp.lt.s32	%p61, %r108, %r58;
	sub.s32 	%r204, %r59, %r109;
	setp.lt.s32	%p62, %r204, 0;
	sub.s32 	%r205, %r109, %r59;
	selp.b32	%r206, %r205, %r204, %p62;
	setp.le.s32	%p63, %r206, %r6;
	and.pred  	%p64, %p61, %p63;
	setp.lt.s32	%p65, %r108, %r60;
	sub.s32 	%r207, %r61, %r109;
	setp.lt.s32	%p66, %r207, 0;
	sub.s32 	%r208, %r109, %r61;
	selp.b32	%r209, %r208, %r207, %p66;
	setp.le.s32	%p67, %r209, %r6;
	and.pred  	%p68, %p65, %p67;
	setp.lt.s32	%p69, %r108, %r62;
	sub.s32 	%r210, %r63, %r109;
	setp.lt.s32	%p70, %r210, 0;
	sub.s32 	%r211, %r109, %r63;
	selp.b32	%r212, %r211, %r210, %p70;
	setp.le.s32	%p71, %r212, %r6;
	and.pred  	%p72, %p69, %p71;
	setp.lt.s32	%p73, %r108, %r64;
	sub.s32 	%r213, %r65, %r109;
	setp.lt.s32	%p74, %r213, 0;
	sub.s32 	%r214, %r109, %r65;
	selp.b32	%r215, %r214, %r213, %p74;
	setp.le.s32	%p75, %r215, %r6;
	and.pred  	%p76, %p73, %p75;
	setp.lt.s32	%p77, %r108, %r66;
	sub.s32 	%r216, %r67, %r109;
	setp.lt.s32	%p78, %r216, 0;
	sub.s32 	%r217, %r109, %r67;
	selp.b32	%r218, %r217, %r216, %p78;
	setp.le.s32	%p79, %r218, %r6;
	and.pred  	%p80, %p77, %p79;
	setp.lt.s32	%p81, %r108, %r68;
	sub.s32 	%r219, %r69, %r109;
	setp.lt.s32	%p82, %r219, 0;
	sub.s32 	%r220, %r109, %r69;
	selp.b32	%r221, %r220, %r219, %p82;
	setp.le.s32	%p83, %r221, %r6;
	and.pred  	%p84, %p81, %p83;
	setp.lt.s32	%p85, %r108, %r70;
	sub.s32 	%r222, %r71, %r109;
	setp.lt.s32	%p86, %r222, 0;
	sub.s32 	%r223, %r109, %r71;
	selp.b32	%r224, %r223, %r222, %p86;
	setp.le.s32	%p87, %r224, %r6;
	and.pred  	%p88, %p85, %p87;
	setp.lt.s32	%p89, %r108, %r72;
	sub.s32 	%r225, %r73, %r109;
	setp.lt.s32	%p90, %r225, 0;
	sub.s32 	%r226, %r109, %r73;
	selp.b32	%r227, %r226, %r225, %p90;
	setp.le.s32	%p91, %r227, %r6;
	and.pred  	%p92, %p89, %p91;
	setp.lt.f32	%p93, %f344, %f346;
	and.pred  	%p94, %p32, %p93;
	selp.b32	%r252, %r233, %r252, %p94;
	selp.f32	%f346, %f344, %f346, %p94;
	setp.lt.f32	%p95, %f341, %f347;
	and.pred  	%p96, %p36, %p95;
	selp.b32	%r251, %r233, %r251, %p96;
	selp.f32	%f347, %f341, %f347, %p96;
	setp.lt.f32	%p97, %f338, %f348;
	and.pred  	%p98, %p40, %p97;
	selp.b32	%r250, %r233, %r250, %p98;
	selp.f32	%f348, %f338, %f348, %p98;
	setp.lt.f32	%p99, %f335, %f349;
	and.pred  	%p100, %p44, %p99;
	selp.b32	%r249, %r233, %r249, %p100;
	selp.f32	%f349, %f335, %f349, %p100;
	setp.lt.f32	%p101, %f332, %f350;
	and.pred  	%p102, %p48, %p101;
	selp.b32	%r248, %r233, %r248, %p102;
	selp.f32	%f350, %f332, %f350, %p102;
	setp.lt.f32	%p103, %f329, %f351;
	and.pred  	%p104, %p52, %p103;
	selp.b32	%r247, %r233, %r247, %p104;
	selp.f32	%f351, %f329, %f351, %p104;
	setp.lt.f32	%p105, %f326, %f352;
	and.pred  	%p106, %p56, %p105;
	selp.b32	%r246, %r233, %r246, %p106;
	selp.f32	%f352, %f326, %f352, %p106;
	setp.lt.f32	%p107, %f323, %f353;
	and.pred  	%p108, %p60, %p107;
	selp.b32	%r245, %r233, %r245, %p108;
	selp.f32	%f353, %f323, %f353, %p108;
	setp.lt.f32	%p109, %f320, %f354;
	and.pred  	%p110, %p64, %p109;
	selp.b32	%r244, %r233, %r244, %p110;
	selp.f32	%f354, %f320, %f354, %p110;
	setp.lt.f32	%p111, %f317, %f355;
	and.pred  	%p112, %p68, %p111;
	selp.b32	%r243, %r233, %r243, %p112;
	selp.f32	%f355, %f317, %f355, %p112;
	setp.lt.f32	%p113, %f314, %f356;
	and.pred  	%p114, %p72, %p113;
	selp.b32	%r242, %r233, %r242, %p114;
	selp.f32	%f356, %f314, %f356, %p114;
	setp.lt.f32	%p115, %f311, %f357;
	and.pred  	%p116, %p76, %p115;
	selp.b32	%r241, %r233, %r241, %p116;
	selp.f32	%f357, %f311, %f357, %p116;
	setp.lt.f32	%p117, %f308, %f358;
	and.pred  	%p118, %p80, %p117;
	selp.b32	%r240, %r233, %r240, %p118;
	selp.f32	%f358, %f308, %f358, %p118;
	setp.lt.f32	%p119, %f305, %f359;
	and.pred  	%p120, %p84, %p119;
	selp.b32	%r239, %r233, %r239, %p120;
	selp.f32	%f359, %f305, %f359, %p120;
	setp.lt.f32	%p121, %f302, %f360;
	and.pred  	%p122, %p88, %p121;
	selp.b32	%r238, %r233, %r238, %p122;
	selp.f32	%f360, %f302, %f360, %p122;
	setp.lt.f32	%p123, %f299, %f361;
	and.pred  	%p124, %p92, %p123;
	selp.b32	%r237, %r233, %r237, %p124;
	selp.f32	%f361, %f299, %f361, %p124;
	add.s32 	%r233, %r41, %r233;
	setp.lt.s32	%p125, %r233, %r5;
	add.s32 	%r236, %r236, 1;
	@%p125 bra 	BB0_44;

BB0_47:
	shl.b64 	%rd80, %rd5, 6;
	mov.u64 	%rd81, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200248_34_non_const_mrDelta1_;
	add.s64 	%rd82, %rd81, %rd80;
	st.shared.f32 	[%rd82], %f346;
	mov.u64 	%rd83, _Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f$__cuda_local_var_200249_41_non_const_miNneigh1_;
	add.s64 	%rd84, %rd83, %rd80;
	st.shared.f32 	[%rd82+4], %f347;
	st.shared.f32 	[%rd82+8], %f348;
	st.shared.f32 	[%rd82+12], %f349;
	st.shared.f32 	[%rd82+16], %f350;
	st.shared.f32 	[%rd82+20], %f351;
	st.shared.f32 	[%rd82+24], %f352;
	st.shared.f32 	[%rd82+28], %f353;
	st.shared.f32 	[%rd82+32], %f354;
	st.shared.f32 	[%rd82+36], %f355;
	st.shared.f32 	[%rd82+40], %f356;
	st.shared.f32 	[%rd82+44], %f357;
	st.shared.f32 	[%rd82+48], %f358;
	st.shared.f32 	[%rd82+52], %f359;
	st.shared.f32 	[%rd82+56], %f360;
	st.shared.f32 	[%rd82+60], %f361;
	st.shared.u32 	[%rd84], %r252;
	st.shared.u32 	[%rd84+4], %r251;
	st.shared.u32 	[%rd84+8], %r250;
	st.shared.u32 	[%rd84+12], %r249;
	st.shared.u32 	[%rd84+16], %r248;
	st.shared.u32 	[%rd84+20], %r247;
	st.shared.u32 	[%rd84+24], %r246;
	st.shared.u32 	[%rd84+28], %r245;
	st.shared.u32 	[%rd84+32], %r244;
	st.shared.u32 	[%rd84+36], %r243;
	st.shared.u32 	[%rd84+40], %r242;
	st.shared.u32 	[%rd84+44], %r241;
	st.shared.u32 	[%rd84+48], %r240;
	st.shared.u32 	[%rd84+52], %r239;
	st.shared.u32 	[%rd84+56], %r238;
	st.shared.u32 	[%rd84+60], %r237;
	bar.sync 	0;
	mov.u32 	%r230, %tid.x;
	setp.gt.s32	%p126, %r230, 15;
	@%p126 bra 	BB0_64;

	mov.u32 	%r146, %ntid.x;
	setp.eq.s32	%p127, %r146, 0;
	mov.f32 	%f365, 0f7F7FF023;
	mov.u32 	%r258, %r3;
	@%p127 bra 	BB0_53;

	mov.u32 	%r231, %tid.x;
	mul.wide.s32 	%rd93, %r231, 4;
	add.s64 	%rd100, %rd83, %rd93;
	add.s64 	%rd99, %rd81, %rd93;
	mov.f32 	%f366, 0f7F7FF023;
	mov.u32 	%r253, 0;
	mov.u32 	%r259, %r3;

BB0_50:
	mov.f32 	%f362, %f366;
	mov.f32 	%f132, %f362;
	mov.u32 	%r255, %r259;
	mov.u32 	%r260, %r255;
	ld.shared.f32 	%f133, [%rd99];
	setp.geu.f32	%p128, %f133, %f132;
	mov.f32 	%f367, %f132;
	@%p128 bra 	BB0_52;

	ld.shared.u32 	%r260, [%rd100];
	mov.f32 	%f367, %f133;

BB0_52:
	mov.f32 	%f366, %f367;
	mov.u32 	%r259, %r260;
	add.s64 	%rd100, %rd100, 64;
	add.s64 	%rd99, %rd99, 64;
	add.s32 	%r253, %r253, 1;
	setp.lt.u32	%p129, %r253, %r146;
	mov.u32 	%r257, %r259;
	mov.u32 	%r258, %r257;
	mov.f32 	%f365, %f366;
	@%p129 bra 	BB0_50;

BB0_53:
	mov.u32 	%r152, %r258;
	setp.ge.s32	%p130, %r3, %r4;
	@%p130 bra 	BB0_64;

	ld.param.u64 	%rd94, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_0];
	cvta.to.global.u64 	%rd88, %rd94;
	setp.eq.s32	%p131, %r7, 0;
	mul.wide.s32 	%rd89, %r3, 4;
	add.s64 	%rd21, %rd88, %rd89;
	@%p131 bra 	BB0_59;

	setp.lt.f32	%p132, %f365, 0f00000000;
	@%p132 bra 	BB0_57;
	bra.uni 	BB0_56;

BB0_57:
	neg.f32 	%f368, %f365;
	bra.uni 	BB0_58;

BB0_59:
	setp.lt.f32	%p133, %f365, 0f00000000;
	@%p133 bra 	BB0_61;
	bra.uni 	BB0_60;

BB0_61:
	neg.f32 	%f369, %f365;
	bra.uni 	BB0_62;

BB0_56:
	ld.shared.f32 	%f262, [%rd6];
	div.rn.f32 	%f368, %f365, %f262;

BB0_58:
	sqrt.rn.f32 	%f263, %f368;
	st.global.f32 	[%rd21], %f263;
	bra.uni 	BB0_63;

BB0_60:
	ld.param.f32 	%f265, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_6];
	div.rn.f32 	%f369, %f365, %f265;

BB0_62:
	sqrt.rn.f32 	%f264, %f369;
	st.global.f32 	[%rd21], %f264;

BB0_63:
	ld.param.u64 	%rd95, [_Z15jrc3_cuda_deltaPfPjPKfPKiS4_S4_f_param_1];
	cvta.to.global.u64 	%rd90, %rd95;
	add.s32 	%r229, %r152, 1;
	add.s64 	%rd92, %rd90, %rd89;
	st.global.u32 	[%rd92], %r229;

BB0_64:
	ret;
}


