


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; GPIO Registers
    3 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
    4 00000000         ;PORT A base address EQU 0x40004000
    5 00000000 4000451C 
                       PORTA_DEN
                               EQU              0x4000451C  ; Digital Enable
    6 00000000 4000452C 
                       PORTA_PCTL
                               EQU              0x4000452C  ; Alternate functio
                                                            n select
    7 00000000 40004420 
                       PORTA_AFSEL
                               EQU              0x40004420  ; Enable Alt functi
                                                            ons
    8 00000000 40004528 
                       PORTA_AMSEL
                               EQU              0x40004528  ; Enable analog
    9 00000000 40004400 
                       PORTA_DIR
                               EQU              0x40004400  ;Set direction
   10 00000000 400043FC 
                       PORTA_DATA
                               EQU              0x400043FC
   11 00000000         ;PORT E base address EQU 0x40024000
   12 00000000 4002451C 
                       PORTE_DEN
                               EQU              0x4002451C  ; Digital Enable
   13 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   14 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   15 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   16 00000000 40024400 
                       PORTE_DIR
                               EQU              0x40024400  ;Set direction
   17 00000000         ;PORT F base address EQU 0x40025000
   18 00000000 4002551C 
                       PORTF_DEN
                               EQU              0x4002551C  ; Digital Enable
   19 00000000 4002552C 
                       PORTF_PCTL
                               EQU              0x4002552C  ; Alternate functio
                                                            n select
   20 00000000 40025420 
                       PORTF_AFSEL
                               EQU              0x40025420  ; Enable Alt functi
                                                            ons
   21 00000000 40025528 
                       PORTF_AMSEL



ARM Macro Assembler    Page 2 


                               EQU              0x40025528  ; Enable analog
   22 00000000 40025400 
                       PORTF_DIR
                               EQU              0x40025400  ;Set direction
   23 00000000 400253FC 
                       PORTF_DATA
                               EQU              0x400253FC
   24 00000000         ; ADC Registers
   25 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   26 00000000         ;ADC0 base address EQU 0x40038000
   27 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   28 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   29 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   30 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   31 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   32 00000000 40038080 
                       ADC0_SSMUX2
                               EQU              0x40038080  ; Input channel sel
                                                            ect
   33 00000000 40038084 
                       ADC0_SSCTL2
                               EQU              0x40038084  ; Sample sequence c
                                                            ontrol
   34 00000000 40038088 
                       ADC0_SSFIFO2
                               EQU              0x40038088  ; Channel 2 results
                                                            
   35 00000000 40038FC4 
                       ADC0_PP EQU              0x40038FC4  ; Sample rate
   36 00000000         ;SSI REGISTERS 
   37 00000000 400FE61C 
                       RCGCSSI EQU              0X400FE61C
   38 00000000 40008000 
                       SSICR0  EQU              0X40008000
   39 00000000 40008004 
                       SSICR1  EQU              0X40008004
   40 00000000 40008010 
                       SSICPSR EQU              0X40008010
   41 00000000         
   42 00000000         
   43 00000000         
   44 00000000                 AREA             routines, CODE, READONLY
   45 00000000                 THUMB
   46 00000000                 EXPORT           Init
   47 00000000         Init    PROC
   48 00000000 493D            LDR              R1, =RCGCSSI



ARM Macro Assembler    Page 3 


   49 00000002 6808            LDR              R0, [R1]
   50 00000004 F040 0001       ORR              R0, R0, #0x01
   51 00000008 6008            STR              R0, [R1]
   52 0000000A BF00            NOP
   53 0000000C BF00            NOP
   54 0000000E BF00            NOP
   55 00000010 BF00            NOP
   56 00000012 BF00            NOP
   57 00000014         
   58 00000014 4939            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   59 00000016 6808            LDR              R0, [R1]
   60 00000018 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   61 0000001C 6008            STR              R0, [R1]
   62 0000001E BF00            NOP
   63 00000020 BF00            NOP
   64 00000022 BF00            NOP                          ; Let clock stabili
                                                            ze
   65 00000024 BF00            NOP
   66 00000026 BF00            NOP
   67 00000028         
   68 00000028 4935            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   69 0000002A 6808            LDR              R0, [R1]
   70 0000002C F040 0031       ORR              R0, R0, #0x31
   71 00000030 6008            STR              R0, [R1]
   72 00000032 BF00            NOP
   73 00000034 BF00            NOP
   74 00000036 BF00            NOP                          ; Let clock stabili
                                                            ze
   75 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;   
   76 00000038         ;;;;;;;;;; SSI INITIALIZE 
   77 00000038         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;      
   78 00000038 4932            LDR              R1, =PORTA_DEN
   79 0000003A 6808            LDR              R0, [R1]
   80 0000003C F040 00EC       ORR              R0, R0, #0xEC
   81 00000040 6008            STR              R0, [R1]
   82 00000042         
   83 00000042 4931            LDR              R1, =PORTA_DIR
   84 00000044 F04F 00EC       MOV              R0, #0XEC
   85 00000048 6008            STR              R0, [R1]
   86 0000004A         
   87 0000004A 4930            LDR              R1, =PORTA_DATA
   88 0000004C 6808            LDR              R0,[R1]
   89 0000004E F041 0180       ORR              R1,#0x80
   90 00000052 6001            STR              R1,[R0]
   91 00000054         
   92 00000054 492E            LDR              R1, =PORTA_AFSEL
   93 00000056 6808            LDR              R0, [R1]
   94 00000058 F040 002C       ORR              R0, R0, #0x2C
   95 0000005C 6008            STR              R0, [R1]
   96 0000005E         
   97 0000005E 492D            LDR              R1, =PORTA_PCTL
   98 00000060 6808            LDR              R0, [R1]
   99 00000062 F242 2000 



ARM Macro Assembler    Page 4 


              F2C0 0020        MOV32            R0, #0x00202200
  100 0000006A 6008            STR              R0, [R1]
  101 0000006C         
  102 0000006C 492A            LDR              R1, =SSICR1
  103 0000006E 6808            LDR              R0, [R1]
  104 00000070 F020 0006       BIC              R0, R0, #0X06
  105 00000074 6008            STR              R0, [R1]
  106 00000076         
  107 00000076         
  108 00000076 4929            LDR              R1, =SSICPSR
  109 00000078 F04F 0006       MOV              R0, #6
  110 0000007C 6008            STR              R0, [R1]
  111 0000007E         
  112 0000007E 4928            LDR              R1, =SSICR0
  113 00000080 F240 00C7 
              F2C0 0000        MOV32            R0, #0XC7
  114 00000088 6008            STR              R0, [R1]
  115 0000008A         
  116 0000008A 4923            LDR              R1, =SSICR1
  117 0000008C 6808            LDR              R0, [R1]
  118 0000008E F040 0002       ORR              R0, R0, #0X02
  119 00000092 6008            STR              R0, [R1]
  120 00000094         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;   
  121 00000094         ;;;;;;;;;; ADC INITIALIZE 
  122 00000094         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;
  123 00000094         ; Setup GPIO to make PE3 input for ADC0
  124 00000094         ; Setup GPIO to make PE2 input for ADC0
  125 00000094         ; Enable alternate functions
  126 00000094 4923            LDR              R1, =PORTE_AFSEL
  127 00000096 F04F 000C       MOV              R0, #0x0C   ; set bit 3-2 to en
                                                            able alt functions 
                                                            on PE3 AND PE2
  128 0000009A 6008            STR              R0, [R1]
  129 0000009C         
  130 0000009C         
  131 0000009C 4922            LDR              R1, =PORTE_DIR
  132 0000009E 6808            LDR              R0, [R1]
  133 000000A0 F020 000C       BIC              R0, R0, #0x0C ; set bit 3-2 to 
                                                            input for PE3 AND P
                                                            E2
  134 000000A4 6008            STR              R0, [R1]
  135 000000A6         ; PCTL does not have to be configured
  136 000000A6         ; since ADC0 is automatically selected when
  137 000000A6         ; port pin is set to analog.
  138 000000A6         ; Disable digital on PE3 AND PE2
  139 000000A6 4921            LDR              R1, =PORTE_DEN
  140 000000A8 6808            LDR              R0, [R1]
  141 000000AA F020 000C       BIC              R0, R0, #0x0C ; clear bit 3-2 t
                                                            o disable analog on
                                                             PE3 AND PE2
  142 000000AE 6008            STR              R0, [R1]
  143 000000B0         ; Enable analog on PE3
  144 000000B0 491F            LDR              R1, =PORTE_AMSEL
  145 000000B2 6808            LDR              R0, [R1]
  146 000000B4 F040 000C       ORR              R0, R0, #0x0C ; set bit 3-2 to 
                                                            enable analog on PE
                                                            3 AND PE2



ARM Macro Assembler    Page 5 


  147 000000B8 6008            STR              R0, [R1]
  148 000000BA         ; Disable sequencer while ADC setup
  149 000000BA 491E            LDR              R1, =ADC0_ACTSS
  150 000000BC 6808            LDR              R0, [R1]
  151 000000BE F020 0004       BIC              R0, R0, #0x04 ; clear bit 2 to 
                                                            disable seq 2
  152 000000C2 6008            STR              R0, [R1]
  153 000000C4         ; Select trigger source
  154 000000C4 491C            LDR              R1, =ADC0_EMUX
  155 000000C6 6808            LDR              R0, [R1]
  156 000000C8 F420 6070       BIC              R0, R0, #0x0F00 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
  157 000000CC 6008            STR              R0, [R1]    ; trigger
  158 000000CE         ; Select input channel
  159 000000CE 491B            LDR              R1, =ADC0_SSMUX2
  160 000000D0 F04F 0010       MOV              R0, #0X10   ;AIN0 AND AIN1 ARE 
                                                            INPUT
  161 000000D4 6008            STR              R0, [R1]
  162 000000D6         ; Config sample sequence
  163 000000D6 491A            LDR              R1, =ADC0_SSCTL2
  164 000000D8 6808            LDR              R0, [R1]
  165 000000DA F040 0060       ORR              R0, R0, #0x60 ; set bits 2:5 (I
                                                            E0, END1)
  166 000000DE 6008            STR              R0, [R1]
  167 000000E0         ; Set sample rate
  168 000000E0 4918            LDR              R1, =ADC0_PP
  169 000000E2 6808            LDR              R0, [R1]
  170 000000E4 F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             1 for 125k sps
  171 000000E8 6008            STR              R0, [R1]
  172 000000EA         ; Done with setup, enable sequencer
  173 000000EA 4912            LDR              R1, =ADC0_ACTSS
  174 000000EC 6808            LDR              R0, [R1]
  175 000000EE F040 0004       ORR              R0, R0, #0x04 ; set bit 2 to en
                                                            able seq 2
  176 000000F2 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et   
  177 000000F4 4770            BX               LR
  178 000000F6                 ENDP
  179 000000F6 00 00           ALIGN
  180 000000F8                 END
              400FE61C 
              400FE638 
              400FE608 
              4000451C 
              40004400 
              400043FC 
              40004420 
              4000452C 
              40008004 
              40008010 
              40008000 
              40024420 
              40024400 
              4002451C 
              40024528 
              40038000 



ARM Macro Assembler    Page 6 


              40038014 
              40038080 
              40038084 
              40038FC4 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\init.d -o.\objects\init.o -I.\RTE\_Target_1 -IC:\Keil
_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\CMSIS\
Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --
predefine="TM4C123GH6PM SETA 1" --list=.\listings\init.lst Init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Init 00000000

Symbol: Init
   Definitions
      At line 47 in file Init.s
   Uses
      At line 46 in file Init.s
Comment: Init used once
routines 00000000

Symbol: routines
   Definitions
      At line 44 in file Init.s
   Uses
      None
Comment: routines unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 27 in file Init.s
   Uses
      At line 149 in file Init.s
      At line 173 in file Init.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 30 in file Init.s
   Uses
      At line 154 in file Init.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 29 in file Init.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_PP 40038FC4

Symbol: ADC0_PP
   Definitions
      At line 35 in file Init.s
   Uses
      At line 168 in file Init.s
Comment: ADC0_PP used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 31 in file Init.s
   Uses
      None
Comment: ADC0_PSSI unused
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 28 in file Init.s
   Uses
      None
Comment: ADC0_RIS unused
ADC0_SSCTL2 40038084

Symbol: ADC0_SSCTL2
   Definitions
      At line 33 in file Init.s
   Uses
      At line 163 in file Init.s
Comment: ADC0_SSCTL2 used once
ADC0_SSFIFO2 40038088




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSFIFO2
   Definitions
      At line 34 in file Init.s
   Uses
      None
Comment: ADC0_SSFIFO2 unused
ADC0_SSMUX2 40038080

Symbol: ADC0_SSMUX2
   Definitions
      At line 32 in file Init.s
   Uses
      At line 159 in file Init.s
Comment: ADC0_SSMUX2 used once
PORTA_AFSEL 40004420

Symbol: PORTA_AFSEL
   Definitions
      At line 7 in file Init.s
   Uses
      At line 92 in file Init.s
Comment: PORTA_AFSEL used once
PORTA_AMSEL 40004528

Symbol: PORTA_AMSEL
   Definitions
      At line 8 in file Init.s
   Uses
      None
Comment: PORTA_AMSEL unused
PORTA_DATA 400043FC

Symbol: PORTA_DATA
   Definitions
      At line 10 in file Init.s
   Uses
      At line 87 in file Init.s
Comment: PORTA_DATA used once
PORTA_DEN 4000451C

Symbol: PORTA_DEN
   Definitions
      At line 5 in file Init.s
   Uses
      At line 78 in file Init.s
Comment: PORTA_DEN used once
PORTA_DIR 40004400

Symbol: PORTA_DIR
   Definitions
      At line 9 in file Init.s
   Uses
      At line 83 in file Init.s
Comment: PORTA_DIR used once
PORTA_PCTL 4000452C

Symbol: PORTA_PCTL
   Definitions
      At line 6 in file Init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 97 in file Init.s
Comment: PORTA_PCTL used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 14 in file Init.s
   Uses
      At line 126 in file Init.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 15 in file Init.s
   Uses
      At line 144 in file Init.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 12 in file Init.s
   Uses
      At line 139 in file Init.s
Comment: PORTE_DEN used once
PORTE_DIR 40024400

Symbol: PORTE_DIR
   Definitions
      At line 16 in file Init.s
   Uses
      At line 131 in file Init.s
Comment: PORTE_DIR used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 13 in file Init.s
   Uses
      None
Comment: PORTE_PCTL unused
PORTF_AFSEL 40025420

Symbol: PORTF_AFSEL
   Definitions
      At line 20 in file Init.s
   Uses
      None
Comment: PORTF_AFSEL unused
PORTF_AMSEL 40025528

Symbol: PORTF_AMSEL
   Definitions
      At line 21 in file Init.s
   Uses
      None
Comment: PORTF_AMSEL unused



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

PORTF_DATA 400253FC

Symbol: PORTF_DATA
   Definitions
      At line 23 in file Init.s
   Uses
      None
Comment: PORTF_DATA unused
PORTF_DEN 4002551C

Symbol: PORTF_DEN
   Definitions
      At line 18 in file Init.s
   Uses
      None
Comment: PORTF_DEN unused
PORTF_DIR 40025400

Symbol: PORTF_DIR
   Definitions
      At line 22 in file Init.s
   Uses
      None
Comment: PORTF_DIR unused
PORTF_PCTL 4002552C

Symbol: PORTF_PCTL
   Definitions
      At line 19 in file Init.s
   Uses
      None
Comment: PORTF_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 25 in file Init.s
   Uses
      At line 58 in file Init.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 3 in file Init.s
   Uses
      At line 68 in file Init.s
Comment: RCGCGPIO used once
RCGCSSI 400FE61C

Symbol: RCGCSSI
   Definitions
      At line 37 in file Init.s
   Uses
      At line 48 in file Init.s
Comment: RCGCSSI used once
SSICPSR 40008010

Symbol: SSICPSR



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 40 in file Init.s
   Uses
      At line 108 in file Init.s
Comment: SSICPSR used once
SSICR0 40008000

Symbol: SSICR0
   Definitions
      At line 38 in file Init.s
   Uses
      At line 112 in file Init.s
Comment: SSICR0 used once
SSICR1 40008004

Symbol: SSICR1
   Definitions
      At line 39 in file Init.s
   Uses
      At line 102 in file Init.s
      At line 116 in file Init.s

32 symbols
370 symbols in table
