// Seed: 3730552221
module module_0 ();
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  logic id_0,
    input  wor   id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  assign id_2 = id_1 * 1'b0 * 1'b0;
  final begin
    if (id_3) disable id_5;
    else begin
      id_5 <= id_0;
    end
  end
  id_6(
      .id_0(id_2)
  ); module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_2), .id_1(id_2)
  ); id_5 :
  assert property (@(1'd0 or 1) 1'd0)
  else;
  supply0 id_6 = 1;
  assign id_5 = 1;
  wire id_7;
  wire id_8;
  module_0();
  wire id_9, id_10, id_11, id_12;
endmodule
