{
  "nodes": [
    {
      "id": "PROJECT-A:COMP:GPIO_IN",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "GPIO_IN",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:GPIO_OUT",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "GPIO_OUT",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:axi_dma_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "axi_dma_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:axi_interconnect_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "axi_interconnect_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:axi_uartlite_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "axi_uartlite_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:axis2fifo",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "axis2fifo",
      "attributes": {
        "kind": "rtl_module",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:axis2fifo_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "axis2fifo_0",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 674
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:buf2u16",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "buf2u16",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 265
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:buf2u32",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "buf2u32",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 262
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:clk_wiz_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "clk_wiz_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dlmb_bram_if_cntlr",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dlmb_v10",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dlmb_v10",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dma_forward",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dma_forward",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 172
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dma_receive",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dma_receive",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 121
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dma_reset",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dma_reset",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 167
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dma_send",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dma_send",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 146
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:dma_sw_tone_gen",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "dma_sw_tone_gen",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 201
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:fifo2audpwm",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "fifo2audpwm",
      "attributes": {
        "kind": "rtl_module",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:fifo2audpwm_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "fifo2audpwm_0",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 680
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:fifo_generator_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "fifo_generator_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:get_gpio_data",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "get_gpio_data",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 108
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "ilmb_bram_if_cntlr",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:ilmb_v10",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "ilmb_v10",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:init",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "init",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 80
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:init_dma",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "init_dma",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:lmb_bram",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "lmb_bram",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:main",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "main",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 347
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:mdm_1",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "mdm_1",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:microblaze_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "microblaze_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:microblaze:10.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "microblaze_0_axi_intc",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "microblaze_0_axi_periph",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:microblaze_0_local_memory",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "microblaze_0_local_memory",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 683
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "microblaze_0_xlconcat",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:mig_7series_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "mig_7series_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:mig_7series:4.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:play_wav",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "play_wav",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 269
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:project_root",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "project_root",
      "attributes": {
        "kind": "project_anchor",
        "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:recv_wav",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "recv_wav",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 298
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:reset",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "reset",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "rst_mig_7series_0_81M",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:sys_clock",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "sys_clock",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 712
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:tone_generator",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "tone_generator",
      "attributes": {
        "kind": "rtl_module",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:tone_generator_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "tone_generator_0",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 694
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:COMP:uart_recv",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "uart_recv",
      "attributes": {
        "kind": "sw_function",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 250
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:xlconcat_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "xlconcat_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:COMP:xlconcat_1",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-A",
      "name": "xlconcat_1",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:CONSTRAINT:377691dab3",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-A",
      "name": "set_property_part",
      "attributes": {
        "constraint_type": "device",
        "spec": "xc7a50ticsg324-1L",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-A",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 180
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:CONSTRAINT:b0b65dac46",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-A",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 179
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:CONSTRAINT:cb11126592",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-A",
      "name": "project_part",
      "attributes": {
        "constraint_type": "device",
        "spec": "xc7a50ticsg324-1L",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:058834e075",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x41E00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg",
        "address_segment": "axi_dma_0/S_AXI_LITE/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 721
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:1f375150e9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg",
        "address_segment": "microblaze_0_axi_intc/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 725
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:2d6ec25914",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
        "address_segment": "mig_7series_0/memmap/memaddr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 726
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:33714c60e7",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "module_decl_fifo2audpwm",
      "attributes": {
        "evidence_type": "code",
        "detail": "module fifo2audpwm #(",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:3b639eb7a7",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_xlconcat_1",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:3b94cfef3c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_microblaze_0_xlconcat",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:43f6611bff",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40010000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_OUT/S_AXI/Reg] SEG_GPIO_OUT_Reg",
        "address_segment": "GPIO_OUT/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 720
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:56d259df07",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_dlmb_v10",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:5ecb474272",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg",
        "address_segment": "axi_uartlite_0/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 722
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:611354d30d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "module_decl_tone_generator",
      "attributes": {
        "evidence_type": "code",
        "detail": "module tone_generator #(",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:7038e45efd",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "module_decl_axis2fifo",
      "attributes": {
        "evidence_type": "code",
        "detail": "module axis2fifo #(",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:75d562fce2",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_GPIO_IN",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:7acc4abb92",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_clk_wiz_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:7ee8465907",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_ilmb_bram_if_cntlr",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:92cbaf588d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_axi_interconnect_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:976302f3b1",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_dlmb_bram_if_cntlr",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:a543daf5ae",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_xlconcat_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:b1fb3b0c4f",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_GPIO_OUT",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:bc363c9368",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_rst_mig_7series_0_81M",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:c0cc7555ff",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
        "address_segment": "mig_7series_0/memmap/memaddr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 727
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:c800c9f92d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_axi_uartlite_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:c8c90f1c0c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_microblaze_0_axi_intc",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:ce6a7b7c92",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
        "address_segment": "mig_7series_0/memmap/memaddr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 718
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:d1b39e3ebd",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_ilmb_v10",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:d6281b0b21",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_mdm_1",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:d847eb0725",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_axi_dma_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:d9775d85a5",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x40000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs GPIO_IN/S_AXI/Reg] SEG_GPIO_IN_Reg",
        "address_segment": "GPIO_IN/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 719
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:dae48b2655",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_mig_7series_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:e0d47ccf3a",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_lmb_bram",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:e4fe919ecc",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_microblaze_0_axi_periph",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:f10ccd164e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_microblaze_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:f285b5d2f9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x08000000 -offset 0x80000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs mig_7series_0/memmap/memaddr] SEG_mig_7series_0_memaddr",
        "address_segment": "mig_7series_0/memmap/memaddr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 717
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:f6b3c158e9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "ip_instantiation_fifo_generator_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:EVID:f779ac5315",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem",
        "address_segment": "microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 723
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:EVID:fa1e293ad3",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-A",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem",
        "address_segment": "microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 724
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:ISSUE:65e298c1ea",
      "node_type": "ISSUE",
      "project_id": "PROJECT-A",
      "name": "TODO in tone_generator.v:72",
      "attributes": {
        "severity": "medium",
        "description": "create AXI interface for configuration of INCREMENT and PACKET_SIZE params",
        "tag": "TODO"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 72
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:ISSUE:93cfc5c2b4",
      "node_type": "ISSUE",
      "project_id": "PROJECT-A",
      "name": "TODO in helloworld.c:173",
      "attributes": {
        "severity": "medium",
        "description": "modify tone_generator.v to support 8 bit audio...",
        "tag": "TODO"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 173
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-A:ISSUE:fpga_part_inconsistency",
      "node_type": "ISSUE",
      "project_id": "PROJECT-A",
      "name": "fpga_part_inconsistency",
      "attributes": {
        "severity": "critical",
        "description": "Project name/board says 100T but Tcl config targets 50T.",
        "actual_part": "xc7a50ticsg324-1L",
        "expected_from_name": "xc7a100tcsg324-1"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:ISSUE:hw_tone_not_working",
      "node_type": "ISSUE",
      "project_id": "PROJECT-A",
      "name": "hardware_tone_not_working",
      "attributes": {
        "severity": "high",
        "description": "Hardware tone generation is documented as not working."
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
      "node_type": "ISSUE",
      "project_id": "PROJECT-A",
      "name": "interrupts_disabled_in_software",
      "attributes": {
        "severity": "low",
        "description": "Interrupt infrastructure exists in hardware but software disables/polls."
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:PAT:dual_clock_fifo_cdc",
      "node_type": "PATTERN",
      "project_id": "PROJECT-A",
      "name": "DUAL_CLOCK_FIFO_CDC",
      "attributes": {
        "category": "signal_path",
        "description": "CDC handled by dual-clock FIFO",
        "indicator": "CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 576
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:PAT:interrupt_fanin",
      "node_type": "PATTERN",
      "project_id": "PROJECT-A",
      "name": "INTERRUPT_FANIN",
      "attributes": {
        "category": "signal_path",
        "description": "Multiple IRQ sources merged via xlconcat/axi_intc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-A:PAT:polling_control_loop",
      "node_type": "PATTERN",
      "project_id": "PROJECT-A",
      "name": "POLLING_CONTROL_LOOP",
      "attributes": {
        "category": "software_control",
        "description": "Polling loop for control instead of ISR"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:axi_bram",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "axi_bram",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "axi_bram_ctrl_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:axi_gpio_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "axi_gpio_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:axi_gpio_wrapper",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "axi_gpio_wrapper",
      "attributes": {
        "kind": "rtl_module",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:clk_wiz_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "clk_wiz_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "dlmb_bram_if_cntlr",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:dlmb_v10",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "dlmb_v10",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "ilmb_bram_if_cntlr",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:ilmb_v10",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "ilmb_v10",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:leds",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "leds",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 74
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:COMP:leds_8bits",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "leds_8bits",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 181
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:COMP:lmb_bram",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "lmb_bram",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:mdm_1",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "mdm_1",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:microblaze_0",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "microblaze_0",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "microblaze_0_axi_periph",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:project_root",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "project_root",
      "attributes": {
        "kind": "project_anchor",
        "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:reset_n",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "reset_n",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 85
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "rst_clk_wiz_0_100M",
      "attributes": {
        "kind": "ip_core",
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:COMP:switches_8bits",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "switches_8bits",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 182
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:COMP:sys_clock",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "sys_clock",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 126
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:COMP:sys_reset",
      "node_type": "COMPONENT",
      "project_id": "PROJECT-B",
      "name": "sys_reset",
      "attributes": {
        "kind": "inferred_from_connection",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 127
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:025752c5ae",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "axi_address_segment",
      "attributes": {
        "constraint_type": "axi_address_assignment",
        "spec": "addr_seg=axi_gpio_0/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:07cf89a2cd",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "config_polarity",
      "attributes": {
        "constraint_type": "ip_config",
        "spec": "POLARITY=ACTIVE_HIGH",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 115
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:0c1245e00f",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "create_clock",
      "attributes": {
        "constraint_type": "timing",
        "spec": "create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:1ab652be00",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:1ff3188672",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:2eba930441",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "config_polarity",
      "attributes": {
        "constraint_type": "ip_config",
        "spec": "POLARITY=ACTIVE_LOW",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 84
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:449c7ecb54",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "bd_clock_port",
      "attributes": {
        "constraint_type": "clock",
        "spec": "freq_hz=100000000",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:45ad944594",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 26
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:4e8dade1f5",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:56555be470",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:578c22f8cd",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "axi_addr_map_axi_gpio",
      "attributes": {
        "constraint_type": "axi_address_map",
        "peripheral": "AXI GPIO",
        "base_address": "0x40000000",
        "range": "64 KB",
        "access_or_status": "R/W",
        "spec": "AXI GPIO base=0x40000000 range=64 KB access=R/W",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:5929c59769",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:59334f5789",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:626c36ead9",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:6bf6a48253",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:6e569b09e5",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:73b7fa8572",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "config_freq_hz",
      "attributes": {
        "constraint_type": "ip_config",
        "spec": "FREQ_HZ=100000000",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 112
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:7f3c80b924",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:8ad791deaa",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:aa13fe6258",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "axi_address_segment",
      "attributes": {
        "constraint_type": "axi_address_assignment",
        "spec": "addr_seg=axi_gpio_0/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:aef11cc9c1",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "project_part",
      "attributes": {
        "constraint_type": "device",
        "spec": "xc7a200tsbg484-1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:be39a1ff0b",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:cf3500401e",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:d11faafeb6",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:dbdda74aa0",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "axi_addr_map_axi_gpio",
      "attributes": {
        "constraint_type": "axi_address_map",
        "peripheral": "AXI GPIO",
        "base_address": "0x40000000",
        "range": "64 KB",
        "access_or_status": " Assigned",
        "spec": "AXI GPIO base=0x40000000 range=64 KB access= Assigned",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:f45d957692",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "axi_address_segment",
      "attributes": {
        "constraint_type": "axi_address_assignment",
        "spec": "addr_seg=axi_bram_ctrl_0/S_AXI/Mem0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
      "node_type": "CONSTRAINT",
      "project_id": "PROJECT-B",
      "name": "pin_assignment",
      "attributes": {
        "constraint_type": "pin",
        "spec": "set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:012669b142",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "|   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 36
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:025752c5ae",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_assignment",
      "attributes": {
        "evidence_type": "tcl_address_assignment",
        "detail": "assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]",
        "address_segment": "axi_gpio_0/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:0842fe5472",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_map_row",
      "attributes": {
        "evidence_type": "address_map_table",
        "detail": "| AXI GPIO   | 0x40000000   | 64 KB |  Assigned |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:0a639afcab",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "module_decl_axi_gpio_wrapper",
      "attributes": {
        "evidence_type": "code",
        "detail": "module axi_gpio_wrapper (",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:17887fc99d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_bram_ctrl_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:1e1dad85d4",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": " BAARILI - Resource Utilization (Artix-7 xc7a200t):",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 174
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:24f04af39e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "Warning! LUT value is adjusted to account for LUT combining.",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 47
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:31bd9e433a",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "### Utilization Summary",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:354c5350a8",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:358a2d4b4d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_mdm_1",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:38a3beb28e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| **LMB BRAM (8 KB)** |  | 2 BRAM |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:41f7be9fb9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_gpio_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:42b220bb90",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 46
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:434b09760e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_dlmb_v10",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:466d8f2734",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT1       |   35 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 173
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:4ae5ac3470",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_gpio_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:519900aa2d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "|   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 35
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:56618b649c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "- AXI BRAM (32 KB) - AXI-attached memory",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 257
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:5682780d0e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "- LMB BRAM (32 KB) - Local memory",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 256
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:5b8b5721c2",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "Resource                  Used    Available    Utilization %",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:5ce3de5e20",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT2       |  124 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 166
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:60c618e1a3",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_gpio_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:60c8ead14c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT6       |  495 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 162
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:6269a6f3a9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_lmb_bram",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:6818f49971",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT3       |  283 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 164
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:6b86d8a23f",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi4lite_s_axi_awaddr",
      "attributes": {
        "evidence_type": "axi4lite_signal_binding",
        "signal": "s_axi_awaddr",
        "binding": "32'h0",
        "detail": ".s_axi_awaddr(32'h0),",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:6dc4a227e8",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "|     LUT as Distributed RAM |   64 |     0 |            |           |       |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:73f29112da",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "- **Memory:** LMB BRAM (8 KB)",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 110
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:74ee4fc754",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_property_query",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "puts \"   Range: [get_property RANGE $addr_seg]\\n\"",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 153
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:EVID:7635e88b70",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_segment_reference",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "set addr_seg [get_bd_addr_segs microblaze_0/Data/SEG_axi_gpio_0_Reg]",
        "address_segment": "microblaze_0/Data/SEG_axi_gpio_0_Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:EVID:778c9adb0e",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "     BRAM                                             ",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:77eb5a84b8",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "timing_metric",
      "attributes": {
        "evidence_type": "timing_report",
        "detail": "- **Timing:** WNS > 0 ns",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 93
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:78cbe9f69b",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "Utilization Design Information",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:80deb1d957",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:9546eedf25",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_rst_clk_wiz_0_100M",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:97c39b83fe",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "timing_metric",
      "attributes": {
        "evidence_type": "timing_report",
        "detail": " Timing: WNS > 0 ns (Clock constraints met)",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 181
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:9aef9a1d1c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi4lite_s_axi_araddr",
      "attributes": {
        "evidence_type": "axi4lite_signal_binding",
        "signal": "s_axi_araddr",
        "binding": "32'h0",
        "detail": ".s_axi_araddr(32'h0),",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:9f085e3f29",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": " **DSP Yok:** Logic-only implementation",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 39
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:a152bfe192",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_map_row",
      "attributes": {
        "evidence_type": "address_map_table",
        "detail": "| AXI GPIO   | 0x40000000   | 64 KB | R/W    |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:a48d5a974d",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT4       |  191 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 165
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:a890bf3adf",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_bram",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:a9a7a26c52",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi.",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 250
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:aa13fe6258",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_assignment",
      "attributes": {
        "evidence_type": "tcl_address_assignment",
        "detail": "assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]",
        "address_segment": "axi_gpio_0/S_AXI/Reg",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:abe3646562",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_clk_wiz_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:add9517fe1",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:b5d139a9a0",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": " **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin)",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:b8a0517427",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_bram_ctrl_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:c25fa0e7bf",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_rst_clk_wiz_0_100M",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:c2c4bcdbb1",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0_axi_periph",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:ccd618275f",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_mdm_1",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:cfd967f48c",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_property_query",
      "attributes": {
        "evidence_type": "tcl_address_query",
        "detail": "set base_addr [get_property OFFSET $addr_seg]",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 151
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "PROJECT-B:EVID:dccc0246e2",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_ilmb_v10",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e0ad3ab0f9",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "3. DSP",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 20
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e3357cfd2b",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_clk_wiz_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e4fee5a372",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "| LUT5       |  312 |                 LUT |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 163
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e595324ef5",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "|     LUT as Shift Register  |  123 |     0 |            |           |       |",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e59cbe9183",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_ilmb_bram_if_cntlr",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:e9aa35d3e8",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:ee01cc7320",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:f167615d0f",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_microblaze_0_axi_periph",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:f318cf9669",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_dlmb_bram_if_cntlr",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:f45d957692",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "axi_address_assignment",
      "attributes": {
        "evidence_type": "tcl_address_assignment",
        "detail": "assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]",
        "address_segment": "axi_bram_ctrl_0/S_AXI/Mem0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:f635c90d73",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_bram_ctrl_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:f686ae77ab",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "implementation_metric",
      "attributes": {
        "evidence_type": "report_metric",
        "detail": "3. DSP",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 84
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:EVID:fd97c5bf52",
      "node_type": "EVIDENCE",
      "project_id": "PROJECT-B",
      "name": "ip_instantiation_axi_gpio_0",
      "attributes": {
        "evidence_type": "tcl_instantiation",
        "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
        "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:ISSUE:667f647a62",
      "node_type": "ISSUE",
      "project_id": "PROJECT-B",
      "name": "critical_warning",
      "attributes": {
        "severity": "medium",
        "description": "CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:ISSUE:b03b6a20ca",
      "node_type": "ISSUE",
      "project_id": "PROJECT-B",
      "name": "critical_warning",
      "attributes": {
        "severity": "medium",
        "description": "CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 74
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:ISSUE:duplicate_clock_constraints",
      "node_type": "ISSUE",
      "project_id": "PROJECT-B",
      "name": "duplicate_clock_constraints",
      "attributes": {
        "severity": "medium",
        "description": "Clock override warning indicates duplicate clock constraints."
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:ISSUE:reset_polarity_conflict",
      "node_type": "ISSUE",
      "project_id": "PROJECT-B",
      "name": "reset_polarity_conflict",
      "attributes": {
        "severity": "medium",
        "description": "sys_reset is declared ACTIVE_HIGH but connected to resetn pin."
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:PAT:axi_tie_off",
      "node_type": "PATTERN",
      "project_id": "PROJECT-B",
      "name": "AXI_TIE_OFF",
      "attributes": {
        "category": "educational",
        "description": "Standalone AXI slave signal tie-off pattern",
        "indicators": [
          "awvalid=0",
          "arvalid=0",
          "wvalid=0",
          "bready=1",
          "rready=1"
        ]
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:PAT:block_automation",
      "node_type": "PATTERN",
      "project_id": "PROJECT-B",
      "name": "BLOCK_AUTOMATION",
      "attributes": {
        "category": "educational",
        "description": "Vivado block automation flow",
        "indicator": "apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 59
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 70
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 83
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 48
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 52
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 56
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 69
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "PROJECT-B:PAT:signal_path_reset_clock",
      "node_type": "PATTERN",
      "project_id": "PROJECT-B",
      "name": "SIGNAL_PATH_RESET_CLOCK",
      "attributes": {
        "category": "educational",
        "description": "Clock+reset signal-path propagation marker"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    }
  ],
  "edges": [
    {
      "id": "E:0123283312",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:ilmb_v10",
      "target": "PROJECT-A:EVID:d1b39e3ebd",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:024a3fb9d6",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 177
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:048ae8f11c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_dma_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:075218e100",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "target": "PROJECT-B:COMP:axi_bram",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram/BRAM_PORTA]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 163
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:0872c1dc33",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 426
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:090ad5009e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 418
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:0a2142d2f1",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:tone_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:0a5740abca",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:EVID:74ee4fc754",
      "attributes": {
        "relation": "address_property_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 153
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:0b261ec854",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:EVID:fd97c5bf52",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:0bba2364cc",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_wrapper",
      "target": "PROJECT-B:EVID:0a639afcab",
      "attributes": {
        "relation": "declared_in"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:0f665067be",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 57
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:11855f49dd",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:EVID:c25fa0e7bf",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:11c921d75e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 686
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:11f0fda487",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:127f85a606",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins ilmb_v10/SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 155
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:14065762b5",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:xlconcat_0",
      "target": "PROJECT-A:EVID:a543daf5ae",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1407c3fdb5",
      "edge_type": "HAS_ISSUE",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:ISSUE:65e298c1ea",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:1444a32910",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:15dd341d60",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 175
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:18a85e8789",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:EVID:4ae5ac3470",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1933aad8de",
      "edge_type": "HAS_ISSUE",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:ISSUE:93cfc5c2b4",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:1a71cd0c25",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:EVID:f10ccd164e",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1af0c58979",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 174
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1ba2c2064c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:CONSTRAINT:aa13fe6258",
      "target": "PROJECT-B:EVID:aa13fe6258",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1bc364879c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mdm_1",
      "target": "PROJECT-A:EVID:d6281b0b21",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1c415bfc3e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:axi_interconnect_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S00_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 675
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1cd495425b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_uartlite_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1d50edde46",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:lmb_bram",
      "target": "PROJECT-A:EVID:e0d47ccf3a",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1e0116d6cd",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:ilmb_v10",
      "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_v10/LMB_Sl_0] [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 142
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:1eb3a582aa",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:EVID:f285b5d2f9",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 717
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:1f6fddfe50",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_uartlite_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 691
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2082414a13",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_dma_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:20da2ae16e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 167
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:22177c6916",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:59334f5789",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:23fc2f65fc",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "target": "PROJECT-B:COMP:lmb_bram",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 145
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:24a700a16f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:GPIO_OUT",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:24e5b0786a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 685
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:25b3cf1162",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 160
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:26c4092053",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:CONSTRAINT:aa13fe6258",
      "attributes": {
        "via": "assign_bd_address"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 192
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:279424ba0c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "target": "PROJECT-B:EVID:b8a0517427",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:27cf7e897a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 692
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2802cb739b",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:EVID:41f7be9fb9",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:288d3c857b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 129
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:298c178d1e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:lmb_bram",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 419
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2a82aec3f3",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axis2fifo_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2b042972d3",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 426
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2bb1c20d2a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2c1c6475fa",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:axis2fifo_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis2fifo_0/S_AXIS]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 674
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2dde2755e7",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:xlconcat_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 701
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2e10c9d3fe",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "target": "PROJECT-A:EVID:3b94cfef3c",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2e9212a598",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 677
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:2fb5289472",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:fifo_generator_0",
      "target": "PROJECT-A:EVID:f6b3c158e9",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:310ad309d8",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 673
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:322a57d6d8",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 170
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:328001555d",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 173
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:339e2df5f4",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 28
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:34a7984550",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 710
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:35e817c2c4",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:EVID:354c5350a8",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:373cb561b4",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_uartlite_0",
      "target": "PROJECT-A:COMP:xlconcat_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_1/In2]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 702
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:3814a20e80",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:EVID:7635e88b70",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:399c4170d4",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:3c621e7ee4",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 139
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:3f69a063b8",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 55
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:412f6631c1",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:cf3500401e",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 18
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:418ea9587d",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:lmb_bram",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 422
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:43f55a8226",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "target": "PROJECT-B:EVID:e59cbe9183",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:4492c17f0b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:reset",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:46613d7423",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:494115664b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:reset_n",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_ports reset_n] [get_bd_pins clk_wiz_0/resetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 85
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:49b9fa1970",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:578c22f8cd",
      "attributes": {
        "via": "address_map_table"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:4be6e30ed6",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:GPIO_OUT",
      "target": "PROJECT-A:EVID:b1fb3b0c4f",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:4c59d621ed",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:dlmb_v10",
      "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_v10/LMB_Sl_0] [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 141
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:4d8ffba4ce",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 89
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:4fba4d5d5e",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:EVID:d847eb0725",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:526b12daa2",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_local_memory",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 708
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5414c93725",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 25
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:55594b2ee5",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:CONSTRAINT:578c22f8cd",
      "target": "PROJECT-B:EVID:a152bfe192",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:56211611e0",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:CONSTRAINT:f45d957692",
      "target": "PROJECT-B:EVID:f45d957692",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:563cb92358",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:mdm_1",
      "target": "PROJECT-A:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net mdm_1_MBDEBUG_0 [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 682
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5a323e3159",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:EVID:92cbaf588d",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5a5ff0f401",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5a93ec0138",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 425
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5dd38438b4",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:tone_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net tone_generator_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins tone_generator_0/M_AXIS]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 694
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5e4250d39a",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:EVID:9546eedf25",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:5e5a319928",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:EVID:f779ac5315",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 723
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:5e9887b5a7",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:45ad944594",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 26
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:621e4bff3d",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 179
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:666fa8cc7d",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:66a0104769",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 150
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6836a54d98",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 425
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6933466493",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 131
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6942dea689",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:5929c59769",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 16
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6a13feca72",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_uartlite_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6dc9638afb",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "target": "PROJECT-A:EVID:bc363c9368",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6e2e694f60",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-B:EVID:f318cf9669",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6e3b8f83e6",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:6e7d57c585",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:EVID:cfd967f48c",
      "attributes": {
        "relation": "address_property_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 151
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:7239c93b8f",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 21
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:727e53a6da",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:72b5e2f618",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:COMP:leds",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 74
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:7437b11241",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:626c36ead9",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 17
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:75908cf28e",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axi_uartlite_0",
      "target": "PROJECT-A:EVID:5ecb474272",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 722
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:762d9903fe",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:tone_generator",
      "target": "PROJECT-A:EVID:611354d30d",
      "attributes": {
        "relation": "declared_in"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:76a999023f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 426
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:778bf3f918",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:mdm_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst] [get_bd_pins mdm_1/Debug_SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 186
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:77e97db5ad",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:CONSTRAINT:377691dab3",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:795a64a480",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:COMP:switches_8bits",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_ports switches_8bits]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 182
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:7d2f1681f5",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 708
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:7e8340d61c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:7eea23887f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M01_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 169
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:7f55bf735a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_OUT",
      "target": "PROJECT-A:COMP:xlconcat_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net GPIO_OUT_ip2intc_irpt [get_bd_pins GPIO_OUT/ip2intc_irpt] [get_bd_pins xlconcat_1/In1]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 698
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:805997f02f",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 5
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:82580865f1",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 180
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:82dab64eeb",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:mdm_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 94
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:833943d91c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "target": "PROJECT-A:COMP:xlconcat_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins xlconcat_0/dout]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 713
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8403616c18",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:846711ce98",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "target": "PROJECT-B:EVID:17887fc99d",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:85b77a507c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 58
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:874ea31a38",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 708
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8794366832",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 151
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:89bbfe583d",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_v10/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 149
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8c4c3ec82a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_reset] [get_bd_pins microblaze_0/Reset]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 135
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8c685a6401",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 63
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8c933f31ba",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:dbdda74aa0",
      "attributes": {
        "via": "address_map_table"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8d3dc5c3c5",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 138
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8dcb7c8c31",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8e1e0c6b1c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 425
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:8e543c52de",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:dlmb_v10",
      "target": "PROJECT-A:EVID:56d259df07",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9014a566e2",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:EVID:60c618e1a3",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:90d0d8921c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:EVID:e9aa35d3e8",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:90fdeac206",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:fifo2audpwm_0",
      "target": "PROJECT-A:COMP:fifo_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net fifo2audpwm_0_M_FIFO_READ [get_bd_intf_pins fifo2audpwm_0/M_FIFO_READ] [get_bd_intf_pins fifo_generator_0/FIFO_READ]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 680
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9343287bb5",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:fifo2audpwm",
      "target": "PROJECT-A:EVID:33714c60e7",
      "attributes": {
        "relation": "declared_in"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:947c2c74e4",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-B:EVID:f167615d0f",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:94a53f9f02",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:axi_interconnect_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S01_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 676
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:95e14f7bb2",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:mdm_1",
      "target": "PROJECT-B:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 187
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:968b0b935a",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins GPIO_IN/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 689
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:97366bc0c1",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:lmb_bram",
      "target": "PROJECT-B:EVID:6269a6f3a9",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:97dfc321cc",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 168
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:99069a0ccb",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_local_memory",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 683
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9914bff73f",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:EVID:fa1e293ad3",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 724
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:9b1568c07e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 708
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9ca9bab40f",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:EVID:058834e075",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 721
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:9cfb14b4b2",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_intc_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 687
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9e457caa99",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-A:EVID:e4fe919ecc",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9e5e0b7e36",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:9f3ef0db80",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 130
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a12913b712",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:fifo_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a235034244",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:EVID:abe3646562",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a33d680ce5",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-B:COMP:lmb_bram",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 144
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a4eaf31640",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:ilmb_v10",
      "target": "PROJECT-B:EVID:dccc0246e2",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a6780095b2",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 24
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:a73ea28f28",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-B:EVID:c2c4bcdbb1",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ab17b88047",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_interconnect_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ab27c47938",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:CONSTRAINT:025752c5ae",
      "attributes": {
        "via": "assign_bd_address"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ac302eb1ee",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:GPIO_OUT",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ad6476f7b0",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:56555be470",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 8
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ae2e7fc344",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "target": "PROJECT-A:EVID:7ee8465907",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:af45fc97e4",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:xlconcat_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net GPIO_IN_ip2intc_irpt [get_bd_pins GPIO_IN/ip2intc_irpt] [get_bd_pins xlconcat_1/In0]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 697
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:af9ba3f318",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 60
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b024ba8339",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 115
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b0cb52640f",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axi_uartlite_0",
      "target": "PROJECT-A:EVID:c800c9f92d",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b18ecb14dd",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:sys_clock",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 80
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b1cc4ac24f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:mdm_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 185
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b26e3db968",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:axi_gpio_0",
      "target": "PROJECT-B:COMP:leds_8bits",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds_8bits]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 181
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b2c5d31df0",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:sys_clock",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 126
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b2c78c443b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b395d9feef",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:xlconcat_1",
      "target": "PROJECT-A:EVID:3b639eb7a7",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b55697b726",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "target": "PROJECT-A:EVID:1f375150e9",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 725
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:b5d2ee7a17",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 11
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b6797f5fe7",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 688
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:b67b2c292e",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins dlmb_v10/SYS_Rst]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 154
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:bafea6d93b",
      "edge_type": "REUSES_PATTERN",
      "source": "PROJECT-B:COMP:axi_gpio_wrapper",
      "target": "PROJECT-B:PAT:axi_tie_off",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:bc390db909",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:EVID:2d6ec25914",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 726
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:bd33558fcf",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:EVID:d9775d85a5",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 719
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:bf1f17e9f8",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:1ff3188672",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:bfa75162c8",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:mdm_1",
      "target": "PROJECT-B:EVID:ccd618275f",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c16e99a882",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_local_memory",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c232efbff8",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:CONSTRAINT:dbdda74aa0",
      "target": "PROJECT-B:EVID:0842fe5472",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 64
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c25a0419cf",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_wrapper",
      "target": "PROJECT-B:EVID:6b86d8a23f",
      "attributes": {
        "relation": "axi4lite_addr_signal"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 13
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c3f776ddce",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:fifo_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 699
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c6608e7f44",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:EVID:ce6a7b7c92",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 718
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:c7e13ed1e2",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 166
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c886c8233d",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0",
      "target": "PROJECT-A:COMP:microblaze_0_local_memory",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 684
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:c907988ec8",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:fifo2audpwm_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 699
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ccda945726",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:EVID:dae48b2655",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:cddf0500e8",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:EVID:7acc4abb92",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:cf512296fe",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_OUT",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins GPIO_OUT/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 690
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:cf77570585",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 112
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:cf82a07758",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 12
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:cf9bf76aa6",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "target": "PROJECT-B:CONSTRAINT:f45d957692",
      "attributes": {
        "via": "assign_bd_address"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 191
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d38a564896",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:2eba930441",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 84
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d5c8d38c9c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:mdm_1",
      "target": "PROJECT-B:EVID:358a2d4b4d",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d615211965",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:dlmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_v10/LMB_Clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 148
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d62f686603",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 56
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d74d029b7c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "target": "PROJECT-A:COMP:xlconcat_1",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net xlconcat_1_dout [get_bd_pins microblaze_0_xlconcat/In1] [get_bd_pins xlconcat_1/dout]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 714
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d76c97c00c",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d78f5b5f18",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:GPIO_OUT",
      "target": "PROJECT-A:EVID:43f6611bff",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 720
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:d83bcde80b",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:EVID:e3357cfd2b",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d8b072d372",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 707
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d9116a2a23",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:axis2fifo",
      "target": "PROJECT-A:EVID:7038e45efd",
      "attributes": {
        "relation": "declared_in"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:d9f33a68d3",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_dma_0",
      "target": "PROJECT-A:COMP:xlconcat_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 700
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:da71bdc4c3",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:dlmb_v10",
      "target": "PROJECT-B:EVID:434b09760e",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:dd50b8dd9f",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:EVID:75d562fce2",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:df02e13d4b",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 178
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e2196f25d2",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_bram",
      "target": "PROJECT-B:EVID:a890bf3adf",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e269de3c7f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e29d3c38cf",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net mig_7series_0_mmcm_locked [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins rst_mig_7series_0_81M/dcm_locked]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 705
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e3563dbfd0",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:axi_gpio_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 171
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e365901260",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net microblaze_0_xlconcat_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins microblaze_0_xlconcat/dout]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 704
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e44c91e10c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "target": "PROJECT-B:EVID:f635c90d73",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e4f2de4b51",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:mig_7series_0",
      "target": "PROJECT-A:EVID:c0cc7555ff",
      "attributes": {
        "relation": "address_segment_query"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 727
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "id": "E:e51802cb45",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "target": "PROJECT-A:EVID:c8c90f1c0c",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:e5600d6bec",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axis2fifo_0",
      "target": "PROJECT-A:COMP:fifo_generator_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net axis2fifo_0_M_FIFO_WRITE [get_bd_intf_pins axis2fifo_0/M_FIFO_WRITE] [get_bd_intf_pins fifo_generator_0/FIFO_WRITE]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 679
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ebbde4a377",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:1ab652be00",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 15
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ec77f53d7e",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:EVID:ee01cc7320",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ed2efe4dd3",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:axi_interconnect_0",
      "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 710
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ed3c899d6c",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 22
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:efaa080632",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:EVID:add9517fe1",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f120e9d660",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "target": "PROJECT-A:EVID:976302f3b1",
      "attributes": {
        "relation": "created_by_tcl"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f171e0ec96",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:mig_7series_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mig_7series_0/sys_clk_i]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 703
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f2b10b60fd",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:clk_wiz_0",
      "target": "PROJECT-A:COMP:sys_clock",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 712
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f39709d886",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 14
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f62733634b",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:CONSTRAINT:025752c5ae",
      "target": "PROJECT-B:EVID:025752c5ae",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:f960103b16",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-B:COMP:project_root",
      "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 27
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fb66701b7e",
      "edge_type": "CONSTRAINED_BY",
      "source": "PROJECT-A:COMP:project_root",
      "target": "PROJECT-A:CONSTRAINT:cb11126592",
      "attributes": {},
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fbf79e13f6",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:clk_wiz_0",
      "target": "PROJECT-B:COMP:sys_reset",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 127
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fc6a994b3f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:GPIO_IN",
      "target": "PROJECT-A:COMP:axi_interconnect_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 711
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fcde14bee6",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 158
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fd2cd07c6c",
      "edge_type": "VERIFIED_BY",
      "source": "PROJECT-B:COMP:axi_gpio_wrapper",
      "target": "PROJECT-B:EVID:9aef9a1d1c",
      "attributes": {
        "relation": "axi4lite_addr_signal"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fd76755192",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:sys_reset",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 132
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:fd9c18b361",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "target": "PROJECT-A:COMP:ilmb_v10",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 421
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ff24c27c44",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 159
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    },
    {
      "id": "E:ff7302187f",
      "edge_type": "DEPENDS_ON",
      "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "attributes": {
        "via": "bd_connection",
        "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN]"
      },
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 176
          }
        ],
        "timestamp": "2026-02-24T06:12:51Z"
      },
      "confidence": "HIGH"
    }
  ]
}
