{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 23:28:42 2020 " "Info: Processing started: Tue Sep 08 23:28:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C_V_R_M -c C_V_R_M " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C_V_R_M -c C_V_R_M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SRC/C_V_R_M.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SRC/C_V_R_M.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_V_R_M-RTL " "Info: Found design unit 1: C_V_R_M-RTL" {  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 C_V_R_M " "Info: Found entity 1: C_V_R_M" {  } { { "../SRC/C_V_R_M.VHD" "" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_CT/SRC/P_CT.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_CT/SRC/P_CT.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_CT-RTL " "Info: Found design unit 1: P_CT-RTL" {  } { { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P_CT " "Info: Found entity 1: P_CT" {  } { { "../../partie_CT/SRC/P_CT.VHD" "" { Text "D:/MIKOU_Badr/partie_CT/SRC/P_CT.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_O-RTL " "Info: Found design unit 1: P_O-RTL" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P_O " "Info: Found entity 1: P_O" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_T-RTL " "Info: Found design unit 1: M_T-RTL" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 M_T " "Info: Found entity 1: M_T" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FRE-RTL " "Info: Found design unit 1: DIV_FRE-RTL" {  } { { "../../partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FRE " "Info: Found entity 1: DIV_FRE" {  } { { "../../partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRONT_DCT-RTL " "Info: Found design unit 1: FRONT_DCT-RTL" {  } { { "../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FRONT_DCT " "Info: Found entity 1: FRONT_DCT" {  } { { "../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-RTL " "Info: Found design unit 1: SEVEN_SEG-RTL" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Info: Found entity 1: SEVEN_SEG" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_30-RTL " "Info: Found design unit 1: COMP_30-RTL" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP_30 " "Info: Found entity 1: COMP_30" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_V_S_F-RTL " "Info: Found design unit 1: COMP_V_S_F-RTL" {  } { { "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP_V_S_F " "Info: Found entity 1: COMP_V_S_F" {  } { { "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_7_S-RTL " "Info: Found design unit 1: A_7_S-RTL" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 A_7_S " "Info: Found entity 1: A_7_S" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIP_FLOP_GEN-RTL " "Info: Found design unit 1: REG_FLIP_FLOP_GEN-RTL" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIP_FLOP_GEN " "Info: Found entity 1: REG_FLIP_FLOP_GEN" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_6_1-RTL " "Info: Found design unit 1: MUX_6_1-RTL" {  } { { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_6_1 " "Info: Found entity 1: MUX_6_1" {  } { { "../../partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1_GEN-RTL " "Info: Found design unit 1: MUX_2_1_GEN-RTL" {  } { { "../../partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1_GEN " "Info: Found entity 1: MUX_2_1_GEN" {  } { { "../../partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/mulitiplexeur_2_vers_1_generic/SRC/MUX_2_1_GEN.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMP-RTL " "Info: Found design unit 1: CMP-RTL" {  } { { "../../partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Info: Found entity 1: CMP" {  } { { "../../partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/comparateur/SRC/CMP.VHD" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_BAS-RTL " "Info: Found design unit 1: D_BAS-RTL" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_BAS " "Info: Found entity 1: D_BAS" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_1_GEN-RTL " "Info: Found design unit 1: ADD_1_GEN-RTL" {  } { { "../../partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD_1_GEN " "Info: Found entity 1: ADD_1_GEN" {  } { { "../../partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/additionneur_1_generic/SRC/ADD_1_GEN.VHD" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_NOT-RTL " "Info: Found design unit 1: AND_NOT-RTL" {  } { { "../../partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_NOT " "Info: Found entity 1: AND_NOT" {  } { { "../../partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/a_andNot_b/SRC/AND_NOT.VHD" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "C_V_R_M " "Info: Elaborating entity \"C_V_R_M\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_CT P_CT:pcr1 " "Info: Elaborating entity \"P_CT\" for hierarchy \"P_CT:pcr1\"" {  } { { "../SRC/C_V_R_M.VHD" "pcr1" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_O P_O:po1 " "Info: Elaborating entity \"P_O\" for hierarchy \"P_O:po1\"" {  } { { "../SRC/C_V_R_M.VHD" "po1" { Text "D:/MIKOU_Badr/architecture_TOP/SRC/C_V_R_M.VHD" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FRE P_O:po1\|DIV_FRE:df1 " "Info: Elaborating entity \"DIV_FRE\" for hierarchy \"P_O:po1\|DIV_FRE:df1\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "df1" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_BAS P_O:po1\|DIV_FRE:df1\|D_BAS:div " "Info: Elaborating entity \"D_BAS\" for hierarchy \"P_O:po1\|DIV_FRE:df1\|D_BAS:div\"" {  } { { "../../partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" "div" { Text "D:/MIKOU_Badr/partie_OP/diviseur_de_frequence/SRC/DIV_FRE.VHD" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst D_BAS.VHD(46) " "Warning (10492): VHDL Process Statement warning at D_BAS.VHD(46): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRONT_DCT P_O:po1\|FRONT_DCT:fd1 " "Info: Elaborating entity \"FRONT_DCT\" for hierarchy \"P_O:po1\|FRONT_DCT:fd1\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "fd1" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FLIP_FLOP_GEN P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1 " "Info: Elaborating entity \"REG_FLIP_FLOP_GEN\" for hierarchy \"P_O:po1\|FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\"" {  } { { "../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" "rff1" { Text "D:/MIKOU_Badr/partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_NOT P_O:po1\|FRONT_DCT:fd1\|AND_NOT:addnot1 " "Info: Elaborating entity \"AND_NOT\" for hierarchy \"P_O:po1\|FRONT_DCT:fd1\|AND_NOT:addnot1\"" {  } { { "../../partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" "addnot1" { Text "D:/MIKOU_Badr/partie_OP/detecteur_de_front/SRC/FRONT_DCT.VHD" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_30 P_O:po1\|COMP_30:c30 " "Info: Elaborating entity \"COMP_30\" for hierarchy \"P_O:po1\|COMP_30:c30\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "c30" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1_GEN P_O:po1\|COMP_30:c30\|MUX_2_1_GEN:mux1 " "Info: Elaborating entity \"MUX_2_1_GEN\" for hierarchy \"P_O:po1\|COMP_30:c30\|MUX_2_1_GEN:mux1\"" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "mux1" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_1_GEN P_O:po1\|COMP_30:c30\|ADD_1_GEN:add1 " "Info: Elaborating entity \"ADD_1_GEN\" for hierarchy \"P_O:po1\|COMP_30:c30\|ADD_1_GEN:add1\"" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "add1" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FLIP_FLOP_GEN P_O:po1\|COMP_30:c30\|REG_FLIP_FLOP_GEN:rff1 " "Info: Elaborating entity \"REG_FLIP_FLOP_GEN\" for hierarchy \"P_O:po1\|COMP_30:c30\|REG_FLIP_FLOP_GEN:rff1\"" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "rff1" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP P_O:po1\|COMP_30:c30\|CMP:cmp1 " "Info: Elaborating entity \"CMP\" for hierarchy \"P_O:po1\|COMP_30:c30\|CMP:cmp1\"" {  } { { "../../partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" "cmp1" { Text "D:/MIKOU_Badr/partie_OP/compteur_modulo_30/SRC/COMP_30.VHD" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_V_S_F P_O:po1\|COMP_V_S_F:CVSF " "Info: Elaborating entity \"COMP_V_S_F\" for hierarchy \"P_O:po1\|COMP_V_S_F:CVSF\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "CVSF" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_1_GEN P_O:po1\|COMP_V_S_F:CVSF\|ADD_1_GEN:add1 " "Info: Elaborating entity \"ADD_1_GEN\" for hierarchy \"P_O:po1\|COMP_V_S_F:CVSF\|ADD_1_GEN:add1\"" {  } { { "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" "add1" { Text "D:/MIKOU_Badr/partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1_GEN P_O:po1\|COMP_V_S_F:CVSF\|MUX_2_1_GEN:mux1 " "Info: Elaborating entity \"MUX_2_1_GEN\" for hierarchy \"P_O:po1\|COMP_V_S_F:CVSF\|MUX_2_1_GEN:mux1\"" {  } { { "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" "mux1" { Text "D:/MIKOU_Badr/partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FLIP_FLOP_GEN P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1 " "Info: Elaborating entity \"REG_FLIP_FLOP_GEN\" for hierarchy \"P_O:po1\|COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff1\"" {  } { { "../../partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" "rff1" { Text "D:/MIKOU_Badr/partie_OP/compteur_de_vitesse_sauvgarde_et_fixation/SRC/COMP_V_S_F.VHD" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_T P_O:po1\|M_T:mt1 " "Info: Elaborating entity \"M_T\" for hierarchy \"P_O:po1\|M_T:mt1\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "mt1" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_1_GEN P_O:po1\|M_T:mt1\|ADD_1_GEN:add1 " "Info: Elaborating entity \"ADD_1_GEN\" for hierarchy \"P_O:po1\|M_T:mt1\|ADD_1_GEN:add1\"" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "add1" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1_GEN P_O:po1\|M_T:mt1\|MUX_2_1_GEN:mux2_1 " "Info: Elaborating entity \"MUX_2_1_GEN\" for hierarchy \"P_O:po1\|M_T:mt1\|MUX_2_1_GEN:mux2_1\"" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "mux2_1" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FLIP_FLOP_GEN P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1 " "Info: Elaborating entity \"REG_FLIP_FLOP_GEN\" for hierarchy \"P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\"" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "rff1" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_6_1 P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1 " "Info: Elaborating entity \"MUX_6_1\" for hierarchy \"P_O:po1\|M_T:mt1\|MUX_6_1:mux6_1\"" {  } { { "../../partie_OP/multiplexeur_temporel/SRC/M_T.VHD" "mux6_1" { Text "D:/MIKOU_Badr/partie_OP/multiplexeur_temporel/SRC/M_T.VHD" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG P_O:po1\|SEVEN_SEG:seg1 " "Info: Elaborating entity \"SEVEN_SEG\" for hierarchy \"P_O:po1\|SEVEN_SEG:seg1\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "seg1" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_7_S P_O:po1\|A_7_S:A7S1 " "Info: Elaborating entity \"A_7_S\" for hierarchy \"P_O:po1\|A_7_S:A7S1\"" {  } { { "../../partie_OP/partie_OP_TOP/SRC/P_O.VHD" "A7S1" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(52) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(52): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(54) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(54): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(56) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(56): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(58) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(58): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(60) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(60): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in A_7_S.VHD(62) " "Warning (10492): VHDL Process Statement warning at A_7_S.VHD(62): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_0 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_0\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_1 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_1\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_2 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_2\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_3 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_3\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_4 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_4\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_5 A_7_S.VHD(49) " "Warning (10631): VHDL Process Statement warning at A_7_S.VHD(49): inferring latch(es) for signal or variable \"dout_5\", which holds its previous value in one or more paths through the process" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_5\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_5\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_4\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_4\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_3\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_3\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_2\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_2\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_1\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_1\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[7\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[7\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[6\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[6\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[5\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[5\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[4\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[4\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[3\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[3\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[2\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[2\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_0\[1\] A_7_S.VHD(49) " "Info (10041): Inferred latch for \"dout_0\[1\]\" at A_7_S.VHD(49)" {  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[7\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[7\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[6\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[6\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[5\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[5\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[4\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[4\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[3\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[3\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[2\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[2\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "P_O:po1\|SEVEN_SEG:seg1\|seg_out\[1\] " "Warning: Converted tri-state buffer \"P_O:po1\|SEVEN_SEG:seg1\|seg_out\[1\]\" feeding internal logic into a wire" {  } { { "../../partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_1\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_2\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_3\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_4\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_4\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_5\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_5\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[7\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[6\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[5\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[4\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[3\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[2\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "P_O:po1\|A_7_S:A7S1\|dout_0\[1\] " "Warning: Latch P_O:po1\|A_7_S:A7S1\|dout_0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal P_O:po1\|M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" {  } { { "../../partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 23:28:45 2020 " "Info: Processing ended: Tue Sep 08 23:28:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
