{"vcs1":{"timestamp_begin":1759391809.773050217, "rt":1.03, "ut":0.40, "st":0.14}}
{"vcselab":{"timestamp_begin":1759391810.861329393, "rt":0.58, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759391811.487570082, "rt":0.21, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759391809.480494817}
{"VCS_COMP_START_TIME": 1759391809.480494817}
{"VCS_COMP_END_TIME": 1759391812.716568606}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 372340}}
{"vcselab": {"peak_mem": 229972}}
